Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Dec  6 12:04:51 2022
| Host         : SSD-UBUNTU running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -max_paths 10 -file ./report/pynqrypt_encrypt_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020i-clg400
| Speed File   : -1L  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[0]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[11]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[12]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[13]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[14]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[15]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[17]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 4.329ns (65.245%)  route 2.306ns (34.755%))
  Logic Levels:           19  (CARRY4=16 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_fu_134_reg[5]/Q
                         net (fo=13, unplaced)        0.520     2.011    bd_0_i/hls_inst/inst/i_fu_134_reg[5]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.306 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116/O
                         net (fo=1, unplaced)         0.000     2.306    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_116_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.839 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104/CO[3]
                         net (fo=1, unplaced)         0.009     2.848    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_104_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105/CO[3]
                         net (fo=1, unplaced)         0.000     2.965    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_105_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95/CO[3]
                         net (fo=1, unplaced)         0.000     3.082    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_95_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.199 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94/CO[3]
                         net (fo=1, unplaced)         0.000     3.199    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_94_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.316 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80/CO[3]
                         net (fo=1, unplaced)         0.000     3.316    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_80_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.433 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79/CO[3]
                         net (fo=1, unplaced)         0.000     3.433    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_79_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.550 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65/CO[3]
                         net (fo=1, unplaced)         0.000     3.550    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_65_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.667 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.667    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_64_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.784 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50/CO[3]
                         net (fo=1, unplaced)         0.000     3.784    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_50_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.901 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.901    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_49_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.018 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35/CO[3]
                         net (fo=1, unplaced)         0.000     4.018    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_35_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.135 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     4.135    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_34_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.252 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     4.252    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_24_n_7
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.369 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     4.369    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_23_n_7
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.700 r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_17/O[3]
                         net (fo=1, unplaced)         0.618     5.318    bd_0_i/hls_inst/inst/add_ln24_fu_348_p2[63]
                         LUT2 (Prop_lut2_I1_O)        0.307     5.625 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6/O
                         net (fo=1, unplaced)         0.000     5.625    bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_6_n_7
                         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.117 f  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3/CO[1]
                         net (fo=1, unplaced)         0.312     6.429    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[31]_i_3_n_9
                         LUT3 (Prop_lut3_I2_O)        0.332     6.761 r  bd_0_i/hls_inst/inst/select_ln24_reg_551[31]_i_1/O
                         net (fo=32, unplaced)        0.847     7.608    bd_0_i/hls_inst/inst/select_ln24_reg_551
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4922, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/select_ln24_reg_551_reg[18]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  2.757    




