// Seed: 394858646
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2
);
  wire id_4;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    output tri   id_0,
    output tri1  id_1,
    output tri   id_2,
    input  wire  id_3,
    input  tri1  id_4,
    output uwire id_5,
    output tri0  id_6
);
  wire id_8;
  module_0(
      id_2, id_4, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  specify
    (id_4 => id_5) = (id_1(), id_5);
  endspecify
  initial deassign id_5;
endmodule
