   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"drv_system.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_SetPriority:
  24              	.LFB102:
  25              		.file 1 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\Libraries\\CMSIS\\I
   1:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /**************************************************************************//**
   2:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @version  V3.00
   5:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @date     03. February 2012
   6:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *
   7:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @note
   8:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *
  10:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @par
  11:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *
  15:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * @par
  16:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *
  22:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  23:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if defined ( __ICCARM__ )
  24:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
  26:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  27:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
  28:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  extern "C" {
  29:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
  30:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  31:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  34:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  35:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  36:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   
  37:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  38:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  39:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  40:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  41:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  42:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****    
  43:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  44:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  45:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
  46:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  47:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  48:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*******************************************************************************
  49:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *                 CMSIS definitions
  50:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  51:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup Cortex_M4
  52:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
  53:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
  54:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  55:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  56:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  57:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  58:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  59:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  60:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  61:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  62:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  63:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  64:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if   defined ( __CC_ARM )
  65:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  68:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  69:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  70:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  71:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  72:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  73:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  74:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __TMS470__ )
  75:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  76:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  77:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  78:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
  79:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  80:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  81:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  82:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  83:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
  84:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  85:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  86:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  87:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  88:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
  89:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
  90:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
  91:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** */
  92:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if defined ( __CC_ARM )
  93:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  94:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
  95:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
  96:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #else
  97:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  98:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
  99:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #endif
 100:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #else
 101:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 102:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 103:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 104:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 105:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #if defined __ARMVFP__
 106:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 107:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 108:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #else
 109:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 110:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 111:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #endif
 112:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #else
 113:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 114:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 115:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 116:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __TMS470__ )
 117:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 118:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 119:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 120:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #else
 121:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 122:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 123:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #endif
 124:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #else
 125:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 126:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 127:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 128:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
 129:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 130:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 131:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 132:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #else
 133:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 134:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 135:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #endif
 136:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #else
 137:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 138:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 139:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 140:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
 141:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 142:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 143:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
 144:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 145:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 146:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 147:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 148:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 149:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 150:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 151:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 152:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 153:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 154:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 155:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 156:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 157:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* check device defines and use defaults */
 158:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 159:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #ifndef __CM4_REV
 160:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __CM4_REV               0x0000
 161:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 162:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 163:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 164:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 165:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __FPU_PRESENT             0
 166:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 167:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 168:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 169:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 170:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __MPU_PRESENT             0
 171:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 172:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 173:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 174:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 175:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 176:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 177:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 178:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 179:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 180:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 181:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 182:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #endif
 183:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
 184:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 185:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 186:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /**
 187:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 188:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  
 189:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 190:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 191:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 192:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** */
 193:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
 194:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 195:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #else
 196:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 197:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
 198:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 199:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 200:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 201:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 202:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 203:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 204:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 205:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*******************************************************************************
 206:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *                 Register Abstraction
 207:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   Core Register contain:
 208:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core Register
 209:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core NVIC Register
 210:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core SCB Register
 211:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core SysTick Register
 212:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core Debug Register
 213:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core MPU Register
 214:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core FPU Register
 215:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
 216:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 217:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 218:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** */
 219:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 220:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 221:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 222:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief  Core Register type definitions.
 223:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 224:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 225:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 226:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 227:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 228:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef union
 229:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 230:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   struct
 231:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   {
 232:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 233:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 234:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #else
 235:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 236:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 237:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 238:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
 239:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 240:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 241:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 242:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 243:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 244:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 245:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 246:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } APSR_Type;
 247:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 248:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 249:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 250:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 251:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef union
 252:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 253:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   struct
 254:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   {
 255:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 256:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 257:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 258:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 259:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } IPSR_Type;
 260:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 261:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 262:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 263:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 264:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef union
 265:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 266:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   struct
 267:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   {
 268:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 270:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 271:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #else
 272:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 273:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 274:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 275:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
 276:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 277:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 278:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 279:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 280:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 281:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 282:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 283:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 284:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 285:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } xPSR_Type;
 286:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 287:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 288:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 289:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 290:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef union
 291:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 292:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   struct
 293:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   {
 294:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 295:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 296:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 297:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 298:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 299:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 300:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } CONTROL_Type;
 301:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 302:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 303:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 304:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 305:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
 306:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 308:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 309:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 310:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 311:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 312:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 313:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 314:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 315:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 316:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[24];
 317:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 318:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RSERVED1[24];
 319:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 320:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[24];
 321:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 322:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED3[24];
 323:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 324:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED4[56];
 325:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 326:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED5[644];
 327:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 328:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }  NVIC_Type;
 329:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 330:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 331:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 332:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 333:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 334:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 335:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 336:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 337:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 338:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 339:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 340:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 341:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 342:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 343:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 344:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 345:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 346:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 347:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 348:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 349:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 350:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 351:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 352:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 353:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 354:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 355:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 356:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 357:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 358:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 359:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 360:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 361:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 362:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 363:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 364:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 365:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 366:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[5];
 367:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 368:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } SCB_Type;
 369:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 370:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 371:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 372:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 373:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 374:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 375:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 376:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 377:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 378:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 379:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 380:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 381:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 382:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 383:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 384:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 385:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 386:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 387:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 388:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 389:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 390:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 391:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 392:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 393:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 394:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 395:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 396:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 397:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 398:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 399:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 400:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 401:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 402:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 403:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 404:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 405:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 406:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 407:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 408:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 409:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 410:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 411:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 412:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 413:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 414:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 415:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 416:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 417:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 418:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 419:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 420:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 421:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 422:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 423:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 424:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 425:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 426:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 427:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 428:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 429:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 430:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 431:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 432:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 433:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 434:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 435:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 436:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 437:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 438:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 439:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 440:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 441:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 442:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 443:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB System Control Register Definitions */
 444:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 445:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 446:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 447:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 448:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 449:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 450:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 451:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 452:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 453:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 454:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 455:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 456:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 457:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 458:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 459:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 460:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 461:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 462:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 463:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 464:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 465:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 466:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 467:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 468:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 469:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 470:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 471:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 472:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 473:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 474:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 475:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 476:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 477:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 478:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 479:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 480:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 481:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 482:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 483:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 484:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 485:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 486:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 487:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 488:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 489:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 490:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 491:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 492:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 493:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 494:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 495:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 496:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 497:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 498:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 499:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 500:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 501:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 502:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 503:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 504:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 505:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 506:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 507:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 508:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 509:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 510:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 511:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 512:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 513:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 514:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 515:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 516:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 517:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 518:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 519:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 520:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 521:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 522:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 523:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 524:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 525:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 526:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 527:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 528:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 529:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 530:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 531:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 532:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 533:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 534:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 535:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 536:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 537:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 538:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 539:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 540:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 541:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 542:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 543:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 544:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 545:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 546:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 547:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 548:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 549:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 550:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 551:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 552:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 553:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 554:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 555:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 556:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 557:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 558:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 559:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 560:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 561:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 562:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 563:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 564:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 565:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 566:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 567:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } SCnSCB_Type;
 568:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 569:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 570:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 571:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 572:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 573:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 574:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 575:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 576:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 577:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 578:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 579:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 580:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 581:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 582:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 583:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 584:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 585:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 586:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 587:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 588:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 589:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 590:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 591:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 592:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 593:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 594:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 595:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 596:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 597:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 598:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 599:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 600:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 601:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 602:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 603:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 604:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 605:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 606:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } SysTick_Type;
 607:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 608:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 609:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 610:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 611:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 612:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 613:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 614:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 615:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 616:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 617:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 618:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 619:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 620:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 621:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 622:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 623:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 624:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 625:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SysTick Current Register Definitions */
 626:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 627:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 629:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 630:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 631:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 632:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 633:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 634:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 635:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 636:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 637:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 638:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 639:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 640:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 641:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 642:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 643:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 644:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 645:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 646:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 647:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 648:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 649:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 650:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 651:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 652:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __O  union
 653:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   {
 654:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 655:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 656:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 657:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 658:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[864];
 659:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 660:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[15];
 661:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 662:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[15];
 663:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 664:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } ITM_Type;
 665:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 666:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 667:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 668:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 669:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 670:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 671:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 672:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 673:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 674:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 675:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 676:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 677:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 678:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 679:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 680:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 681:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 682:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 683:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 684:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 685:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 686:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 687:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 688:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 689:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 690:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 691:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 692:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 693:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 694:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 695:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 696:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 697:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 698:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 699:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 700:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 701:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 702:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 703:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 704:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 705:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 706:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 707:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 708:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 709:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 710:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 711:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 712:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 713:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 714:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 715:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 716:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 717:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 718:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 719:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 720:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 721:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 722:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 723:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 724:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 725:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 726:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[1];
 727:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 728:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 729:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 730:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[1];
 731:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 732:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 733:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 734:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } DWT_Type;
 735:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 736:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT Control Register Definitions */
 737:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 738:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 739:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 740:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 741:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 742:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 743:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 744:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 745:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 746:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 747:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 748:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 749:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 750:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 751:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 752:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 753:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 754:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 755:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 756:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 757:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 758:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 759:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 760:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 761:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 762:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 763:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 764:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 765:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 766:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 767:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 768:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 769:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 770:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 771:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 772:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 773:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 774:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 775:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 776:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 777:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 778:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 779:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 780:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 781:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 782:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 783:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 784:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 785:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 786:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 787:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 788:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 789:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 790:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 791:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 792:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 793:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 794:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 795:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 796:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 797:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 798:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 799:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 800:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 801:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 802:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 803:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 804:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 805:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 806:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 807:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 808:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 809:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 810:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 811:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 812:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 813:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 814:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 815:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
 816:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 817:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 818:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 819:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 820:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 821:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 822:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 823:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 824:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 825:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 826:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 827:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 828:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 829:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 830:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 831:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 832:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 833:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 834:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 835:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 836:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 837:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 838:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 839:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 840:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 841:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 842:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 843:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 844:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 845:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 846:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 847:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 848:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 849:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
 850:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 851:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 852:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 853:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
 854:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
 855:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
 856:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 857:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 858:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[2];
 859:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 860:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[55];
 861:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 862:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[131];
 863:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 864:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 865:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 866:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED3[759];
 867:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 868:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 869:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 870:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED4[1];
 871:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 872:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 873:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 874:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED5[39];
 875:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 876:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 877:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED7[8];
 878:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 879:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 880:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } TPI_Type;
 881:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 882:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 883:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 884:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 885:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 886:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 887:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 888:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 889:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 890:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 891:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 892:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 893:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 894:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 895:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 896:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 897:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 898:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 899:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 900:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 901:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 902:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 903:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 904:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 905:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 906:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 907:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 908:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 909:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 910:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
 911:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 912:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 913:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 914:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 915:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 916:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 917:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 918:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 919:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 920:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 921:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 922:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 923:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 924:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 925:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 926:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 927:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 928:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 929:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 930:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 931:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 932:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 933:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 934:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
 935:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 936:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
 937:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
 938:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
 939:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 940:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
 941:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 942:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
 943:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 944:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 945:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
 946:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 947:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 948:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
 949:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 950:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 951:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
 952:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 953:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
 954:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
 955:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 956:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
 957:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
 958:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 959:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
 960:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
 961:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 962:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
 963:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
 964:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
 965:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 966:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
 967:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
 968:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
 969:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 970:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI DEVID Register Definitions */
 971:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
 972:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
 973:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 974:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
 975:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
 976:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 977:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
 978:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
 979:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 980:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
 981:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
 982:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 983:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
 984:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
 985:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 986:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
 987:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
 988:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 989:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
 990:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
 991:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
 992:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 993:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
 994:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
 995:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 996:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
 997:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 998:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
 999:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1000:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1001:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1002:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1003:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
1004:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1005:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1006:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1007:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1008:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
1009:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1010:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1011:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1012:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1013:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1014:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1015:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1016:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1017:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1018:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1019:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1020:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1021:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } MPU_Type;
1022:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1023:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* MPU Type Register */
1024:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1025:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1026:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1027:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1028:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1029:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1030:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1031:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1032:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1033:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* MPU Control Register */
1034:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1035:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1036:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1037:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1038:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1039:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1040:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1041:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1042:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1043:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* MPU Region Number Register */
1044:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1045:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1046:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1047:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* MPU Region Base Address Register */
1048:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1049:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1050:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1051:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1052:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1053:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1054:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1055:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1056:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1057:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
1058:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1059:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1060:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1061:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1062:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1063:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1064:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1065:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1066:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1067:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1068:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1069:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1070:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1071:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
1072:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1073:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1074:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1075:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1076:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1077:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1078:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
1079:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1080:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1081:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1082:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1083:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
1084:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1085:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
1086:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1087:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1088:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1089:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1090:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1091:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } FPU_Type;
1092:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1093:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Control Register */
1094:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1095:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1096:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1097:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1098:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1099:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1100:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1101:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1102:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1103:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1104:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1105:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1106:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1107:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1108:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1109:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1110:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1111:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1112:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1113:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1114:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1115:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1116:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1117:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1118:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1119:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1120:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1121:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Address Register */
1122:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1123:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1124:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1125:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
1126:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1127:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1128:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1129:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1130:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1131:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1132:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1133:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1134:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1135:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1136:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1137:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1138:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 0 */
1139:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1140:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1141:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1142:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1143:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1144:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1145:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1146:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1147:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1148:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1149:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1150:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1151:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1152:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1153:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1154:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1155:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1156:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1157:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1158:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1159:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1160:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1161:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1162:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1163:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 1 */
1164:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1165:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1166:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1167:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1168:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1169:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1170:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1171:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1172:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1173:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1174:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1175:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1176:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1177:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
1178:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1179:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1180:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
1181:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1182:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1183:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
1184:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1185:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1186:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1187:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1188:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** typedef struct
1189:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1190:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1191:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1192:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1193:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1194:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** } CoreDebug_Type;
1195:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1196:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Debug Halting Control and Status Register */
1197:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1198:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1199:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1200:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1201:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1202:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1203:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1204:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1205:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1206:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1207:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1208:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1209:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1210:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1211:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1212:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1213:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1214:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1215:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1216:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1217:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1218:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1219:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1220:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1221:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1222:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1223:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1224:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1225:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1226:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1227:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1228:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1229:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1230:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1231:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1232:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1233:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Debug Core Register Selector Register */
1234:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1235:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1236:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1237:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1238:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1239:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1240:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
1241:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1242:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1243:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1244:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1245:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1246:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1247:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1248:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1249:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1250:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1251:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1252:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1253:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1254:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1255:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1256:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1257:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1258:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1259:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1260:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1261:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1262:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1263:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1264:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1265:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1266:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1267:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1268:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1269:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1270:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1271:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1272:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1273:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1274:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1275:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1276:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1277:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1278:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1279:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1280:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1281:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1282:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1283:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup    CMSIS_core_register
1284:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1285:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1286:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
1287:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1288:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1289:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1290:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1291:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1292:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1293:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1294:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1295:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1296:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1297:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1298:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1299:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1300:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1301:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1302:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1303:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1304:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1305:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1306:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1307:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1308:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
1309:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1310:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1311:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
1312:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1313:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1314:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1315:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1316:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #endif
1317:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1318:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} */
1319:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1320:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1321:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1322:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*******************************************************************************
1323:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  *                Hardware Abstraction Layer
1324:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   Core Function Interface contains:
1325:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core NVIC Functions
1326:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core SysTick Functions
1327:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core Debug Functions
1328:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   - Core Register Access Functions
1329:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
1330:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1331:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** */
1332:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1333:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1334:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1335:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1336:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1337:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1338:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1339:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     @{
1340:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1341:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1342:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Set Priority Grouping
1343:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1344:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1345:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1346:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   Only values from 0..7 are used.
1347:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1348:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1349:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1350:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1351:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1352:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1353:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1354:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t reg_value;
1355:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1356:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1357:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1358:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1359:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1360:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1361:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1362:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1363:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1364:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1365:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1366:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Get Priority Grouping
1367:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1368:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1369:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1370:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1371:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1372:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1373:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1374:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1375:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1376:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1377:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1378:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Enable External Interrupt
1379:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1380:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1381:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1382:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1383:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1384:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1385:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1386:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1387:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1388:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1389:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1390:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1391:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Disable External Interrupt
1392:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1393:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1394:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1395:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1396:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1397:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1398:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1399:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1400:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1401:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1402:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1403:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1404:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1405:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1406:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     for the specified interrupt.
1407:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1408:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1409:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     
1410:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return             0  Interrupt status is not pending.
1411:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return             1  Interrupt status is pending.
1412:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1413:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1414:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1415:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1416:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1417:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1418:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1419:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1420:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1421:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function sets the pending bit of an external interrupt.
1422:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1423:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1424:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1425:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1426:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1427:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1428:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1429:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1430:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1431:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1432:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1433:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function clears the pending bit of an external interrupt.
1434:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1435:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1436:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1437:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1438:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1439:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1440:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1441:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1442:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1443:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Get Active Interrupt
1444:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1445:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1446:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     
1447:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1448:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     
1449:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return             0  Interrupt status is not active.
1450:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return             1  Interrupt status is active.
1451:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1452:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1453:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1454:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1455:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1456:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1457:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1458:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1459:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1460:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function sets the priority of an interrupt. 
1461:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1462:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1463:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1464:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Interrupt number. 
1465:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]  priority  Priority to set.
1466:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1467:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1468:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
  26              		.loc 1 1468 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34 0002 0346     		mov	r3, r0
  35 0004 0091     		str	r1, [sp, #0]
  36 0006 8DF80730 		strb	r3, [sp, #7]
1469:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   if(IRQn < 0) {
  37              		.loc 1 1469 0
  38 000a 9DF90730 		ldrsb	r3, [sp, #7]
  39 000e 002B     		cmp	r3, #0
  40 0010 11DA     		bge	.L2
1470:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  41              		.loc 1 1470 0
  42 0012 4FF46D43 		mov	r3, #60672
  43 0016 CEF20003 		movt	r3, 57344
  44 001a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
  45 001e 02F00F02 		and	r2, r2, #15
  46 0022 A2F10401 		sub	r1, r2, #4
  47 0026 009A     		ldr	r2, [sp, #0]
  48 0028 D2B2     		uxtb	r2, r2
  49 002a 4FEA0212 		lsl	r2, r2, #4
  50 002e D2B2     		uxtb	r2, r2
  51 0030 5B18     		adds	r3, r3, r1
  52 0032 1A76     		strb	r2, [r3, #24]
  53 0034 0DE0     		b	.L1
  54              	.L2:
1471:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   else {
1472:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
  55              		.loc 1 1472 0
  56 0036 4FF46143 		mov	r3, #57600
  57 003a CEF20003 		movt	r3, 57344
  58 003e 9DF90710 		ldrsb	r1, [sp, #7]
  59 0042 009A     		ldr	r2, [sp, #0]
  60 0044 D2B2     		uxtb	r2, r2
  61 0046 4FEA0212 		lsl	r2, r2, #4
  62 004a D2B2     		uxtb	r2, r2
  63 004c 5B18     		adds	r3, r3, r1
  64 004e 83F80023 		strb	r2, [r3, #768]
  65              	.L1:
1473:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
  66              		.loc 1 1473 0
  67 0052 02B0     		add	sp, sp, #8
  68 0054 7047     		bx	lr
  69              		.cfi_endproc
  70              	.LFE102:
  72 0056 00BF     		.align	2
  73              		.thumb
  74              		.thumb_func
  76              	SysTick_Config:
  77              	.LFB107:
1474:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1475:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1476:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1477:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1478:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1479:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1480:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1481:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1482:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1483:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]   IRQn  Interrupt number.
1484:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1485:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                         priority bits of the microcontroller.
1486:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1487:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1488:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1489:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1490:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   if(IRQn < 0) {
1491:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1492:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   else {
1493:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1494:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1495:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1496:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1497:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Encode Priority
1498:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1499:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1500:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     preemptive priority value, and subpriority value.
1501:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1502:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the samllest possible priority group is set.
1503:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1504:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1505:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1506:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1507:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1508:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1509:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1510:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1511:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1512:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1513:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t SubPriorityBits;
1514:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1515:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1516:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1517:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1518:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   return (
1519:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1520:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1521:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****          );
1522:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1523:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1524:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1525:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  Decode Priority
1526:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1527:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1528:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     preemptive priority value and subpriority value.
1529:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1530:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1531:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1532:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1533:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1534:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1535:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1536:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1537:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1538:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1539:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1540:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1541:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   uint32_t SubPriorityBits;
1542:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1543:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1544:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1545:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1546:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1547:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1548:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1549:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1550:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1551:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  System Reset
1552:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1553:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1554:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1555:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1556:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
1557:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1558:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                                                                   buffered write are completed befo
1559:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1560:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1561:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1562:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1563:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   while(1);                                                    /* wait until reset */
1564:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
1565:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1566:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1567:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1568:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1569:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1570:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1571:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1572:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1573:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \brief      Functions that configure the System.
1574:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   @{
1575:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1576:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1577:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1578:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1579:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** /** \brief  System Tick Configuration
1580:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1581:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1582:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.   
1583:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1584:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1585:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     
1586:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return          0  Function succeeded.
1587:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \return          1  Function failed.
1588:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     
1589:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the 
1590:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b> 
1591:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****     must contain a vendor-specific implementation of this function.
1592:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1593:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****  */
1594:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1595:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** {
  78              		.loc 1 1595 0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 8
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82 0058 00B5     		push	{lr}
  83              	.LCFI1:
  84              		.cfi_def_cfa_offset 4
  85              		.cfi_offset 14, -4
  86 005a 83B0     		sub	sp, sp, #12
  87              	.LCFI2:
  88              		.cfi_def_cfa_offset 16
  89 005c 0190     		str	r0, [sp, #4]
1596:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
  90              		.loc 1 1596 0
  91 005e 019A     		ldr	r2, [sp, #4]
  92 0060 6FF07F43 		mvn	r3, #-16777216
  93 0064 9A42     		cmp	r2, r3
  94 0066 02D9     		bls	.L5
  95              		.loc 1 1596 0 is_stmt 0 discriminator 1
  96 0068 4FF00103 		mov	r3, #1
  97 006c 1FE0     		b	.L6
  98              	.L5:
1597:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** 
1598:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  99              		.loc 1 1598 0 is_stmt 1
 100 006e 4EF21003 		movw	r3, #57360
 101 0072 CEF20003 		movt	r3, 57344
 102 0076 019A     		ldr	r2, [sp, #4]
 103 0078 22F07F42 		bic	r2, r2, #-16777216
 104 007c 02F1FF32 		add	r2, r2, #-1
 105 0080 5A60     		str	r2, [r3, #4]
1599:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
 106              		.loc 1 1599 0
 107 0082 4FF0FF30 		mov	r0, #-1
 108 0086 4FF00F01 		mov	r1, #15
 109 008a FFF7B9FF 		bl	NVIC_SetPriority
1600:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 110              		.loc 1 1600 0
 111 008e 4EF21003 		movw	r3, #57360
 112 0092 CEF20003 		movt	r3, 57344
 113 0096 4FF00002 		mov	r2, #0
 114 009a 9A60     		str	r2, [r3, #8]
1601:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 115              		.loc 1 1601 0
 116 009c 4EF21003 		movw	r3, #57360
 117 00a0 CEF20003 		movt	r3, 57344
 118 00a4 4FF00702 		mov	r2, #7
 119 00a8 1A60     		str	r2, [r3, #0]
1602:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1603:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1604:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h ****   return (0);                                                  /* Function successful */
 120              		.loc 1 1604 0
 121 00aa 4FF00003 		mov	r3, #0
 122              	.L6:
1605:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cm4.h **** }
 123              		.loc 1 1605 0
 124 00ae 1846     		mov	r0, r3
 125 00b0 03B0     		add	sp, sp, #12
 126 00b2 00BD     		pop	{pc}
 127              		.cfi_endproc
 128              	.LFE107:
 130              		.comm	mtk19ProcessDataState,1,1
 131              		.comm	nmeaProcessDataState,1,1
 132              		.comm	ubloxProcessDataState,1,1
 133              		.bss
 134              		.align	2
 135              	usTicks:
 136 0000 00000000 		.space	4
 137              		.align	2
 138              	sysTickUptime:
 139 0004 00000000 		.space	4
 140              		.align	2
 141              	sysTickCycleCounter:
 142 0008 00000000 		.space	4
 143              		.text
 144              		.align	2
 145              		.thumb
 146              		.thumb_func
 148              	cycleCounterInit:
 149              	.LFB111:
 150              		.file 2 "../src/drv/drv_system.c"
   1:../src/drv/drv_system.c **** /*
   2:../src/drv/drv_system.c ****   December 2012
   3:../src/drv/drv_system.c **** 
   4:../src/drv/drv_system.c ****   aq32Plus_F3 Rev -
   5:../src/drv/drv_system.c **** 
   6:../src/drv/drv_system.c ****   Copyright (c) 2012 John Ihlein.  All rights reserved.
   7:../src/drv/drv_system.c **** 
   8:../src/drv/drv_system.c ****   Open Source STM32 Based Multicopter Controller Software
   9:../src/drv/drv_system.c **** 
  10:../src/drv/drv_system.c ****   Includes code and/or ideas from:
  11:../src/drv/drv_system.c **** 
  12:../src/drv/drv_system.c ****   1)AeroQuad
  13:../src/drv/drv_system.c ****   2)BaseFlight
  14:../src/drv/drv_system.c ****   3)CH Robotics
  15:../src/drv/drv_system.c ****   4)MultiWii
  16:../src/drv/drv_system.c ****   5)S.O.H. Madgwick
  17:../src/drv/drv_system.c ****   6)UAVX
  18:../src/drv/drv_system.c ****   7)STM DiscoveryF3 demonstration software
  19:../src/drv/drv_system.c **** 
  20:../src/drv/drv_system.c ****   Designed to run on the DiscoveryF3 board
  21:../src/drv/drv_system.c **** 
  22:../src/drv/drv_system.c ****   This program is free software: you can redistribute it and/or modify
  23:../src/drv/drv_system.c ****   it under the terms of the GNU General Public License as published by
  24:../src/drv/drv_system.c ****   the Free Software Foundation, either version 3 of the License, or
  25:../src/drv/drv_system.c ****   (at your option) any later version.
  26:../src/drv/drv_system.c **** 
  27:../src/drv/drv_system.c ****   This program is distributed in the hope that it will be useful,
  28:../src/drv/drv_system.c ****   but WITHOUT ANY WARRANTY; without even the implied warranty of
  29:../src/drv/drv_system.c ****   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  30:../src/drv/drv_system.c ****   GNU General Public License for more details.
  31:../src/drv/drv_system.c **** 
  32:../src/drv/drv_system.c ****   You should have received a copy of the GNU General Public License
  33:../src/drv/drv_system.c ****   along with this program. If not, see <http://www.gnu.org/licenses/>.
  34:../src/drv/drv_system.c **** */
  35:../src/drv/drv_system.c **** 
  36:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
  37:../src/drv/drv_system.c **** 
  38:../src/drv/drv_system.c **** #include "board.h"
  39:../src/drv/drv_system.c **** 
  40:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
  41:../src/drv/drv_system.c **** 
  42:../src/drv/drv_system.c **** // Cycle counter stuff - these should be defined by CMSIS, but they aren't
  43:../src/drv/drv_system.c **** #define DWT_CTRL    (*(volatile uint32_t *)0xE0001000)
  44:../src/drv/drv_system.c **** #define DWT_CYCCNT  ((volatile uint32_t *)0xE0001004)
  45:../src/drv/drv_system.c **** #define CYCCNTENA   (1 << 0)
  46:../src/drv/drv_system.c **** 
  47:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
  48:../src/drv/drv_system.c **** 
  49:../src/drv/drv_system.c **** // Cycles per microsecond
  50:../src/drv/drv_system.c **** static volatile uint32_t usTicks = 0;
  51:../src/drv/drv_system.c **** 
  52:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
  53:../src/drv/drv_system.c **** 
  54:../src/drv/drv_system.c **** // Current uptime for 1kHz systick timer. will rollover after 49 days.
  55:../src/drv/drv_system.c **** // Hopefully we won't care.
  56:../src/drv/drv_system.c **** static volatile uint32_t sysTickUptime = 0;
  57:../src/drv/drv_system.c **** static volatile uint32_t sysTickCycleCounter = 0;
  58:../src/drv/drv_system.c **** 
  59:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
  60:../src/drv/drv_system.c **** // Cycle Counter
  61:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
  62:../src/drv/drv_system.c **** 
  63:../src/drv/drv_system.c **** static void cycleCounterInit(void)
  64:../src/drv/drv_system.c **** {
 151              		.loc 2 64 0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 64
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 00b4 00B5     		push	{lr}
 156              	.LCFI3:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 00b6 91B0     		sub	sp, sp, #68
 160              	.LCFI4:
 161              		.cfi_def_cfa_offset 72
  65:../src/drv/drv_system.c ****     RCC_ClocksTypeDef clocks;
  66:../src/drv/drv_system.c ****     RCC_GetClocksFreq(&clocks);
 162              		.loc 2 66 0
 163 00b8 01AB     		add	r3, sp, #4
 164 00ba 1846     		mov	r0, r3
 165 00bc FFF7FEFF 		bl	RCC_GetClocksFreq
  67:../src/drv/drv_system.c ****     usTicks = clocks.SYSCLK_Frequency / 1000000;
 166              		.loc 2 67 0
 167 00c0 019A     		ldr	r2, [sp, #4]
 168 00c2 4DF68363 		movw	r3, #56963
 169 00c6 C4F21B33 		movt	r3, 17179
 170 00ca A3FB0213 		umull	r1, r3, r3, r2
 171 00ce 4FEA9342 		lsr	r2, r3, #18
 172 00d2 40F20003 		movw	r3, #:lower16:usTicks
 173 00d6 C0F20003 		movt	r3, #:upper16:usTicks
 174 00da 1A60     		str	r2, [r3, #0]
  68:../src/drv/drv_system.c **** 
  69:../src/drv/drv_system.c ****     // enable DWT access
  70:../src/drv/drv_system.c ****     CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 175              		.loc 2 70 0
 176 00dc 4EF6F053 		movw	r3, #60912
 177 00e0 CEF20003 		movt	r3, 57344
 178 00e4 4EF6F052 		movw	r2, #60912
 179 00e8 CEF20002 		movt	r2, 57344
 180 00ec D268     		ldr	r2, [r2, #12]
 181 00ee 42F08072 		orr	r2, r2, #16777216
 182 00f2 DA60     		str	r2, [r3, #12]
  71:../src/drv/drv_system.c ****     // enable the CPU cycle counter
  72:../src/drv/drv_system.c ****     DWT_CTRL |= CYCCNTENA;
 183              		.loc 2 72 0
 184 00f4 4FF48053 		mov	r3, #4096
 185 00f8 CEF20003 		movt	r3, 57344
 186 00fc 4FF48052 		mov	r2, #4096
 187 0100 CEF20002 		movt	r2, 57344
 188 0104 1268     		ldr	r2, [r2, #0]
 189 0106 42F00102 		orr	r2, r2, #1
 190 010a 1A60     		str	r2, [r3, #0]
  73:../src/drv/drv_system.c **** }
 191              		.loc 2 73 0
 192 010c 11B0     		add	sp, sp, #68
 193 010e 00BD     		pop	{pc}
 194              		.cfi_endproc
 195              	.LFE111:
 197              		.global	frameCounter
 198              		.bss
 199              		.align	1
 202              	frameCounter:
 203 000c 0000     		.space	2
 204              		.global	frame_500Hz
 207              	frame_500Hz:
 208 000e 00       		.space	1
 209              		.global	frame_100Hz
 212              	frame_100Hz:
 213 000f 00       		.space	1
 214              		.global	frame_50Hz
 217              	frame_50Hz:
 218 0010 00       		.space	1
 219              		.global	frame_10Hz
 222              	frame_10Hz:
 223 0011 00       		.space	1
 224              		.global	frame_5Hz
 227              	frame_5Hz:
 228 0012 00       		.space	1
 229              		.global	frame_1Hz
 232              	frame_1Hz:
 233 0013 00       		.space	1
 234              		.comm	deltaTime1000Hz,4,4
 235              		.comm	executionTime1000Hz,4,4
 236              		.comm	previous1000HzTime,4,4
 237              		.comm	deltaTime500Hz,4,4
 238              		.comm	executionTime500Hz,4,4
 239              		.comm	previous500HzTime,4,4
 240              		.comm	deltaTime100Hz,4,4
 241              		.comm	executionTime100Hz,4,4
 242              		.comm	previous100HzTime,4,4
 243              		.comm	deltaTime50Hz,4,4
 244              		.comm	executionTime50Hz,4,4
 245              		.comm	previous50HzTime,4,4
 246              		.comm	deltaTime10Hz,4,4
 247              		.comm	executionTime10Hz,4,4
 248              		.comm	previous10HzTime,4,4
 249              		.comm	deltaTime5Hz,4,4
 250              		.comm	executionTime5Hz,4,4
 251              		.comm	previous5HzTime,4,4
 252              		.comm	deltaTime1Hz,4,4
 253              		.comm	executionTime1Hz,4,4
 254              		.comm	previous1HzTime,4,4
 255              		.comm	dt500Hz,4,4
 256              		.comm	dt100Hz,4,4
 257              		.global	systemReady
 260              	systemReady:
 261 0014 00       		.space	1
 262              		.global	execUp
 265              	execUp:
 266 0015 00       		.space	1
 267 0016 0000     		.text
 268              		.align	2
 269              		.global	SysTick_Handler
 270              		.thumb
 271              		.thumb_func
 273              	SysTick_Handler:
 274              	.LFB112:
  74:../src/drv/drv_system.c **** 
  75:../src/drv/drv_system.c **** ///////////////////////////////////////
  76:../src/drv/drv_system.c **** // Frame Timing Variables
  77:../src/drv/drv_system.c **** ///////////////////////////////////////
  78:../src/drv/drv_system.c **** 
  79:../src/drv/drv_system.c **** uint16_t frameCounter = 0;
  80:../src/drv/drv_system.c **** 
  81:../src/drv/drv_system.c **** uint8_t frame_500Hz = false;
  82:../src/drv/drv_system.c **** uint8_t frame_100Hz = false;
  83:../src/drv/drv_system.c **** uint8_t frame_50Hz  = false;
  84:../src/drv/drv_system.c **** uint8_t frame_10Hz  = false;
  85:../src/drv/drv_system.c **** uint8_t frame_5Hz   = false;
  86:../src/drv/drv_system.c **** uint8_t frame_1Hz   = false;
  87:../src/drv/drv_system.c **** 
  88:../src/drv/drv_system.c **** uint32_t deltaTime1000Hz, executionTime1000Hz, previous1000HzTime;
  89:../src/drv/drv_system.c **** uint32_t deltaTime500Hz,  executionTime500Hz,  previous500HzTime;
  90:../src/drv/drv_system.c **** uint32_t deltaTime100Hz,  executionTime100Hz,  previous100HzTime;
  91:../src/drv/drv_system.c **** uint32_t deltaTime50Hz,   executionTime50Hz,   previous50HzTime;
  92:../src/drv/drv_system.c **** uint32_t deltaTime10Hz,   executionTime10Hz,   previous10HzTime;
  93:../src/drv/drv_system.c **** uint32_t deltaTime5Hz,    executionTime5Hz,    previous5HzTime;
  94:../src/drv/drv_system.c **** uint32_t deltaTime1Hz,    executionTime1Hz,    previous1HzTime;
  95:../src/drv/drv_system.c **** 
  96:../src/drv/drv_system.c **** float dt500Hz, dt100Hz;
  97:../src/drv/drv_system.c **** 
  98:../src/drv/drv_system.c **** uint8_t systemReady = false;
  99:../src/drv/drv_system.c **** 
 100:../src/drv/drv_system.c **** uint8_t execUp = false;
 101:../src/drv/drv_system.c **** 
 102:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 103:../src/drv/drv_system.c **** // SysTick
 104:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 105:../src/drv/drv_system.c **** 
 106:../src/drv/drv_system.c **** void SysTick_Handler(void)
 107:../src/drv/drv_system.c **** {
 275              		.loc 2 107 0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279 0110 00B5     		push	{lr}
 280              	.LCFI5:
 281              		.cfi_def_cfa_offset 4
 282              		.cfi_offset 14, -4
 283 0112 83B0     		sub	sp, sp, #12
 284              	.LCFI6:
 285              		.cfi_def_cfa_offset 16
 108:../src/drv/drv_system.c ****     uint8_t index;
 109:../src/drv/drv_system.c ****     uint32_t currentTime;
 110:../src/drv/drv_system.c **** 
 111:../src/drv/drv_system.c ****     sysTickCycleCounter = *DWT_CYCCNT;
 286              		.loc 2 111 0
 287 0114 41F20403 		movw	r3, #4100
 288 0118 CEF20003 		movt	r3, 57344
 289 011c 1A68     		ldr	r2, [r3, #0]
 290 011e 40F20003 		movw	r3, #:lower16:sysTickCycleCounter
 291 0122 C0F20003 		movt	r3, #:upper16:sysTickCycleCounter
 292 0126 1A60     		str	r2, [r3, #0]
 112:../src/drv/drv_system.c ****     sysTickUptime++;
 293              		.loc 2 112 0
 294 0128 40F20003 		movw	r3, #:lower16:sysTickUptime
 295 012c C0F20003 		movt	r3, #:upper16:sysTickUptime
 296 0130 1B68     		ldr	r3, [r3, #0]
 297 0132 03F10102 		add	r2, r3, #1
 298 0136 40F20003 		movw	r3, #:lower16:sysTickUptime
 299 013a C0F20003 		movt	r3, #:upper16:sysTickUptime
 300 013e 1A60     		str	r2, [r3, #0]
 113:../src/drv/drv_system.c **** 
 114:../src/drv/drv_system.c ****     if ((systemReady       == true)  &&
 301              		.loc 2 114 0
 302 0140 40F20003 		movw	r3, #:lower16:systemReady
 303 0144 C0F20003 		movt	r3, #:upper16:systemReady
 304 0148 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 305 014a 012B     		cmp	r3, #1
 306 014c 40F02F82 		bne	.L8
 115:../src/drv/drv_system.c ****         (cliBusy           == false) &&
 307              		.loc 2 115 0 discriminator 1
 308 0150 40F20003 		movw	r3, #:lower16:cliBusy
 309 0154 C0F20003 		movt	r3, #:upper16:cliBusy
 310 0158 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 114:../src/drv/drv_system.c ****     if ((systemReady       == true)  &&
 311              		.loc 2 114 0 discriminator 1
 312 015a 002B     		cmp	r3, #0
 313 015c 40F02782 		bne	.L8
 116:../src/drv/drv_system.c ****         (accelCalibrating  == false) &&
 314              		.loc 2 116 0
 315 0160 40F20003 		movw	r3, #:lower16:accelCalibrating
 316 0164 C0F20003 		movt	r3, #:upper16:accelCalibrating
 317 0168 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 115:../src/drv/drv_system.c ****         (cliBusy           == false) &&
 318              		.loc 2 115 0
 319 016a 002B     		cmp	r3, #0
 320 016c 40F01F82 		bne	.L8
 117:../src/drv/drv_system.c ****         (escCalibrating    == false) &&
 321              		.loc 2 117 0
 322 0170 40F20003 		movw	r3, #:lower16:escCalibrating
 323 0174 C0F20003 		movt	r3, #:upper16:escCalibrating
 324 0178 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 116:../src/drv/drv_system.c ****         (accelCalibrating  == false) &&
 325              		.loc 2 116 0
 326 017a 002B     		cmp	r3, #0
 327 017c 40F01782 		bne	.L8
 118:../src/drv/drv_system.c ****         (gyroCalibrating   == false) &&
 328              		.loc 2 118 0
 329 0180 40F20003 		movw	r3, #:lower16:gyroCalibrating
 330 0184 C0F20003 		movt	r3, #:upper16:gyroCalibrating
 331 0188 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 117:../src/drv/drv_system.c ****         (escCalibrating    == false) &&
 332              		.loc 2 117 0
 333 018a 002B     		cmp	r3, #0
 334 018c 40F00F82 		bne	.L8
 119:../src/drv/drv_system.c ****         (magCalibrating    == false))
 335              		.loc 2 119 0
 336 0190 40F20003 		movw	r3, #:lower16:magCalibrating
 337 0194 C0F20003 		movt	r3, #:upper16:magCalibrating
 338 0198 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 118:../src/drv/drv_system.c ****         (gyroCalibrating   == false) &&
 339              		.loc 2 118 0
 340 019a 002B     		cmp	r3, #0
 341 019c 40F00782 		bne	.L8
 120:../src/drv/drv_system.c **** 
 121:../src/drv/drv_system.c ****     {
 122:../src/drv/drv_system.c ****     	frameCounter++;
 342              		.loc 2 122 0
 343 01a0 40F20003 		movw	r3, #:lower16:frameCounter
 344 01a4 C0F20003 		movt	r3, #:upper16:frameCounter
 345 01a8 1B88     		ldrh	r3, [r3, #0]
 346 01aa 03F10103 		add	r3, r3, #1
 347 01ae 9AB2     		uxth	r2, r3
 348 01b0 40F20003 		movw	r3, #:lower16:frameCounter
 349 01b4 C0F20003 		movt	r3, #:upper16:frameCounter
 350 01b8 1A80     		strh	r2, [r3, #0]	@ movhi
 123:../src/drv/drv_system.c ****         if (frameCounter > FRAME_COUNT)
 351              		.loc 2 123 0
 352 01ba 40F20003 		movw	r3, #:lower16:frameCounter
 353 01be C0F20003 		movt	r3, #:upper16:frameCounter
 354 01c2 1B88     		ldrh	r3, [r3, #0]
 355 01c4 B3F57A7F 		cmp	r3, #1000
 356 01c8 06D9     		bls	.L10
 124:../src/drv/drv_system.c ****             frameCounter = 1;
 357              		.loc 2 124 0
 358 01ca 40F20003 		movw	r3, #:lower16:frameCounter
 359 01ce C0F20003 		movt	r3, #:upper16:frameCounter
 360 01d2 4FF00102 		mov	r2, #1
 361 01d6 1A80     		strh	r2, [r3, #0]	@ movhi
 362              	.L10:
 125:../src/drv/drv_system.c **** 
 126:../src/drv/drv_system.c ****         ///////////////////////////////
 127:../src/drv/drv_system.c **** 
 128:../src/drv/drv_system.c ****         currentTime = micros();
 363              		.loc 2 128 0
 364 01d8 FFF7FEFF 		bl	micros
 365 01dc 0090     		str	r0, [sp, #0]
 129:../src/drv/drv_system.c ****         deltaTime1000Hz = currentTime - previous1000HzTime;
 366              		.loc 2 129 0
 367 01de 40F20003 		movw	r3, #:lower16:previous1000HzTime
 368 01e2 C0F20003 		movt	r3, #:upper16:previous1000HzTime
 369 01e6 1B68     		ldr	r3, [r3, #0]
 370 01e8 009A     		ldr	r2, [sp, #0]
 371 01ea D21A     		subs	r2, r2, r3
 372 01ec 40F20003 		movw	r3, #:lower16:deltaTime1000Hz
 373 01f0 C0F20003 		movt	r3, #:upper16:deltaTime1000Hz
 374 01f4 1A60     		str	r2, [r3, #0]
 130:../src/drv/drv_system.c ****         previous1000HzTime = currentTime;
 375              		.loc 2 130 0
 376 01f6 40F20003 		movw	r3, #:lower16:previous1000HzTime
 377 01fa C0F20003 		movt	r3, #:upper16:previous1000HzTime
 378 01fe 009A     		ldr	r2, [sp, #0]
 379 0200 1A60     		str	r2, [r3, #0]
 131:../src/drv/drv_system.c **** 
 132:../src/drv/drv_system.c ****         readAccel();
 380              		.loc 2 132 0
 381 0202 FFF7FEFF 		bl	readAccel
 133:../src/drv/drv_system.c ****         readGyro();
 382              		.loc 2 133 0
 383 0206 FFF7FEFF 		bl	readGyro
 134:../src/drv/drv_system.c **** 
 135:../src/drv/drv_system.c ****         accelSum500Hz[XAXIS] += rawAccel[XAXIS].value;
 384              		.loc 2 135 0
 385 020a 40F20003 		movw	r3, #:lower16:accelSum500Hz
 386 020e C0F20003 		movt	r3, #:upper16:accelSum500Hz
 387 0212 1A68     		ldr	r2, [r3, #0]
 388 0214 40F20003 		movw	r3, #:lower16:rawAccel
 389 0218 C0F20003 		movt	r3, #:upper16:rawAccel
 390 021c 1B88     		ldrh	r3, [r3, #0]
 391 021e 1BB2     		sxth	r3, r3
 392 0220 D218     		adds	r2, r2, r3
 393 0222 40F20003 		movw	r3, #:lower16:accelSum500Hz
 394 0226 C0F20003 		movt	r3, #:upper16:accelSum500Hz
 395 022a 1A60     		str	r2, [r3, #0]
 136:../src/drv/drv_system.c ****         accelSum500Hz[YAXIS] += rawAccel[YAXIS].value;
 396              		.loc 2 136 0
 397 022c 40F20003 		movw	r3, #:lower16:accelSum500Hz
 398 0230 C0F20003 		movt	r3, #:upper16:accelSum500Hz
 399 0234 5A68     		ldr	r2, [r3, #4]
 400 0236 40F20003 		movw	r3, #:lower16:rawAccel
 401 023a C0F20003 		movt	r3, #:upper16:rawAccel
 402 023e 5B88     		ldrh	r3, [r3, #2]
 403 0240 1BB2     		sxth	r3, r3
 404 0242 D218     		adds	r2, r2, r3
 405 0244 40F20003 		movw	r3, #:lower16:accelSum500Hz
 406 0248 C0F20003 		movt	r3, #:upper16:accelSum500Hz
 407 024c 5A60     		str	r2, [r3, #4]
 137:../src/drv/drv_system.c ****         accelSum500Hz[ZAXIS] += rawAccel[ZAXIS].value;
 408              		.loc 2 137 0
 409 024e 40F20003 		movw	r3, #:lower16:accelSum500Hz
 410 0252 C0F20003 		movt	r3, #:upper16:accelSum500Hz
 411 0256 9A68     		ldr	r2, [r3, #8]
 412 0258 40F20003 		movw	r3, #:lower16:rawAccel
 413 025c C0F20003 		movt	r3, #:upper16:rawAccel
 414 0260 9B88     		ldrh	r3, [r3, #4]
 415 0262 1BB2     		sxth	r3, r3
 416 0264 D218     		adds	r2, r2, r3
 417 0266 40F20003 		movw	r3, #:lower16:accelSum500Hz
 418 026a C0F20003 		movt	r3, #:upper16:accelSum500Hz
 419 026e 9A60     		str	r2, [r3, #8]
 138:../src/drv/drv_system.c **** 
 139:../src/drv/drv_system.c ****         accelSum100Hz[XAXIS] += rawAccel[XAXIS].value;
 420              		.loc 2 139 0
 421 0270 40F20003 		movw	r3, #:lower16:accelSum100Hz
 422 0274 C0F20003 		movt	r3, #:upper16:accelSum100Hz
 423 0278 1A68     		ldr	r2, [r3, #0]
 424 027a 40F20003 		movw	r3, #:lower16:rawAccel
 425 027e C0F20003 		movt	r3, #:upper16:rawAccel
 426 0282 1B88     		ldrh	r3, [r3, #0]
 427 0284 1BB2     		sxth	r3, r3
 428 0286 D218     		adds	r2, r2, r3
 429 0288 40F20003 		movw	r3, #:lower16:accelSum100Hz
 430 028c C0F20003 		movt	r3, #:upper16:accelSum100Hz
 431 0290 1A60     		str	r2, [r3, #0]
 140:../src/drv/drv_system.c ****         accelSum100Hz[YAXIS] += rawAccel[YAXIS].value;
 432              		.loc 2 140 0
 433 0292 40F20003 		movw	r3, #:lower16:accelSum100Hz
 434 0296 C0F20003 		movt	r3, #:upper16:accelSum100Hz
 435 029a 5A68     		ldr	r2, [r3, #4]
 436 029c 40F20003 		movw	r3, #:lower16:rawAccel
 437 02a0 C0F20003 		movt	r3, #:upper16:rawAccel
 438 02a4 5B88     		ldrh	r3, [r3, #2]
 439 02a6 1BB2     		sxth	r3, r3
 440 02a8 D218     		adds	r2, r2, r3
 441 02aa 40F20003 		movw	r3, #:lower16:accelSum100Hz
 442 02ae C0F20003 		movt	r3, #:upper16:accelSum100Hz
 443 02b2 5A60     		str	r2, [r3, #4]
 141:../src/drv/drv_system.c ****         accelSum100Hz[ZAXIS] += rawAccel[ZAXIS].value;
 444              		.loc 2 141 0
 445 02b4 40F20003 		movw	r3, #:lower16:accelSum100Hz
 446 02b8 C0F20003 		movt	r3, #:upper16:accelSum100Hz
 447 02bc 9A68     		ldr	r2, [r3, #8]
 448 02be 40F20003 		movw	r3, #:lower16:rawAccel
 449 02c2 C0F20003 		movt	r3, #:upper16:rawAccel
 450 02c6 9B88     		ldrh	r3, [r3, #4]
 451 02c8 1BB2     		sxth	r3, r3
 452 02ca D218     		adds	r2, r2, r3
 453 02cc 40F20003 		movw	r3, #:lower16:accelSum100Hz
 454 02d0 C0F20003 		movt	r3, #:upper16:accelSum100Hz
 455 02d4 9A60     		str	r2, [r3, #8]
 142:../src/drv/drv_system.c **** 
 143:../src/drv/drv_system.c ****         gyroSum500Hz[ROLL ] += rawGyro[ROLL ].value;
 456              		.loc 2 143 0
 457 02d6 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 458 02da C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 459 02de 1A68     		ldr	r2, [r3, #0]
 460 02e0 40F20003 		movw	r3, #:lower16:rawGyro
 461 02e4 C0F20003 		movt	r3, #:upper16:rawGyro
 462 02e8 1B88     		ldrh	r3, [r3, #0]
 463 02ea 1BB2     		sxth	r3, r3
 464 02ec D218     		adds	r2, r2, r3
 465 02ee 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 466 02f2 C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 467 02f6 1A60     		str	r2, [r3, #0]
 144:../src/drv/drv_system.c ****         gyroSum500Hz[PITCH] += rawGyro[PITCH].value;
 468              		.loc 2 144 0
 469 02f8 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 470 02fc C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 471 0300 5A68     		ldr	r2, [r3, #4]
 472 0302 40F20003 		movw	r3, #:lower16:rawGyro
 473 0306 C0F20003 		movt	r3, #:upper16:rawGyro
 474 030a 5B88     		ldrh	r3, [r3, #2]
 475 030c 1BB2     		sxth	r3, r3
 476 030e D218     		adds	r2, r2, r3
 477 0310 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 478 0314 C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 479 0318 5A60     		str	r2, [r3, #4]
 145:../src/drv/drv_system.c ****         gyroSum500Hz[YAW  ] += rawGyro[YAW  ].value;
 480              		.loc 2 145 0
 481 031a 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 482 031e C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 483 0322 9A68     		ldr	r2, [r3, #8]
 484 0324 40F20003 		movw	r3, #:lower16:rawGyro
 485 0328 C0F20003 		movt	r3, #:upper16:rawGyro
 486 032c 9B88     		ldrh	r3, [r3, #4]
 487 032e 1BB2     		sxth	r3, r3
 488 0330 D218     		adds	r2, r2, r3
 489 0332 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 490 0336 C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 491 033a 9A60     		str	r2, [r3, #8]
 146:../src/drv/drv_system.c **** 
 147:../src/drv/drv_system.c ****         ///////////////////////////////
 148:../src/drv/drv_system.c **** 
 149:../src/drv/drv_system.c ****         if ((frameCounter % COUNT_500HZ) == 0)
 492              		.loc 2 149 0
 493 033c 40F20003 		movw	r3, #:lower16:frameCounter
 494 0340 C0F20003 		movt	r3, #:upper16:frameCounter
 495 0344 1B88     		ldrh	r3, [r3, #0]
 496 0346 03F00103 		and	r3, r3, #1
 497 034a 9BB2     		uxth	r3, r3
 498 034c 002B     		cmp	r3, #0
 499 034e 49D1     		bne	.L11
 150:../src/drv/drv_system.c ****         {
 151:../src/drv/drv_system.c ****         	frame_500Hz = true;
 500              		.loc 2 151 0
 501 0350 40F20003 		movw	r3, #:lower16:frame_500Hz
 502 0354 C0F20003 		movt	r3, #:upper16:frame_500Hz
 503 0358 4FF00102 		mov	r2, #1
 504 035c 1A70     		strb	r2, [r3, #0]
 152:../src/drv/drv_system.c **** 
 153:../src/drv/drv_system.c ****             for (index = 0; index < 3; index++)
 505              		.loc 2 153 0
 506 035e 4FF00003 		mov	r3, #0
 507 0362 8DF80730 		strb	r3, [sp, #7]
 508 0366 39E0     		b	.L12
 509              	.L13:
 154:../src/drv/drv_system.c ****             {
 155:../src/drv/drv_system.c ****             	accelSummedSamples500Hz[index] = accelSum500Hz[index];
 510              		.loc 2 155 0 discriminator 2
 511 0368 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 512 036c 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 513 0370 40F20003 		movw	r3, #:lower16:accelSum500Hz
 514 0374 C0F20003 		movt	r3, #:upper16:accelSum500Hz
 515 0378 53F82110 		ldr	r1, [r3, r1, lsl #2]
 516 037c 40F20003 		movw	r3, #:lower16:accelSummedSamples500Hz
 517 0380 C0F20003 		movt	r3, #:upper16:accelSummedSamples500Hz
 518 0384 43F82210 		str	r1, [r3, r2, lsl #2]
 156:../src/drv/drv_system.c ****             	accelSum500Hz[index] = 0.0f;
 519              		.loc 2 156 0 discriminator 2
 520 0388 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 521 038c 40F20003 		movw	r3, #:lower16:accelSum500Hz
 522 0390 C0F20003 		movt	r3, #:upper16:accelSum500Hz
 523 0394 4FF00001 		mov	r1, #0
 524 0398 43F82210 		str	r1, [r3, r2, lsl #2]
 157:../src/drv/drv_system.c **** 
 158:../src/drv/drv_system.c ****             	gyroSummedSamples500Hz[index] = gyroSum500Hz[index];
 525              		.loc 2 158 0 discriminator 2
 526 039c 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 527 03a0 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 528 03a4 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 529 03a8 C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 530 03ac 53F82110 		ldr	r1, [r3, r1, lsl #2]
 531 03b0 40F20003 		movw	r3, #:lower16:gyroSummedSamples500Hz
 532 03b4 C0F20003 		movt	r3, #:upper16:gyroSummedSamples500Hz
 533 03b8 43F82210 		str	r1, [r3, r2, lsl #2]
 159:../src/drv/drv_system.c ****                 gyroSum500Hz[index] = 0.0f;
 534              		.loc 2 159 0 discriminator 2
 535 03bc 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 536 03c0 40F20003 		movw	r3, #:lower16:gyroSum500Hz
 537 03c4 C0F20003 		movt	r3, #:upper16:gyroSum500Hz
 538 03c8 4FF00001 		mov	r1, #0
 539 03cc 43F82210 		str	r1, [r3, r2, lsl #2]
 153:../src/drv/drv_system.c ****             for (index = 0; index < 3; index++)
 540              		.loc 2 153 0 discriminator 2
 541 03d0 9DF80730 		ldrb	r3, [sp, #7]
 542 03d4 03F10103 		add	r3, r3, #1
 543 03d8 8DF80730 		strb	r3, [sp, #7]
 544              	.L12:
 153:../src/drv/drv_system.c ****             for (index = 0; index < 3; index++)
 545              		.loc 2 153 0 is_stmt 0 discriminator 1
 546 03dc 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 547 03e0 022B     		cmp	r3, #2
 548 03e2 C1D9     		bls	.L13
 549              	.L11:
 160:../src/drv/drv_system.c ****             }
 161:../src/drv/drv_system.c ****         }
 162:../src/drv/drv_system.c ****         ///////////////////////////////
 163:../src/drv/drv_system.c **** 
 164:../src/drv/drv_system.c ****         if ((frameCounter % COUNT_100HZ) == 0)
 550              		.loc 2 164 0 is_stmt 1
 551 03e4 40F20003 		movw	r3, #:lower16:frameCounter
 552 03e8 C0F20003 		movt	r3, #:upper16:frameCounter
 553 03ec 1A88     		ldrh	r2, [r3, #0]
 554 03ee 4CF6CD43 		movw	r3, #52429
 555 03f2 CCF6CC43 		movt	r3, 52428
 556 03f6 A3FB0213 		umull	r1, r3, r3, r2
 557 03fa 4FEAD301 		lsr	r1, r3, #3
 558 03fe 0B46     		mov	r3, r1
 559 0400 4FEA8303 		lsl	r3, r3, #2
 560 0404 5B18     		adds	r3, r3, r1
 561 0406 4FEA4303 		lsl	r3, r3, #1
 562 040a D31A     		subs	r3, r2, r3
 563 040c 9BB2     		uxth	r3, r3
 564 040e 002B     		cmp	r3, #0
 565 0410 2FD1     		bne	.L14
 165:../src/drv/drv_system.c ****         {
 166:../src/drv/drv_system.c ****         	frame_100Hz = true;
 566              		.loc 2 166 0
 567 0412 40F20003 		movw	r3, #:lower16:frame_100Hz
 568 0416 C0F20003 		movt	r3, #:upper16:frame_100Hz
 569 041a 4FF00102 		mov	r2, #1
 570 041e 1A70     		strb	r2, [r3, #0]
 167:../src/drv/drv_system.c **** 
 168:../src/drv/drv_system.c ****             for (index = 0; index < 3; index++)
 571              		.loc 2 168 0
 572 0420 4FF00003 		mov	r3, #0
 573 0424 8DF80730 		strb	r3, [sp, #7]
 574 0428 1FE0     		b	.L15
 575              	.L16:
 169:../src/drv/drv_system.c ****             {
 170:../src/drv/drv_system.c ****                 accelSummedSamples100Hz[index] = accelSum100Hz[index];
 576              		.loc 2 170 0 discriminator 2
 577 042a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 578 042e 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 579 0432 40F20003 		movw	r3, #:lower16:accelSum100Hz
 580 0436 C0F20003 		movt	r3, #:upper16:accelSum100Hz
 581 043a 53F82110 		ldr	r1, [r3, r1, lsl #2]
 582 043e 40F20003 		movw	r3, #:lower16:accelSummedSamples100Hz
 583 0442 C0F20003 		movt	r3, #:upper16:accelSummedSamples100Hz
 584 0446 43F82210 		str	r1, [r3, r2, lsl #2]
 171:../src/drv/drv_system.c ****                 accelSum100Hz[index] = 0.0f;
 585              		.loc 2 171 0 discriminator 2
 586 044a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 587 044e 40F20003 		movw	r3, #:lower16:accelSum100Hz
 588 0452 C0F20003 		movt	r3, #:upper16:accelSum100Hz
 589 0456 4FF00001 		mov	r1, #0
 590 045a 43F82210 		str	r1, [r3, r2, lsl #2]
 168:../src/drv/drv_system.c ****             for (index = 0; index < 3; index++)
 591              		.loc 2 168 0 discriminator 2
 592 045e 9DF80730 		ldrb	r3, [sp, #7]
 593 0462 03F10103 		add	r3, r3, #1
 594 0466 8DF80730 		strb	r3, [sp, #7]
 595              	.L15:
 168:../src/drv/drv_system.c ****             for (index = 0; index < 3; index++)
 596              		.loc 2 168 0 is_stmt 0 discriminator 1
 597 046a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 598 046e 022B     		cmp	r3, #2
 599 0470 DBD9     		bls	.L16
 600              	.L14:
 172:../src/drv/drv_system.c ****             }
 173:../src/drv/drv_system.c ****         }
 174:../src/drv/drv_system.c **** 
 175:../src/drv/drv_system.c ****         ///////////////////////////////
 176:../src/drv/drv_system.c **** 
 177:../src/drv/drv_system.c ****         if ((frameCounter % COUNT_50HZ) == 0)
 601              		.loc 2 177 0 is_stmt 1
 602 0472 40F20003 		movw	r3, #:lower16:frameCounter
 603 0476 C0F20003 		movt	r3, #:upper16:frameCounter
 604 047a 1A88     		ldrh	r2, [r3, #0]
 605 047c 4CF6CD43 		movw	r3, #52429
 606 0480 CCF6CC43 		movt	r3, 52428
 607 0484 A3FB0213 		umull	r1, r3, r3, r2
 608 0488 4FEA1311 		lsr	r1, r3, #4
 609 048c 0B46     		mov	r3, r1
 610 048e 4FEA8303 		lsl	r3, r3, #2
 611 0492 5B18     		adds	r3, r3, r1
 612 0494 4FEA8303 		lsl	r3, r3, #2
 613 0498 D31A     		subs	r3, r2, r3
 614 049a 9BB2     		uxth	r3, r3
 615 049c 002B     		cmp	r3, #0
 616 049e 06D1     		bne	.L17
 178:../src/drv/drv_system.c ****         {
 179:../src/drv/drv_system.c ****         	frame_50Hz = true;
 617              		.loc 2 179 0
 618 04a0 40F20003 		movw	r3, #:lower16:frame_50Hz
 619 04a4 C0F20003 		movt	r3, #:upper16:frame_50Hz
 620 04a8 4FF00102 		mov	r2, #1
 621 04ac 1A70     		strb	r2, [r3, #0]
 622              	.L17:
 180:../src/drv/drv_system.c ****         }
 181:../src/drv/drv_system.c **** 
 182:../src/drv/drv_system.c ****         ///////////////////////////////
 183:../src/drv/drv_system.c **** 
 184:../src/drv/drv_system.c ****         if (((frameCounter + 1) % COUNT_10HZ) == 0)
 623              		.loc 2 184 0
 624 04ae 40F20003 		movw	r3, #:lower16:frameCounter
 625 04b2 C0F20003 		movt	r3, #:upper16:frameCounter
 626 04b6 1B88     		ldrh	r3, [r3, #0]
 627 04b8 03F10102 		add	r2, r3, #1
 628 04bc 48F21F53 		movw	r3, #34079
 629 04c0 C5F2EB13 		movt	r3, 20971
 630 04c4 83FB0213 		smull	r1, r3, r3, r2
 631 04c8 4FEA6311 		asr	r1, r3, #5
 632 04cc 4FEAE273 		asr	r3, r2, #31
 633 04d0 CB1A     		subs	r3, r1, r3
 634 04d2 4FF06401 		mov	r1, #100
 635 04d6 01FB03F3 		mul	r3, r1, r3
 636 04da D31A     		subs	r3, r2, r3
 637 04dc 002B     		cmp	r3, #0
 638 04de 08D1     		bne	.L18
 185:../src/drv/drv_system.c ****             newMagData = readMag();
 639              		.loc 2 185 0
 640 04e0 FFF7FEFF 		bl	readMag
 641 04e4 0346     		mov	r3, r0
 642 04e6 1A46     		mov	r2, r3
 643 04e8 40F20003 		movw	r3, #:lower16:newMagData
 644 04ec C0F20003 		movt	r3, #:upper16:newMagData
 645 04f0 1A70     		strb	r2, [r3, #0]
 646              	.L18:
 186:../src/drv/drv_system.c **** 
 187:../src/drv/drv_system.c ****         if ((frameCounter % COUNT_10HZ) == 0)
 647              		.loc 2 187 0
 648 04f2 40F20003 		movw	r3, #:lower16:frameCounter
 649 04f6 C0F20003 		movt	r3, #:upper16:frameCounter
 650 04fa 1A88     		ldrh	r2, [r3, #0]
 651 04fc 48F21F53 		movw	r3, #34079
 652 0500 C5F2EB13 		movt	r3, 20971
 653 0504 A3FB0213 		umull	r1, r3, r3, r2
 654 0508 4FEA5313 		lsr	r3, r3, #5
 655 050c 4FF06401 		mov	r1, #100
 656 0510 01FB03F3 		mul	r3, r1, r3
 657 0514 D31A     		subs	r3, r2, r3
 658 0516 9BB2     		uxth	r3, r3
 659 0518 002B     		cmp	r3, #0
 660 051a 06D1     		bne	.L19
 188:../src/drv/drv_system.c ****         {
 189:../src/drv/drv_system.c ****         	frame_10Hz = true;
 661              		.loc 2 189 0
 662 051c 40F20003 		movw	r3, #:lower16:frame_10Hz
 663 0520 C0F20003 		movt	r3, #:upper16:frame_10Hz
 664 0524 4FF00102 		mov	r2, #1
 665 0528 1A70     		strb	r2, [r3, #0]
 666              	.L19:
 190:../src/drv/drv_system.c ****         }
 191:../src/drv/drv_system.c **** 
 192:../src/drv/drv_system.c ****         ///////////////////////////////
 193:../src/drv/drv_system.c **** 
 194:../src/drv/drv_system.c ****         if ((frameCounter % COUNT_5HZ) == 0)
 667              		.loc 2 194 0
 668 052a 40F20003 		movw	r3, #:lower16:frameCounter
 669 052e C0F20003 		movt	r3, #:upper16:frameCounter
 670 0532 1A88     		ldrh	r2, [r3, #0]
 671 0534 48F21F53 		movw	r3, #34079
 672 0538 C5F2EB13 		movt	r3, 20971
 673 053c A3FB0213 		umull	r1, r3, r3, r2
 674 0540 4FEA9313 		lsr	r3, r3, #6
 675 0544 4FF0C801 		mov	r1, #200
 676 0548 01FB03F3 		mul	r3, r1, r3
 677 054c D31A     		subs	r3, r2, r3
 678 054e 9BB2     		uxth	r3, r3
 679 0550 002B     		cmp	r3, #0
 680 0552 06D1     		bne	.L20
 195:../src/drv/drv_system.c ****         {
 196:../src/drv/drv_system.c ****         	frame_5Hz = true;
 681              		.loc 2 196 0
 682 0554 40F20003 		movw	r3, #:lower16:frame_5Hz
 683 0558 C0F20003 		movt	r3, #:upper16:frame_5Hz
 684 055c 4FF00102 		mov	r2, #1
 685 0560 1A70     		strb	r2, [r3, #0]
 686              	.L20:
 197:../src/drv/drv_system.c ****         }
 198:../src/drv/drv_system.c **** 
 199:../src/drv/drv_system.c ****         ///////////////////////////////
 200:../src/drv/drv_system.c **** 
 201:../src/drv/drv_system.c ****         if ((frameCounter % COUNT_1HZ) == 0)
 687              		.loc 2 201 0
 688 0562 40F20003 		movw	r3, #:lower16:frameCounter
 689 0566 C0F20003 		movt	r3, #:upper16:frameCounter
 690 056a 1A88     		ldrh	r2, [r3, #0]
 691 056c 44F6D353 		movw	r3, #19923
 692 0570 C1F26203 		movt	r3, 4194
 693 0574 A3FB0213 		umull	r1, r3, r3, r2
 694 0578 4FEA9313 		lsr	r3, r3, #6
 695 057c 4FF47A71 		mov	r1, #1000
 696 0580 01FB03F3 		mul	r3, r1, r3
 697 0584 D31A     		subs	r3, r2, r3
 698 0586 9BB2     		uxth	r3, r3
 699 0588 002B     		cmp	r3, #0
 700 058a 06D1     		bne	.L21
 202:../src/drv/drv_system.c ****         {
 203:../src/drv/drv_system.c ****         	frame_1Hz = true;
 701              		.loc 2 203 0
 702 058c 40F20003 		movw	r3, #:lower16:frame_1Hz
 703 0590 C0F20003 		movt	r3, #:upper16:frame_1Hz
 704 0594 4FF00102 		mov	r2, #1
 705 0598 1A70     		strb	r2, [r3, #0]
 706              	.L21:
 204:../src/drv/drv_system.c ****         }
 205:../src/drv/drv_system.c **** 
 206:../src/drv/drv_system.c ****         ///////////////////////////////////
 207:../src/drv/drv_system.c **** 
 208:../src/drv/drv_system.c ****         executionTime1000Hz = micros() - currentTime;
 707              		.loc 2 208 0
 708 059a FFF7FEFF 		bl	micros
 709 059e 0246     		mov	r2, r0
 710 05a0 009B     		ldr	r3, [sp, #0]
 711 05a2 D21A     		subs	r2, r2, r3
 712 05a4 40F20003 		movw	r3, #:lower16:executionTime1000Hz
 713 05a8 C0F20003 		movt	r3, #:upper16:executionTime1000Hz
 714 05ac 1A60     		str	r2, [r3, #0]
 715              	.L8:
 209:../src/drv/drv_system.c **** 
 210:../src/drv/drv_system.c ****         ///////////////////////////////
 211:../src/drv/drv_system.c ****     }
 212:../src/drv/drv_system.c **** }
 716              		.loc 2 212 0
 717 05ae 03B0     		add	sp, sp, #12
 718 05b0 00BD     		pop	{pc}
 719              		.cfi_endproc
 720              	.LFE112:
 722 05b2 00BF     		.align	2
 723              		.global	micros
 724              		.thumb
 725              		.thumb_func
 727              	micros:
 728              	.LFB113:
 213:../src/drv/drv_system.c **** 
 214:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 215:../src/drv/drv_system.c **** // System Time in Microseconds
 216:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 217:../src/drv/drv_system.c **** 
 218:../src/drv/drv_system.c **** uint32_t micros(void)
 219:../src/drv/drv_system.c **** {
 729              		.loc 2 219 0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 734 05b4 70B4     		push	{r4, r5, r6}
 735              	.LCFI7:
 736              		.cfi_def_cfa_offset 12
 737              		.cfi_offset 6, -4
 738              		.cfi_offset 5, -8
 739              		.cfi_offset 4, -12
 740              	.LBB6:
 741              	.LBB7:
 742              		.file 3 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\Libraries\\CMSIS\\I
   1:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /**************************************************************************//**
   2:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @file     core_cmFunc.h
   3:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @version  V3.00
   5:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @date     19. January 2012
   6:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  *
   7:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @note
   8:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * Copyright (C) 2009-2012 ARM Limited. All rights reserved.
   9:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  *
  10:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @par
  11:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * within development tools that are supporting such ARM based processors. 
  14:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  *
  15:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * @par
  16:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  *
  22:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  ******************************************************************************/
  23:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  24:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  25:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #define __CORE_CMFUNC_H
  26:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  27:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  28:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  29:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface   
  30:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  31:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   @{
  32:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
  33:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  34:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* ARM armcc specific functions */
  36:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  37:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  38:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #endif
  40:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  41:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  42:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  43:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  44:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get Control Register
  45:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  46:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the content of the Control Register.
  47:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  48:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               Control Register value
  49:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
  50:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  51:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
  52:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  53:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regControl);
  54:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
  55:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  56:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  57:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set Control Register
  58:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  59:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function writes the given value to the Control Register.
  60:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  61:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    control  Control Register value to set
  62:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
  63:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  64:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
  65:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  66:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regControl = control;
  67:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
  68:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  69:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  70:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get IPSR Register
  71:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  72:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the content of the IPSR Register.
  73:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  74:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               IPSR Register value
  75:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
  76:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  77:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
  78:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  79:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regIPSR);
  80:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
  81:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  82:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  83:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get APSR Register
  84:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  85:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the content of the APSR Register.
  86:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  87:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               APSR Register value
  88:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
  89:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
  90:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
  91:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
  92:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regAPSR);
  93:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
  94:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  95:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  96:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get xPSR Register
  97:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
  98:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the content of the xPSR Register.
  99:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 100:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               xPSR Register value
 101:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 102:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 103:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 104:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 105:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regXPSR);
 106:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 107:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 108:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 109:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 110:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 111:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 112:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 113:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               PSP Register value
 114:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 115:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 116:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 117:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 118:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regProcessStackPointer);
 119:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 120:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 121:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 122:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 123:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 124:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 125:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 126:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 127:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 128:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 129:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 130:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 131:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 132:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 133:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 134:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 135:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 136:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 137:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 138:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 139:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               MSP Register value
 140:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 141:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 142:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 143:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 144:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regMainStackPointer);
 145:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 146:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 147:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 148:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 149:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 150:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 151:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 152:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 153:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 154:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 155:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 156:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 157:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 158:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 159:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 160:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 161:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get Priority Mask
 162:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 163:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 164:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 165:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               Priority Mask value
 166:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 167:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 168:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 169:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 170:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regPriMask);
 171:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 172:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 173:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 174:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set Priority Mask
 175:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 176:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 177:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 178:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 179:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 180:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 181:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 182:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 183:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regPriMask = (priMask);
 184:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 185:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  
 186:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 187:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #if       (__CORTEX_M >= 0x03)
 188:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 189:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Enable FIQ
 190:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 191:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 192:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     Can only be executed in Privileged modes.
 193:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 194:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 195:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 196:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 197:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Disable FIQ
 198:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 199:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 200:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     Can only be executed in Privileged modes.
 201:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 202:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 203:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 204:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 205:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get Base Priority
 206:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 207:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 208:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 209:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               Base Priority register value
 210:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 211:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 212:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 213:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 214:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regBasePri);
 215:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 216:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 217:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 218:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set Base Priority
 219:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 220:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 221:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 222:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 223:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 224:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 225:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 226:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 227:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 228:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 229:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  
 230:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 231:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get Fault Mask
 232:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 233:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 234:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 235:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               Fault Mask register value
 236:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 237:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 238:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 239:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 240:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regFaultMask);
 241:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 242:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 243:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 244:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set Fault Mask
 245:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 246:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 247:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 248:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 249:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 250:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 251:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 252:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 253:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 254:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 255:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 256:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) */
 257:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 258:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 259:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #if       (__CORTEX_M == 0x04)
 260:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 261:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Get FPSCR
 262:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 263:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 264:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 265:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \return               Floating Point Status/Control register value
 266:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 267:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 268:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 269:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 270:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 271:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   return(__regfpscr);
 272:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #else
 273:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****    return(0);
 274:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #endif
 275:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 276:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 277:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 278:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Set FPSCR
 279:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 280:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 281:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 282:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 283:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 284:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 285:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 286:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 287:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 288:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __regfpscr = (fpscr);
 289:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #endif
 290:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 291:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 292:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) */
 293:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 294:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 295:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* IAR iccarm specific functions */
 297:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 298:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #include <cmsis_iar.h>
 299:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 300:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 301:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* TI CCS specific functions */
 303:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 304:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #include <cmsis_ccs.h>
 305:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 306:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 307:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /* GNU gcc specific functions */
 309:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 310:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 311:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 312:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 313:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   Can only be executed in Privileged modes.
 314:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 315:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 316:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 317:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __ASM volatile ("cpsie i");
 318:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** }
 319:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 320:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 321:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 322:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** 
 323:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 324:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   Can only be executed in Privileged modes.
 325:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****  */
 326:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 327:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h **** {
 328:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __ASM volatile ("cpsid i");
 743              		.loc 3 328 0
 744              	@ 328 "D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include/core
 745 05b6 72B6     		cpsid i
 746              	@ 0 "" 2
 747              		.thumb
 748              	.LBE7:
 749              	.LBE6:
 220:../src/drv/drv_system.c ****     register uint32_t oldCycle, cycle, timeMs;
 221:../src/drv/drv_system.c ****     __disable_irq();
 222:../src/drv/drv_system.c ****     cycle = *DWT_CYCCNT;
 750              		.loc 2 222 0
 751 05b8 41F20403 		movw	r3, #4100
 752 05bc CEF20003 		movt	r3, 57344
 753 05c0 1D68     		ldr	r5, [r3, #0]
 223:../src/drv/drv_system.c ****     oldCycle = sysTickCycleCounter;
 754              		.loc 2 223 0
 755 05c2 40F20003 		movw	r3, #:lower16:sysTickCycleCounter
 756 05c6 C0F20003 		movt	r3, #:upper16:sysTickCycleCounter
 757 05ca 1C68     		ldr	r4, [r3, #0]
 224:../src/drv/drv_system.c ****     timeMs = sysTickUptime;
 758              		.loc 2 224 0
 759 05cc 40F20003 		movw	r3, #:lower16:sysTickUptime
 760 05d0 C0F20003 		movt	r3, #:upper16:sysTickUptime
 761 05d4 1E68     		ldr	r6, [r3, #0]
 762              	.LBB8:
 763              	.LBB9:
 317:D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include\core_cmFunc.h ****   __ASM volatile ("cpsie i");
 764              		.loc 3 317 0
 765              	@ 317 "D:\Documents and Settings\e722209\Desktop\workspace\aq32Plus_F3\Libraries\CMSIS\Include/core
 766 05d6 62B6     		cpsie i
 767              	@ 0 "" 2
 768              		.thumb
 769              	.LBE9:
 770              	.LBE8:
 225:../src/drv/drv_system.c ****     __enable_irq();
 226:../src/drv/drv_system.c ****     return (timeMs * 1000) + (cycle - oldCycle) / usTicks;
 771              		.loc 2 226 0
 772 05d8 4FF47A73 		mov	r3, #1000
 773 05dc 03FB06F2 		mul	r2, r3, r6
 774 05e0 291B     		subs	r1, r5, r4
 775 05e2 40F20003 		movw	r3, #:lower16:usTicks
 776 05e6 C0F20003 		movt	r3, #:upper16:usTicks
 777 05ea 1B68     		ldr	r3, [r3, #0]
 778 05ec B1FBF3F3 		udiv	r3, r1, r3
 779 05f0 D318     		adds	r3, r2, r3
 227:../src/drv/drv_system.c **** }
 780              		.loc 2 227 0
 781 05f2 1846     		mov	r0, r3
 782 05f4 70BC     		pop	{r4, r5, r6}
 783 05f6 7047     		bx	lr
 784              		.cfi_endproc
 785              	.LFE113:
 787              		.align	2
 788              		.global	millis
 789              		.thumb
 790              		.thumb_func
 792              	millis:
 793              	.LFB114:
 228:../src/drv/drv_system.c **** 
 229:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 230:../src/drv/drv_system.c **** // System Time in Milliseconds
 231:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 232:../src/drv/drv_system.c **** 
 233:../src/drv/drv_system.c **** uint32_t millis(void)
 234:../src/drv/drv_system.c **** {
 794              		.loc 2 234 0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 235:../src/drv/drv_system.c ****     return sysTickUptime;
 799              		.loc 2 235 0
 800 05f8 40F20003 		movw	r3, #:lower16:sysTickUptime
 801 05fc C0F20003 		movt	r3, #:upper16:sysTickUptime
 802 0600 1B68     		ldr	r3, [r3, #0]
 236:../src/drv/drv_system.c **** }
 803              		.loc 2 236 0
 804 0602 1846     		mov	r0, r3
 805 0604 7047     		bx	lr
 806              		.cfi_endproc
 807              	.LFE114:
 809 0606 00BF     		.align	2
 810              		.global	systemInit
 811              		.thumb
 812              		.thumb_func
 814              	systemInit:
 815              	.LFB115:
 237:../src/drv/drv_system.c **** 
 238:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 239:../src/drv/drv_system.c **** // System Initialization
 240:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 241:../src/drv/drv_system.c **** 
 242:../src/drv/drv_system.c **** void systemInit(void)
 243:../src/drv/drv_system.c **** {
 816              		.loc 2 243 0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 820 0608 08B5     		push	{r3, lr}
 821              	.LCFI8:
 822              		.cfi_def_cfa_offset 8
 823              		.cfi_offset 14, -4
 824              		.cfi_offset 3, -8
 244:../src/drv/drv_system.c **** 	// Init cycle counter
 245:../src/drv/drv_system.c ****     cycleCounterInit();
 825              		.loc 2 245 0
 826 060a FFF753FD 		bl	cycleCounterInit
 246:../src/drv/drv_system.c **** 
 247:../src/drv/drv_system.c ****     // SysTick
 248:../src/drv/drv_system.c ****     SysTick_Config(SystemCoreClock / 1000);
 827              		.loc 2 248 0
 828 060e 40F20003 		movw	r3, #:lower16:SystemCoreClock
 829 0612 C0F20003 		movt	r3, #:upper16:SystemCoreClock
 830 0616 1A68     		ldr	r2, [r3, #0]
 831 0618 44F6D353 		movw	r3, #19923
 832 061c C1F26203 		movt	r3, 4194
 833 0620 A3FB0213 		umull	r1, r3, r3, r2
 834 0624 4FEA9313 		lsr	r3, r3, #6
 835 0628 1846     		mov	r0, r3
 836 062a FFF715FD 		bl	SysTick_Config
 249:../src/drv/drv_system.c **** 
 250:../src/drv/drv_system.c ****     checkFirstTime(false);
 837              		.loc 2 250 0
 838 062e 4FF00000 		mov	r0, #0
 839 0632 FFF7FEFF 		bl	checkFirstTime
 251:../src/drv/drv_system.c **** 	readEEPROM();
 840              		.loc 2 251 0
 841 0636 FFF7FEFF 		bl	readEEPROM
 252:../src/drv/drv_system.c **** 
 253:../src/drv/drv_system.c **** 	if (eepromConfig.receiverType == SPEKTRUM)
 842              		.loc 2 253 0
 843 063a 40F20003 		movw	r3, #:lower16:eepromConfig
 844 063e C0F20003 		movt	r3, #:upper16:eepromConfig
 845 0642 93F86C30 		ldrb	r3, [r3, #108]	@ zero_extendqisi2
 846 0646 032B     		cmp	r3, #3
 847 0648 01D1     		bne	.L25
 254:../src/drv/drv_system.c **** 		checkSpektrumBind();
 848              		.loc 2 254 0
 849 064a FFF7FEFF 		bl	checkSpektrumBind
 850              	.L25:
 255:../src/drv/drv_system.c **** 
 256:../src/drv/drv_system.c **** 	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);  // 2 bits for pre-emption priority, 2 bits for su
 851              		.loc 2 256 0
 852 064e 4FF4A060 		mov	r0, #1280
 853 0652 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 257:../src/drv/drv_system.c **** 
 258:../src/drv/drv_system.c **** 	initMixer();
 854              		.loc 2 258 0
 855 0656 FFF7FEFF 		bl	initMixer
 259:../src/drv/drv_system.c **** 
 260:../src/drv/drv_system.c ****     ledInit();
 856              		.loc 2 260 0
 857 065a FFF7FEFF 		bl	ledInit
 261:../src/drv/drv_system.c **** 
 262:../src/drv/drv_system.c ****     gpsInit();
 858              		.loc 2 262 0
 859 065e FFF7FEFF 		bl	gpsInit
 263:../src/drv/drv_system.c ****     i2cInit(I2C1);
 860              		.loc 2 263 0
 861 0662 4FF4A840 		mov	r0, #21504
 862 0666 C4F20000 		movt	r0, 16384
 863 066a FFF7FEFF 		bl	i2cInit
 264:../src/drv/drv_system.c ****     pwmEscInit(eepromConfig.escPwmRate);
 864              		.loc 2 264 0
 865 066e 40F20003 		movw	r3, #:lower16:eepromConfig
 866 0672 C0F20003 		movt	r3, #:upper16:eepromConfig
 867 0676 B3F87830 		ldrh	r3, [r3, #120]
 868 067a 1846     		mov	r0, r3
 869 067c FFF7FEFF 		bl	pwmEscInit
 265:../src/drv/drv_system.c ****     pwmServoInit(eepromConfig.servoPwmRate);
 870              		.loc 2 265 0
 871 0680 40F20003 		movw	r3, #:lower16:eepromConfig
 872 0684 C0F20003 		movt	r3, #:upper16:eepromConfig
 873 0688 B3F87A30 		ldrh	r3, [r3, #122]
 874 068c 1846     		mov	r0, r3
 875 068e FFF7FEFF 		bl	pwmServoInit
 266:../src/drv/drv_system.c ****     pwmServoInit(eepromConfig.servoPwmRate);
 876              		.loc 2 266 0
 877 0692 40F20003 		movw	r3, #:lower16:eepromConfig
 878 0696 C0F20003 		movt	r3, #:upper16:eepromConfig
 879 069a B3F87A30 		ldrh	r3, [r3, #122]
 880 069e 1846     		mov	r0, r3
 881 06a0 FFF7FEFF 		bl	pwmServoInit
 267:../src/drv/drv_system.c ****     rxInit();
 882              		.loc 2 267 0
 883 06a4 FFF7FEFF 		bl	rxInit
 268:../src/drv/drv_system.c ****     spiInit(SPI1);
 884              		.loc 2 268 0
 885 06a8 4FF44050 		mov	r0, #12288
 886 06ac C4F20100 		movt	r0, 16385
 887 06b0 FFF7FEFF 		bl	spiInit
 269:../src/drv/drv_system.c ****     telemetryInit();
 888              		.loc 2 269 0
 889 06b4 FFF7FEFF 		bl	telemetryInit
 270:../src/drv/drv_system.c ****     timingFunctionsInit();
 890              		.loc 2 270 0
 891 06b8 FFF7FEFF 		bl	timingFunctionsInit
 271:../src/drv/drv_system.c ****     uart1Init();
 892              		.loc 2 271 0
 893 06bc FFF7FEFF 		bl	uart1Init
 272:../src/drv/drv_system.c **** 
 273:../src/drv/drv_system.c ****     initPID();
 894              		.loc 2 273 0
 895 06c0 FFF7FEFF 		bl	initPID
 274:../src/drv/drv_system.c ****     setupFourthOrder500Hz();
 896              		.loc 2 274 0
 897 06c4 FFF7FEFF 		bl	setupFourthOrder500Hz
 275:../src/drv/drv_system.c ****     setupFourthOrder100Hz();
 898              		.loc 2 275 0
 899 06c8 FFF7FEFF 		bl	setupFourthOrder100Hz
 276:../src/drv/drv_system.c **** 
 277:../src/drv/drv_system.c ****     RED_N_LED_ON;
 900              		.loc 2 277 0
 901 06cc 4FF48050 		mov	r0, #4096
 902 06d0 C4F60000 		movt	r0, 18432
 903 06d4 4FF40071 		mov	r1, #512
 904 06d8 FFF7FEFF 		bl	GPIO_SetBits
 278:../src/drv/drv_system.c ****     delay(1500);
 905              		.loc 2 278 0
 906 06dc 40F2DC50 		movw	r0, #1500
 907 06e0 FFF7FEFF 		bl	delay
 279:../src/drv/drv_system.c ****     ORANGE_NE_LED_ON;
 908              		.loc 2 279 0
 909 06e4 4FF48050 		mov	r0, #4096
 910 06e8 C4F60000 		movt	r0, 18432
 911 06ec 4FF48061 		mov	r1, #1024
 912 06f0 FFF7FEFF 		bl	GPIO_SetBits
 280:../src/drv/drv_system.c ****     delay(1500);
 913              		.loc 2 280 0
 914 06f4 40F2DC50 		movw	r0, #1500
 915 06f8 FFF7FEFF 		bl	delay
 281:../src/drv/drv_system.c ****     GREEN_E_LED_ON;
 916              		.loc 2 281 0
 917 06fc 4FF48050 		mov	r0, #4096
 918 0700 C4F60000 		movt	r0, 18432
 919 0704 4FF40061 		mov	r1, #2048
 920 0708 FFF7FEFF 		bl	GPIO_SetBits
 282:../src/drv/drv_system.c ****     delay(1500);
 921              		.loc 2 282 0
 922 070c 40F2DC50 		movw	r0, #1500
 923 0710 FFF7FEFF 		bl	delay
 283:../src/drv/drv_system.c **** 
 284:../src/drv/drv_system.c ****     initGPS();
 924              		.loc 2 284 0
 925 0714 FFF7FEFF 		bl	initGPS
 285:../src/drv/drv_system.c **** 
 286:../src/drv/drv_system.c ****     BLUE_SE_LED_ON;
 926              		.loc 2 286 0
 927 0718 4FF48050 		mov	r0, #4096
 928 071c C4F60000 		movt	r0, 18432
 929 0720 4FF48051 		mov	r1, #4096
 930 0724 FFF7FEFF 		bl	GPIO_SetBits
 287:../src/drv/drv_system.c ****     delay(1500);
 931              		.loc 2 287 0
 932 0728 40F2DC50 		movw	r0, #1500
 933 072c FFF7FEFF 		bl	delay
 288:../src/drv/drv_system.c ****     RED_S_LED_ON;
 934              		.loc 2 288 0
 935 0730 4FF48050 		mov	r0, #4096
 936 0734 C4F60000 		movt	r0, 18432
 937 0738 4FF40051 		mov	r1, #8192
 938 073c FFF7FEFF 		bl	GPIO_SetBits
 289:../src/drv/drv_system.c ****     delay(1500);
 939              		.loc 2 289 0
 940 0740 40F2DC50 		movw	r0, #1500
 941 0744 FFF7FEFF 		bl	delay
 290:../src/drv/drv_system.c ****     ORANGE_SW_LED_ON;
 942              		.loc 2 290 0
 943 0748 4FF48050 		mov	r0, #4096
 944 074c C4F60000 		movt	r0, 18432
 945 0750 4FF48041 		mov	r1, #16384
 946 0754 FFF7FEFF 		bl	GPIO_SetBits
 291:../src/drv/drv_system.c ****     delay(1500);
 947              		.loc 2 291 0
 948 0758 40F2DC50 		movw	r0, #1500
 949 075c FFF7FEFF 		bl	delay
 292:../src/drv/drv_system.c ****     GREEN_W_LED_ON;
 950              		.loc 2 292 0
 951 0760 4FF48050 		mov	r0, #4096
 952 0764 C4F60000 		movt	r0, 18432
 953 0768 4FF40041 		mov	r1, #32768
 954 076c FFF7FEFF 		bl	GPIO_SetBits
 293:../src/drv/drv_system.c ****     delay(1500);
 955              		.loc 2 293 0
 956 0770 40F2DC50 		movw	r0, #1500
 957 0774 FFF7FEFF 		bl	delay
 294:../src/drv/drv_system.c ****     BLUE_NW_LED_ON;
 958              		.loc 2 294 0
 959 0778 4FF48050 		mov	r0, #4096
 960 077c C4F60000 		movt	r0, 18432
 961 0780 4FF48071 		mov	r1, #256
 962 0784 FFF7FEFF 		bl	GPIO_SetBits
 295:../src/drv/drv_system.c **** 
 296:../src/drv/drv_system.c ****     initAccel();
 963              		.loc 2 296 0
 964 0788 FFF7FEFF 		bl	initAccel
 297:../src/drv/drv_system.c ****     initGyro();
 965              		.loc 2 297 0
 966 078c FFF7FEFF 		bl	initGyro
 298:../src/drv/drv_system.c ****     initMag();
 967              		.loc 2 298 0
 968 0790 FFF7FEFF 		bl	initMag
 299:../src/drv/drv_system.c **** 
 300:../src/drv/drv_system.c ****     initMax7456();
 969              		.loc 2 300 0
 970 0794 FFF7FEFF 		bl	initMax7456
 301:../src/drv/drv_system.c **** 
 302:../src/drv/drv_system.c ****     RED_N_LED_OFF;
 971              		.loc 2 302 0
 972 0798 4FF48050 		mov	r0, #4096
 973 079c C4F60000 		movt	r0, 18432
 974 07a0 4FF40071 		mov	r1, #512
 975 07a4 FFF7FEFF 		bl	GPIO_ResetBits
 303:../src/drv/drv_system.c ****     ORANGE_NE_LED_OFF;
 976              		.loc 2 303 0
 977 07a8 4FF48050 		mov	r0, #4096
 978 07ac C4F60000 		movt	r0, 18432
 979 07b0 4FF48061 		mov	r1, #1024
 980 07b4 FFF7FEFF 		bl	GPIO_ResetBits
 304:../src/drv/drv_system.c ****     GREEN_E_LED_OFF;
 981              		.loc 2 304 0
 982 07b8 4FF48050 		mov	r0, #4096
 983 07bc C4F60000 		movt	r0, 18432
 984 07c0 4FF40061 		mov	r1, #2048
 985 07c4 FFF7FEFF 		bl	GPIO_ResetBits
 305:../src/drv/drv_system.c ****     BLUE_SE_LED_OFF;
 986              		.loc 2 305 0
 987 07c8 4FF48050 		mov	r0, #4096
 988 07cc C4F60000 		movt	r0, 18432
 989 07d0 4FF48051 		mov	r1, #4096
 990 07d4 FFF7FEFF 		bl	GPIO_ResetBits
 306:../src/drv/drv_system.c ****     RED_S_LED_OFF;
 991              		.loc 2 306 0
 992 07d8 4FF48050 		mov	r0, #4096
 993 07dc C4F60000 		movt	r0, 18432
 994 07e0 4FF40051 		mov	r1, #8192
 995 07e4 FFF7FEFF 		bl	GPIO_ResetBits
 307:../src/drv/drv_system.c ****     ORANGE_SW_LED_OFF;
 996              		.loc 2 307 0
 997 07e8 4FF48050 		mov	r0, #4096
 998 07ec C4F60000 		movt	r0, 18432
 999 07f0 4FF48041 		mov	r1, #16384
 1000 07f4 FFF7FEFF 		bl	GPIO_ResetBits
 308:../src/drv/drv_system.c ****     GREEN_W_LED_OFF;
 1001              		.loc 2 308 0
 1002 07f8 4FF48050 		mov	r0, #4096
 1003 07fc C4F60000 		movt	r0, 18432
 1004 0800 4FF40041 		mov	r1, #32768
 1005 0804 FFF7FEFF 		bl	GPIO_ResetBits
 309:../src/drv/drv_system.c ****     BLUE_NW_LED_OFF;
 1006              		.loc 2 309 0
 1007 0808 4FF48050 		mov	r0, #4096
 1008 080c C4F60000 		movt	r0, 18432
 1009 0810 4FF48071 		mov	r1, #256
 1010 0814 FFF7FEFF 		bl	GPIO_ResetBits
 310:../src/drv/drv_system.c **** }
 1011              		.loc 2 310 0
 1012 0818 08BD     		pop	{r3, pc}
 1013              		.cfi_endproc
 1014              	.LFE115:
 1016 081a 00BF     		.align	2
 1017              		.global	delayMicroseconds
 1018              		.thumb
 1019              		.thumb_func
 1021              	delayMicroseconds:
 1022              	.LFB116:
 311:../src/drv/drv_system.c **** 
 312:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 313:../src/drv/drv_system.c **** // Delay Microseconds
 314:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 315:../src/drv/drv_system.c **** 
 316:../src/drv/drv_system.c **** void delayMicroseconds(uint32_t us)
 317:../src/drv/drv_system.c **** {
 1023              		.loc 2 317 0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 24
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
 1028 081c 10B4     		push	{r4}
 1029              	.LCFI9:
 1030              		.cfi_def_cfa_offset 4
 1031              		.cfi_offset 4, -4
 1032 081e 87B0     		sub	sp, sp, #28
 1033              	.LCFI10:
 1034              		.cfi_def_cfa_offset 32
 1035 0820 0190     		str	r0, [sp, #4]
 318:../src/drv/drv_system.c ****     uint32_t elapsed = 0;
 1036              		.loc 2 318 0
 1037 0822 4FF00003 		mov	r3, #0
 1038 0826 0593     		str	r3, [sp, #20]
 319:../src/drv/drv_system.c ****     uint32_t lastCount = *DWT_CYCCNT;
 1039              		.loc 2 319 0
 1040 0828 41F20403 		movw	r3, #4100
 1041 082c CEF20003 		movt	r3, 57344
 1042 0830 1B68     		ldr	r3, [r3, #0]
 1043 0832 0493     		str	r3, [sp, #16]
 1044              	.L29:
 1045              	.LBB10:
 320:../src/drv/drv_system.c **** 
 321:../src/drv/drv_system.c ****     for (;;) {
 322:../src/drv/drv_system.c ****         register uint32_t current_count = *DWT_CYCCNT;
 1046              		.loc 2 322 0
 1047 0834 41F20403 		movw	r3, #4100
 1048 0838 CEF20003 		movt	r3, 57344
 1049 083c 1C68     		ldr	r4, [r3, #0]
 323:../src/drv/drv_system.c ****         uint32_t elapsed_us;
 324:../src/drv/drv_system.c **** 
 325:../src/drv/drv_system.c ****         // measure the time elapsed since the last time we checked
 326:../src/drv/drv_system.c ****         elapsed += current_count - lastCount;
 1050              		.loc 2 326 0
 1051 083e 049B     		ldr	r3, [sp, #16]
 1052 0840 E31A     		subs	r3, r4, r3
 1053 0842 059A     		ldr	r2, [sp, #20]
 1054 0844 D318     		adds	r3, r2, r3
 1055 0846 0593     		str	r3, [sp, #20]
 327:../src/drv/drv_system.c ****         lastCount = current_count;
 1056              		.loc 2 327 0
 1057 0848 0494     		str	r4, [sp, #16]
 328:../src/drv/drv_system.c **** 
 329:../src/drv/drv_system.c ****         // convert to microseconds
 330:../src/drv/drv_system.c ****         elapsed_us = elapsed / usTicks;
 1058              		.loc 2 330 0
 1059 084a 40F20003 		movw	r3, #:lower16:usTicks
 1060 084e C0F20003 		movt	r3, #:upper16:usTicks
 1061 0852 1B68     		ldr	r3, [r3, #0]
 1062 0854 059A     		ldr	r2, [sp, #20]
 1063 0856 B2FBF3F3 		udiv	r3, r2, r3
 1064 085a 0393     		str	r3, [sp, #12]
 331:../src/drv/drv_system.c ****         if (elapsed_us >= us)
 1065              		.loc 2 331 0
 1066 085c 039A     		ldr	r2, [sp, #12]
 1067 085e 019B     		ldr	r3, [sp, #4]
 1068 0860 9A42     		cmp	r2, r3
 1069 0862 10D2     		bcs	.L31
 1070              	.L27:
 332:../src/drv/drv_system.c ****             break;
 333:../src/drv/drv_system.c **** 
 334:../src/drv/drv_system.c ****         // reduce the delay by the elapsed time
 335:../src/drv/drv_system.c ****         us -= elapsed_us;
 1071              		.loc 2 335 0
 1072 0864 019A     		ldr	r2, [sp, #4]
 1073 0866 039B     		ldr	r3, [sp, #12]
 1074 0868 D31A     		subs	r3, r2, r3
 1075 086a 0193     		str	r3, [sp, #4]
 336:../src/drv/drv_system.c **** 
 337:../src/drv/drv_system.c ****         // keep fractional microseconds for the next iteration
 338:../src/drv/drv_system.c ****         elapsed %= usTicks;
 1076              		.loc 2 338 0
 1077 086c 40F20003 		movw	r3, #:lower16:usTicks
 1078 0870 C0F20003 		movt	r3, #:upper16:usTicks
 1079 0874 1A68     		ldr	r2, [r3, #0]
 1080 0876 059B     		ldr	r3, [sp, #20]
 1081 0878 B3FBF2F1 		udiv	r1, r3, r2
 1082 087c 02FB01F2 		mul	r2, r2, r1
 1083 0880 9B1A     		subs	r3, r3, r2
 1084 0882 0593     		str	r3, [sp, #20]
 1085              	.LBE10:
 339:../src/drv/drv_system.c ****     }
 1086              		.loc 2 339 0
 1087 0884 D6E7     		b	.L29
 1088              	.L31:
 1089              	.LBB11:
 332:../src/drv/drv_system.c ****             break;
 1090              		.loc 2 332 0
 1091 0886 00BF     		nop
 1092              	.L30:
 1093              	.LBE11:
 340:../src/drv/drv_system.c **** }
 1094              		.loc 2 340 0
 1095 0888 07B0     		add	sp, sp, #28
 1096 088a 10BC     		pop	{r4}
 1097 088c 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE116:
 1101 088e 00BF     		.align	2
 1102              		.global	delay
 1103              		.thumb
 1104              		.thumb_func
 1106              	delay:
 1107              	.LFB117:
 341:../src/drv/drv_system.c **** 
 342:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 343:../src/drv/drv_system.c **** // Delay Milliseconds
 344:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 345:../src/drv/drv_system.c **** 
 346:../src/drv/drv_system.c **** void delay(uint32_t ms)
 347:../src/drv/drv_system.c **** {
 1108              		.loc 2 347 0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 8
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112 0890 00B5     		push	{lr}
 1113              	.LCFI11:
 1114              		.cfi_def_cfa_offset 4
 1115              		.cfi_offset 14, -4
 1116 0892 83B0     		sub	sp, sp, #12
 1117              	.LCFI12:
 1118              		.cfi_def_cfa_offset 16
 1119 0894 0190     		str	r0, [sp, #4]
 348:../src/drv/drv_system.c ****     while (ms--)
 1120              		.loc 2 348 0
 1121 0896 03E0     		b	.L33
 1122              	.L34:
 349:../src/drv/drv_system.c ****         delayMicroseconds(1000);
 1123              		.loc 2 349 0
 1124 0898 4FF47A70 		mov	r0, #1000
 1125 089c FFF7FEFF 		bl	delayMicroseconds
 1126              	.L33:
 348:../src/drv/drv_system.c ****     while (ms--)
 1127              		.loc 2 348 0 discriminator 1
 1128 08a0 019B     		ldr	r3, [sp, #4]
 1129 08a2 002B     		cmp	r3, #0
 1130 08a4 0CBF     		ite	eq
 1131 08a6 0023     		moveq	r3, #0
 1132 08a8 0123     		movne	r3, #1
 1133 08aa DBB2     		uxtb	r3, r3
 1134 08ac 019A     		ldr	r2, [sp, #4]
 1135 08ae 02F1FF32 		add	r2, r2, #-1
 1136 08b2 0192     		str	r2, [sp, #4]
 1137 08b4 002B     		cmp	r3, #0
 1138 08b6 EFD1     		bne	.L34
 350:../src/drv/drv_system.c **** }
 1139              		.loc 2 350 0
 1140 08b8 03B0     		add	sp, sp, #12
 1141 08ba 00BD     		pop	{pc}
 1142              		.cfi_endproc
 1143              	.LFE117:
 1145              		.align	2
 1146              		.global	systemReset
 1147              		.thumb
 1148              		.thumb_func
 1150              	systemReset:
 1151              	.LFB118:
 351:../src/drv/drv_system.c **** 
 352:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 353:../src/drv/drv_system.c **** // System Reset
 354:../src/drv/drv_system.c **** ///////////////////////////////////////////////////////////////////////////////
 355:../src/drv/drv_system.c **** 
 356:../src/drv/drv_system.c **** #define AIRCR_VECTKEY_MASK    ((uint32_t)0x05FA0000)
 357:../src/drv/drv_system.c **** 
 358:../src/drv/drv_system.c **** void systemReset(bool toBootloader)
 359:../src/drv/drv_system.c **** {
 1152              		.loc 2 359 0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 8
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 1157 08bc 82B0     		sub	sp, sp, #8
 1158              	.LCFI13:
 1159              		.cfi_def_cfa_offset 8
 1160 08be 0346     		mov	r3, r0
 1161 08c0 8DF80730 		strb	r3, [sp, #7]
 360:../src/drv/drv_system.c ****     if (toBootloader)
 1162              		.loc 2 360 0
 1163 08c4 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1164 08c8 002B     		cmp	r3, #0
 1165 08ca 08D0     		beq	.L36
 361:../src/drv/drv_system.c ****     {
 362:../src/drv/drv_system.c ****         // 1FFFF000 -> 20000200 -> SP
 363:../src/drv/drv_system.c ****         // 1FFFF004 -> 1FFFF021 -> PC
 364:../src/drv/drv_system.c ****         *((uint32_t *)0x20009FFC) = 0xDEADBEEF; // 40KB SRAM STM32F30X
 1166              		.loc 2 364 0
 1167 08cc 49F6FC73 		movw	r3, #40956
 1168 08d0 C2F20003 		movt	r3, 8192
 1169 08d4 4BF6EF62 		movw	r2, #48879
 1170 08d8 CDF6AD62 		movt	r2, 57005
 1171 08dc 1A60     		str	r2, [r3, #0]
 1172              	.L36:
 365:../src/drv/drv_system.c ****     }
 366:../src/drv/drv_system.c **** 
 367:../src/drv/drv_system.c ****     // Generate system reset
 368:../src/drv/drv_system.c ****     SCB->AIRCR = AIRCR_VECTKEY_MASK | (uint32_t) 0x04;
 1173              		.loc 2 368 0
 1174 08de 4FF46D43 		mov	r3, #60672
 1175 08e2 CEF20003 		movt	r3, 57344
 1176 08e6 4FF00402 		mov	r2, #4
 1177 08ea C0F2FA52 		movt	r2, 1530
 1178 08ee DA60     		str	r2, [r3, #12]
 369:../src/drv/drv_system.c **** }
 1179              		.loc 2 369 0
 1180 08f0 02B0     		add	sp, sp, #8
 1181 08f2 7047     		bx	lr
 1182              		.cfi_endproc
 1183              	.LFE118:
 1185              	.Letext0:
 1186              		.file 4 "c:\\program files\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/gcc/ar
 1187              		.file 5 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\Libraries\\Device\\
 1188              		.file 6 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\Libraries\\STM32F30
 1189              		.file 7 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src/pid.h"
 1190              		.file 8 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src/aq32Plus_F3.h"
 1191              		.file 9 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\gps/gpsMediaTe
 1192              		.file 10 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\gps/gpsNMEA.h
 1193              		.file 11 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\gps/gpsUblox.
 1194              		.file 12 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\Libraries\\Device\
 1195              		.file 13 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\sensors/l3gd2
 1196              		.file 14 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\sensors/lsm30
 1197              		.file 15 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src/cli.h"
 1198              		.file 16 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\calibration/e
 1199              		.file 17 "D:\\Documents and Settings\\e722209\\Desktop\\workspace\\aq32Plus_F3\\src\\calibration/m
DEFINED SYMBOLS
                            *ABS*:00000000 drv_system.c
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:19     .text:00000000 $t
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:23     .text:00000000 NVIC_SetPriority
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:76     .text:00000058 SysTick_Config
                            *COM*:00000001 mtk19ProcessDataState
                            *COM*:00000001 nmeaProcessDataState
                            *COM*:00000001 ubloxProcessDataState
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:134    .bss:00000000 $d
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:135    .bss:00000000 usTicks
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:138    .bss:00000004 sysTickUptime
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:141    .bss:00000008 sysTickCycleCounter
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:148    .text:000000b4 cycleCounterInit
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:202    .bss:0000000c frameCounter
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:207    .bss:0000000e frame_500Hz
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:212    .bss:0000000f frame_100Hz
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:217    .bss:00000010 frame_50Hz
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:222    .bss:00000011 frame_10Hz
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:227    .bss:00000012 frame_5Hz
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:232    .bss:00000013 frame_1Hz
                            *COM*:00000004 deltaTime1000Hz
                            *COM*:00000004 executionTime1000Hz
                            *COM*:00000004 previous1000HzTime
                            *COM*:00000004 deltaTime500Hz
                            *COM*:00000004 executionTime500Hz
                            *COM*:00000004 previous500HzTime
                            *COM*:00000004 deltaTime100Hz
                            *COM*:00000004 executionTime100Hz
                            *COM*:00000004 previous100HzTime
                            *COM*:00000004 deltaTime50Hz
                            *COM*:00000004 executionTime50Hz
                            *COM*:00000004 previous50HzTime
                            *COM*:00000004 deltaTime10Hz
                            *COM*:00000004 executionTime10Hz
                            *COM*:00000004 previous10HzTime
                            *COM*:00000004 deltaTime5Hz
                            *COM*:00000004 executionTime5Hz
                            *COM*:00000004 previous5HzTime
                            *COM*:00000004 deltaTime1Hz
                            *COM*:00000004 executionTime1Hz
                            *COM*:00000004 previous1HzTime
                            *COM*:00000004 dt500Hz
                            *COM*:00000004 dt100Hz
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:260    .bss:00000014 systemReady
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:265    .bss:00000015 execUp
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:273    .text:00000110 SysTick_Handler
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:727    .text:000005b4 micros
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:792    .text:000005f8 millis
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:814    .text:00000608 systemInit
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:1106   .text:00000890 delay
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:1021   .text:0000081c delayMicroseconds
D:\DOCUME~1\e722209\LOCALS~1\Temp\cch7Feq5.s:1150   .text:000008bc systemReset
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_GetClocksFreq
cliBusy
accelCalibrating
escCalibrating
gyroCalibrating
magCalibrating
readAccel
readGyro
accelSum500Hz
rawAccel
accelSum100Hz
gyroSum500Hz
rawGyro
accelSummedSamples500Hz
gyroSummedSamples500Hz
accelSummedSamples100Hz
readMag
newMagData
SystemCoreClock
checkFirstTime
readEEPROM
eepromConfig
checkSpektrumBind
NVIC_PriorityGroupConfig
initMixer
ledInit
gpsInit
i2cInit
pwmEscInit
pwmServoInit
rxInit
spiInit
telemetryInit
timingFunctionsInit
uart1Init
initPID
setupFourthOrder500Hz
setupFourthOrder100Hz
GPIO_SetBits
initGPS
initAccel
initGyro
initMag
initMax7456
GPIO_ResetBits
