\hypertarget{group__RCC__AHB1RSTR__Bit__Positions}{}\doxysection{RCC\+\_\+\+AHB1\+RSTR Bit Position Definitions}
\label{group__RCC__AHB1RSTR__Bit__Positions}\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+AHB1\+RSTR register.  


Collaboration diagram for RCC\+\_\+\+AHB1\+RSTR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB1RSTR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga3ae6409c0bc4deeb1c6f6f9870691fed}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOA}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga01318b3223183982c3ec8728e91d6b7d}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOB}}~1
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gadc9871c2dbea1e9d4890ddfaa0a56f20}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOC}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga458f2bcd3d1c56e6286b66d7d6e70763}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOD}}~3
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga6709322729d274b316a586943ab95ad2}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOE}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gaa184b0643a72a65a3ea39b82aacf5951}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOF}}~5
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga38a461be715f8dfbb556eca9a433d1f4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOG}}~6
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gaad04f4704d72c596b7178bc2aa7115ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOH}}~7
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gaa54e6dafc1543c963e6e77704ecc1ab9}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOI}}~8
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga8c85f826c354eca9256509db763798e8}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRC}}~12
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga25bff81c7c9a4270ed260bbf43ff0a1d}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_gadd982224b2e61a51ef1c757147d10b02}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2}}~22
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga543390dedceea6c691a8c3936706534b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMAC}}~25
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga96f9a94e5effa12d42de5ee48cbdb925}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHS}}~29
\item 
\#define \mbox{\hyperlink{group__RCC__AHB1RSTR__Bit__Positions_ga0929b4e26de68c14c6840e1322712071}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHSULPI}}~30
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+AHB1\+RSTR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga8c85f826c354eca9256509db763798e8}\label{group__RCC__AHB1RSTR__Bit__Positions_ga8c85f826c354eca9256509db763798e8}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_CRC@{RCC\_AHB1RSTR\_CRC}}
\index{RCC\_AHB1RSTR\_CRC@{RCC\_AHB1RSTR\_CRC}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_CRC}{RCC\_AHB1RSTR\_CRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRC~12}

CRC Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga25bff81c7c9a4270ed260bbf43ff0a1d}\label{group__RCC__AHB1RSTR__Bit__Positions_ga25bff81c7c9a4270ed260bbf43ff0a1d}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_DMA1@{RCC\_AHB1RSTR\_DMA1}}
\index{RCC\_AHB1RSTR\_DMA1@{RCC\_AHB1RSTR\_DMA1}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_DMA1}{RCC\_AHB1RSTR\_DMA1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1~21}

DMA1 Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_gadd982224b2e61a51ef1c757147d10b02}\label{group__RCC__AHB1RSTR__Bit__Positions_gadd982224b2e61a51ef1c757147d10b02}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_DMA2@{RCC\_AHB1RSTR\_DMA2}}
\index{RCC\_AHB1RSTR\_DMA2@{RCC\_AHB1RSTR\_DMA2}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_DMA2}{RCC\_AHB1RSTR\_DMA2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2~22}

DMA2 Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga543390dedceea6c691a8c3936706534b}\label{group__RCC__AHB1RSTR__Bit__Positions_ga543390dedceea6c691a8c3936706534b}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_ETHMAC@{RCC\_AHB1RSTR\_ETHMAC}}
\index{RCC\_AHB1RSTR\_ETHMAC@{RCC\_AHB1RSTR\_ETHMAC}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_ETHMAC}{RCC\_AHB1RSTR\_ETHMAC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMAC~25}

Ethernet MAC Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga3ae6409c0bc4deeb1c6f6f9870691fed}\label{group__RCC__AHB1RSTR__Bit__Positions_ga3ae6409c0bc4deeb1c6f6f9870691fed}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOA@{RCC\_AHB1RSTR\_GPIOA}}
\index{RCC\_AHB1RSTR\_GPIOA@{RCC\_AHB1RSTR\_GPIOA}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOA}{RCC\_AHB1RSTR\_GPIOA}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOA~0}

GPIOA Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga01318b3223183982c3ec8728e91d6b7d}\label{group__RCC__AHB1RSTR__Bit__Positions_ga01318b3223183982c3ec8728e91d6b7d}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOB@{RCC\_AHB1RSTR\_GPIOB}}
\index{RCC\_AHB1RSTR\_GPIOB@{RCC\_AHB1RSTR\_GPIOB}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOB}{RCC\_AHB1RSTR\_GPIOB}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOB~1}

GPIOB Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_gadc9871c2dbea1e9d4890ddfaa0a56f20}\label{group__RCC__AHB1RSTR__Bit__Positions_gadc9871c2dbea1e9d4890ddfaa0a56f20}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOC@{RCC\_AHB1RSTR\_GPIOC}}
\index{RCC\_AHB1RSTR\_GPIOC@{RCC\_AHB1RSTR\_GPIOC}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOC}{RCC\_AHB1RSTR\_GPIOC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOC~2}

GPIOC Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga458f2bcd3d1c56e6286b66d7d6e70763}\label{group__RCC__AHB1RSTR__Bit__Positions_ga458f2bcd3d1c56e6286b66d7d6e70763}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOD@{RCC\_AHB1RSTR\_GPIOD}}
\index{RCC\_AHB1RSTR\_GPIOD@{RCC\_AHB1RSTR\_GPIOD}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOD}{RCC\_AHB1RSTR\_GPIOD}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOD~3}

GPIOD Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga6709322729d274b316a586943ab95ad2}\label{group__RCC__AHB1RSTR__Bit__Positions_ga6709322729d274b316a586943ab95ad2}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOE@{RCC\_AHB1RSTR\_GPIOE}}
\index{RCC\_AHB1RSTR\_GPIOE@{RCC\_AHB1RSTR\_GPIOE}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOE}{RCC\_AHB1RSTR\_GPIOE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOE~4}

GPIOE Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_gaa184b0643a72a65a3ea39b82aacf5951}\label{group__RCC__AHB1RSTR__Bit__Positions_gaa184b0643a72a65a3ea39b82aacf5951}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOF@{RCC\_AHB1RSTR\_GPIOF}}
\index{RCC\_AHB1RSTR\_GPIOF@{RCC\_AHB1RSTR\_GPIOF}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOF}{RCC\_AHB1RSTR\_GPIOF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOF~5}

GPIOF Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga38a461be715f8dfbb556eca9a433d1f4}\label{group__RCC__AHB1RSTR__Bit__Positions_ga38a461be715f8dfbb556eca9a433d1f4}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOG@{RCC\_AHB1RSTR\_GPIOG}}
\index{RCC\_AHB1RSTR\_GPIOG@{RCC\_AHB1RSTR\_GPIOG}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOG}{RCC\_AHB1RSTR\_GPIOG}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOG~6}

GPIOG Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_gaad04f4704d72c596b7178bc2aa7115ef}\label{group__RCC__AHB1RSTR__Bit__Positions_gaad04f4704d72c596b7178bc2aa7115ef}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOH@{RCC\_AHB1RSTR\_GPIOH}}
\index{RCC\_AHB1RSTR\_GPIOH@{RCC\_AHB1RSTR\_GPIOH}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOH}{RCC\_AHB1RSTR\_GPIOH}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOH~7}

GPIOH Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_gaa54e6dafc1543c963e6e77704ecc1ab9}\label{group__RCC__AHB1RSTR__Bit__Positions_gaa54e6dafc1543c963e6e77704ecc1ab9}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_GPIOI@{RCC\_AHB1RSTR\_GPIOI}}
\index{RCC\_AHB1RSTR\_GPIOI@{RCC\_AHB1RSTR\_GPIOI}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOI}{RCC\_AHB1RSTR\_GPIOI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOI~8}

GPIOI Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga96f9a94e5effa12d42de5ee48cbdb925}\label{group__RCC__AHB1RSTR__Bit__Positions_ga96f9a94e5effa12d42de5ee48cbdb925}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_OTGHS@{RCC\_AHB1RSTR\_OTGHS}}
\index{RCC\_AHB1RSTR\_OTGHS@{RCC\_AHB1RSTR\_OTGHS}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_OTGHS}{RCC\_AHB1RSTR\_OTGHS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHS~29}

USB OTG HS Reset \mbox{\Hypertarget{group__RCC__AHB1RSTR__Bit__Positions_ga0929b4e26de68c14c6840e1322712071}\label{group__RCC__AHB1RSTR__Bit__Positions_ga0929b4e26de68c14c6840e1322712071}} 
\index{RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}!RCC\_AHB1RSTR\_OTGHSULPI@{RCC\_AHB1RSTR\_OTGHSULPI}}
\index{RCC\_AHB1RSTR\_OTGHSULPI@{RCC\_AHB1RSTR\_OTGHSULPI}!RCC\_AHB1RSTR Bit Position Definitions@{RCC\_AHB1RSTR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_OTGHSULPI}{RCC\_AHB1RSTR\_OTGHSULPI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHSULPI~30}

USB OTG HS ULPI Reset 