<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="CM_DEVICE" id="CM_DEVICE">
  
  
  <register acronym="PRCM_CM_CLKOUT1_CTRL" description="This register provides the control over CLKOUT1 output" id="PRCM_CM_CLKOUT1_CTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="25" id="RESERVED_1" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description=" This bit controls the 32KHz clock source selection for CLKOUT1 and CLKOUT2         output clocks" end="24" id="CLKOUT_32KSEL" rwaccess="RW" width="1">
    <bitenum description="Select 32KHz clock source." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects 32KHz clock source." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" This bit controls the external clock CLKOUT1 activity" end="23" id="CLKOUT1EN" rwaccess="RW" width="1">
    <bitenum description="SYS_CLKOUT1 is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SYS_CLKOUT1 is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="22" description=" " end="22" id="RESERVED_2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="21" description=" This field controls the external clock CLKOUT1 divison factor, when         CLKOUT1SOURCE=SEL0" end="20" id="CLKOUT1SEL0DIV" rwaccess="RW" width="2">
    <bitenum description="Divide CLKOUT1 by 4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Divide CLKOUT1 by 3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Divide CLKOUT1 by 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Divide CLKOUT1 by 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="18" id="RESERVED_3" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="17" description=" This field selects the external output CLKOUT1 clock source" end="16" id="CLKOUT1SOURCE" rwaccess="RW" width="2">
    <bitenum description="Selects clock from DPLL_EXTDEV" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Selects clk based on CLKOUT1SEL2SOURCE, CLKOUT1SEL2DIV1 and CLKOUT1SEL2DIV2" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select 32KHz clock source." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects 32KHz clock source." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_4" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" This field controls the external clock CLKOUT1 first divison factor, when         CLKOUT1SOURCE=SEL2" end="8" id="CLKOUT1SEL2DIV2" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Reserved" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Divide clock further by 32" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Divide clock further by 16" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Divide clock further by 8" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Divide clock further by 4" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Divide clock further by 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Divide clock further by 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_5" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" This field controls the external clock CLKOUT1 first divison factor, when         CLKOUT1SOURCE=SEL2" end="4" id="CLKOUT1SEL2DIV1" rwaccess="RW" width="3">
    <bitenum description="SYS_CLKOUT2/8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="SYS_CLKOUT2/7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="SYS_CLKOUT2/6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="SYS_CLKOUT2/5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="SYS_CLKOUT2/4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SYS_CLKOUT2/3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SYS_CLKOUT2/2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SYS_CLKOUT2/1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_6" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" This field selects the CLKOUT1, when CLKOUT1SOURCE=SEL2," end="0" id="CLKOUT1SEL2SOURCE" rwaccess="RW" width="3">
    <bitenum description="Selects MPU_PLL_CLKOUT" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Selects LCD Pixel Clock[PIXEL_CLK]" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Selects192Mhz clock from PER PLL[PER_CLKOUT_M2]" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Selects DDR_PHY_Clk" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Select 32KHz clock source." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects 32KHz clock source." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_DLL_CTRL" description="Special register for DLL control" id="PRCM_CM_DLL_CTRL" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="3" id="RESERVED_1" rwaccess="R" width="29"></bitfield>
    
  <bitfield begin="2" description=" Gives       the DLL ready status. [[br]]       It is the AND of individual DLL_READY signals.        " end="2" id="DLL_READYST" rwaccess="R" width="1">
    <bitenum description="1" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="0" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Controls       DLL Reset. [[br]]       Applicable only for DVFS. [[br]]       This reset is to be used only during DVFS when DLL frequency is being changed        " end="1" id="DLL_RESET" rwaccess="RW" width="1">
    <bitenum description="Reset DLL" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No Reset to DLL" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="0" description=" Control if DLL lock and code outputs are overriden or not" end="0" id="DLL_OVERRIDE" rwaccess="RW" width="1">
    <bitenum description="Lock output is overriden to '1' and code output is overriden with a value coming from control module." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Lock and code outputs are not overriden" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_CM_CLKOUT2_CTRL" description="This register provides the control over CLKOUT2 output" id="PRCM_CM_CLKOUT2_CTRL" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" This bit controls the external clock activity" end="16" id="CLKOUT2EN" rwaccess="RW" width="1">
    <bitenum description="SYS_CLKOUT2 is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SYS_CLKOUT2 is disabled" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="11" id="RESERVED_2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" THis       field controls the external clock CLKOUT2 post divison factor. [[br]]       This division factor will divide the clock coming out of divide controlled by       CLKOUT2DIV bit-field        " end="8" id="CLKOUT2POSTDIV" rwaccess="RW" width="3">
    <bitenum description="Reserved" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="Reserved" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Divide clock further by 32" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Divide clock further by 16" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Divide clock further by 8" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Divide clock further by 4" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Divide clock further by 2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Divide clock further by 1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="7" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description=" THis field controls the external clock CLKOUT2 divison factor" end="4" id="CLKOUT2DIV" rwaccess="RW" width="3">
    <bitenum description="SYS_CLKOUT2/8" id="en_8_0x7" token="en_8_0x7" value="0x7"></bitenum>
    <bitenum description="SYS_CLKOUT2/7" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="SYS_CLKOUT2/6" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="SYS_CLKOUT2/5" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="SYS_CLKOUT2/4" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="SYS_CLKOUT2/3" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="SYS_CLKOUT2/2" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="SYS_CLKOUT2/1" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" This field selects the external output CLKOUT2 clock source" end="0" id="CLKOUT2SOURCE" rwaccess="RW" width="3">
    <bitenum description="Selects DPLL_EXTDEV clkout" id="en_7_0x6" token="en_7_0x6" value="0x6"></bitenum>
    <bitenum description="Selects MPU_PLL_CLKOUT" id="en_6_0x5" token="en_6_0x5" value="0x5"></bitenum>
    <bitenum description="Selects LCD Pixel Clock[PIXEL_CLK]" id="en_5_0x4" token="en_5_0x4" value="0x4"></bitenum>
    <bitenum description="Selects192Mhz clock from PER PLL[PER_CLKOUT_M2]" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Selects DDR_PHY_Clk" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Selects L3F_CLK Clock" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Selects 32KHz clock source" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
