Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical_test_isim_beh.exe -prj C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical_test_beh.prj work.practical_test work.glbl 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/im.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/reg32.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/ifu.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/gpr.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/ext.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dm.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/cp0.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/controller.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/bac.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/alu.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/tc.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/mips.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/bridge.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/main.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dynamic_scanner.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dt_mux.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dt_encoder.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/divider.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159708 KB
Fuse CPU Usage: 171 ms
Compiling module divider(RATIO=1)
Compiling module im_256
Compiling module IFU
Compiling module GPR
Compiling module ALU
Compiling module dm_256
Compiling module EXT
Compiling module BAC
Compiling module controller
Compiling module CP0
Compiling module Reg32
Compiling module mips
Compiling module Bridge
Compiling module TC
Compiling module main
Compiling module dt_encoder
Compiling module dynamic_scanner
Compiling module dt_mux
Compiling module practical
Compiling module practical_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 21 Verilog Units
Built simulation executable C:/code/projects/MIPS-CPU/PCOCD-P4-5/practical_test_isim_beh.exe
Fuse Memory Usage: 171348 KB
Fuse CPU Usage: 311 ms
