

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_12u_array_ap_fixed_16_6_5_3_0_12u_config8_s'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.212 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      397|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        5|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      231|     -|
|Register             |        -|      -|      366|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      366|      633|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_13ns_26_1_1_U27  |mul_16s_13ns_26_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_24_fu_350_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln42_25_fu_370_p2  |         +|   0|  0|  33|          26|          17|
    |add_ln42_26_fu_390_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_27_fu_410_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_28_fu_430_p2  |         +|   0|  0|  33|          26|          18|
    |add_ln42_29_fu_450_p2  |         +|   0|  0|  33|          26|          22|
    |add_ln42_30_fu_470_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_31_fu_490_p2  |         +|   0|  0|  33|          26|          14|
    |add_ln42_32_fu_510_p2  |         +|   0|  0|  33|          26|          21|
    |add_ln42_33_fu_530_p2  |         +|   0|  0|  33|          26|          23|
    |add_ln42_34_fu_550_p2  |         +|   0|  0|  32|          25|          17|
    |add_ln42_fu_330_p2     |         +|   0|  0|  33|          26|          20|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 397|         312|         234|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         13|    1|         13|
    |ap_done           |   9|          2|    1|          2|
    |grp_fu_143_p0     |  65|         13|   16|        208|
    |grp_fu_143_p1     |  65|         13|   13|        169|
    |layer6_out_blk_n  |   9|          2|    1|          2|
    |layer8_out_blk_n  |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 231|         47|   34|        398|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a_21_reg_603           |  16|   0|   16|          0|
    |a_22_reg_608           |  16|   0|   16|          0|
    |a_23_reg_613           |  16|   0|   16|          0|
    |a_24_reg_618           |  16|   0|   16|          0|
    |a_25_reg_623           |  16|   0|   16|          0|
    |a_26_reg_628           |  16|   0|   16|          0|
    |a_27_reg_633           |  16|   0|   16|          0|
    |a_28_reg_638           |  16|   0|   16|          0|
    |a_29_reg_598           |  16|   0|   16|          0|
    |a_30_reg_593           |  16|   0|   16|          0|
    |a_31_reg_588           |  16|   0|   16|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |trunc_ln41_23_reg_653  |  16|   0|   16|          0|
    |trunc_ln41_24_reg_658  |  16|   0|   16|          0|
    |trunc_ln41_25_reg_663  |  16|   0|   16|          0|
    |trunc_ln41_26_reg_668  |  16|   0|   16|          0|
    |trunc_ln41_27_reg_673  |  16|   0|   16|          0|
    |trunc_ln41_28_reg_678  |  16|   0|   16|          0|
    |trunc_ln41_29_reg_683  |  16|   0|   16|          0|
    |trunc_ln41_30_reg_688  |  16|   0|   16|          0|
    |trunc_ln41_31_reg_693  |  16|   0|   16|          0|
    |trunc_ln41_s_reg_648   |  16|   0|   16|          0|
    |trunc_ln_reg_643       |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 366|   0|  366|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8>|  return value|
|layer6_out_dout            |   in|  192|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_empty_n         |   in|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer6_out_read            |  out|    1|     ap_fifo|                                                              layer6_out|       pointer|
|layer8_out_din             |  out|  192|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_full_n          |   in|    1|     ap_fifo|                                                              layer8_out|       pointer|
|layer8_out_write           |  out|    1|     ap_fifo|                                                              layer8_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%layer6_out_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %layer6_out" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 13 'read' 'layer6_out_read' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a = trunc i192 %layer6_out_read" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 14 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_31 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 160, i32 175" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 15 'partselect' 'a_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_30 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 176, i32 191" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 16 'partselect' 'a_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_29 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 17 'partselect' 'a_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_21 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 18 'partselect' 'a_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_22 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 19 'partselect' 'a_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_23 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 64, i32 79" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 20 'partselect' 'a_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_24 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 80, i32 95" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 21 'partselect' 'a_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a_25 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 96, i32 111" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 22 'partselect' 'a_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_26 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 112, i32 127" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 23 'partselect' 'a_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_27 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 128, i32 143" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 24 'partselect' 'a_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_28 = partselect i16 @_ssdm_op_PartSelect.i16.i192.i32.i32, i192 %layer6_out_read, i32 144, i32 159" [firmware/nnet_utils/nnet_batchnorm_stream.h:28]   --->   Operation 25 'partselect' 'a_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %a" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 26 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%mul_ln42 = mul i26 %sext_ln42, i26 2441" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 27 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.84ns)   --->   "%add_ln42 = add i26 %mul_ln42, i26 860160" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 28 'add' 'add_ln42' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i16 %a_29" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 30 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.94ns)   --->   "%mul_ln42_24 = mul i26 %sext_ln42_24, i26 3487" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 31 'mul' 'mul_ln42_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln42_24 = add i26 %mul_ln42_24, i26 66081792" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 32 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln41_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_24, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 33 'partselect' 'trunc_ln41_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i16 %a_21" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 34 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%mul_ln42_25 = mul i26 %sext_ln42_25, i26 2009" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 35 'mul' 'mul_ln42_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln42_25 = add i26 %mul_ln42_25, i26 75776" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 36 'add' 'add_ln42_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln41_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_25, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 37 'partselect' 'trunc_ln41_23' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i16 %a_22" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 38 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.94ns)   --->   "%mul_ln42_26 = mul i26 %sext_ln42_26, i26 1396" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 39 'mul' 'mul_ln42_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln42_26 = add i26 %mul_ln42_26, i26 66846720" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 40 'add' 'add_ln42_26' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln41_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_26, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 41 'partselect' 'trunc_ln41_24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i16 %a_23" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 42 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.94ns)   --->   "%mul_ln42_27 = mul i26 %sext_ln42_27, i26 1733" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 43 'mul' 'mul_ln42_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.84ns)   --->   "%add_ln42_27 = add i26 %mul_ln42_27, i26 809984" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 44 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln41_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_27, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 45 'partselect' 'trunc_ln41_25' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i16 %a_24" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 46 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.94ns)   --->   "%mul_ln42_28 = mul i26 %sext_ln42_28, i26 697" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 47 'mul' 'mul_ln42_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.84ns)   --->   "%add_ln42_28 = add i26 %mul_ln42_28, i26 188416" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 48 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln41_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_28, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 49 'partselect' 'trunc_ln41_26' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i16 %a_25" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 50 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln42_29 = mul i26 %sext_ln42_29, i26 2855" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 51 'mul' 'mul_ln42_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.84ns)   --->   "%add_ln42_29 = add i26 %mul_ln42_29, i26 65718272" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 52 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln41_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_29, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 53 'partselect' 'trunc_ln41_27' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i16 %a_26" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 54 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln42_30 = mul i26 %sext_ln42_30, i26 2333" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 55 'mul' 'mul_ln42_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln42_30 = add i26 %mul_ln42_30, i26 1044480" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 56 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln41_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_30, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 57 'partselect' 'trunc_ln41_28' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i16 %a_27" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 58 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (1.94ns)   --->   "%mul_ln42_31 = mul i26 %sext_ln42_31, i26 754" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 59 'mul' 'mul_ln42_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.84ns)   --->   "%add_ln42_31 = add i26 %mul_ln42_31, i26 67103744" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 60 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln41_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_31, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 61 'partselect' 'trunc_ln41_29' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i16 %a_28" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 62 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.94ns)   --->   "%mul_ln42_32 = mul i26 %sext_ln42_32, i26 2567" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 63 'mul' 'mul_ln42_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.84ns)   --->   "%add_ln42_32 = add i26 %mul_ln42_32, i26 66521088" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 64 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln41_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_32, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 65 'partselect' 'trunc_ln41_30' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i16 %a_31" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 66 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln42_33 = mul i26 %sext_ln42_33, i26 3237" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 67 'mul' 'mul_ln42_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.84ns)   --->   "%add_ln42_33 = add i26 %mul_ln42_33, i26 64463872" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 68 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln41_31 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln42_33, i32 10, i32 25" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 69 'partselect' 'trunc_ln41_31' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer8_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %layer6_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specresourcelimit_ln22 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_3, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_batchnorm_stream.h:22]   --->   Operation 72 'specresourcelimit' 'specresourcelimit_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i16 %a_30" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 73 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.94ns)   --->   "%mul_ln42_34 = mul i25 %sext_ln42_34, i25 495" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 74 'mul' 'mul_ln42_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.83ns)   --->   "%add_ln42_34 = add i25 %mul_ln42_34, i25 89088" [firmware/nnet_utils/nnet_batchnorm_stream.h:42]   --->   Operation 75 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln41_32 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %add_ln42_34, i32 10, i32 24" [firmware/nnet_utils/nnet_batchnorm_stream.h:41]   --->   Operation 76 'partselect' 'trunc_ln41_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i191 @_ssdm_op_BitConcatenate.i191.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %trunc_ln41_32, i16 %trunc_ln41_31, i16 %trunc_ln41_30, i16 %trunc_ln41_29, i16 %trunc_ln41_28, i16 %trunc_ln41_27, i16 %trunc_ln41_26, i16 %trunc_ln41_25, i16 %trunc_ln41_24, i16 %trunc_ln41_23, i16 %trunc_ln41_s, i16 %trunc_ln" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i191 %tmp_s" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 78 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (1.42ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %layer8_out, i192 %sext_ln46" [firmware/nnet_utils/nnet_batchnorm_stream.h:46]   --->   Operation 79 'write' 'write_ln46' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 1> <FIFO>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [firmware/nnet_utils/nnet_batchnorm_stream.h:48]   --->   Operation 80 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer6_out_read        (read             ) [ 0000000000000]
a                      (trunc            ) [ 0000000000000]
a_31                   (partselect       ) [ 0011111111110]
a_30                   (partselect       ) [ 0011111111111]
a_29                   (partselect       ) [ 0010000000000]
a_21                   (partselect       ) [ 0011000000000]
a_22                   (partselect       ) [ 0011100000000]
a_23                   (partselect       ) [ 0011110000000]
a_24                   (partselect       ) [ 0011111000000]
a_25                   (partselect       ) [ 0011111100000]
a_26                   (partselect       ) [ 0011111110000]
a_27                   (partselect       ) [ 0011111111000]
a_28                   (partselect       ) [ 0011111111100]
sext_ln42              (sext             ) [ 0000000000000]
mul_ln42               (mul              ) [ 0000000000000]
add_ln42               (add              ) [ 0000000000000]
trunc_ln               (partselect       ) [ 0011111111111]
sext_ln42_24           (sext             ) [ 0000000000000]
mul_ln42_24            (mul              ) [ 0000000000000]
add_ln42_24            (add              ) [ 0000000000000]
trunc_ln41_s           (partselect       ) [ 0001111111111]
sext_ln42_25           (sext             ) [ 0000000000000]
mul_ln42_25            (mul              ) [ 0000000000000]
add_ln42_25            (add              ) [ 0000000000000]
trunc_ln41_23          (partselect       ) [ 0000111111111]
sext_ln42_26           (sext             ) [ 0000000000000]
mul_ln42_26            (mul              ) [ 0000000000000]
add_ln42_26            (add              ) [ 0000000000000]
trunc_ln41_24          (partselect       ) [ 0000011111111]
sext_ln42_27           (sext             ) [ 0000000000000]
mul_ln42_27            (mul              ) [ 0000000000000]
add_ln42_27            (add              ) [ 0000000000000]
trunc_ln41_25          (partselect       ) [ 0000001111111]
sext_ln42_28           (sext             ) [ 0000000000000]
mul_ln42_28            (mul              ) [ 0000000000000]
add_ln42_28            (add              ) [ 0000000000000]
trunc_ln41_26          (partselect       ) [ 0000000111111]
sext_ln42_29           (sext             ) [ 0000000000000]
mul_ln42_29            (mul              ) [ 0000000000000]
add_ln42_29            (add              ) [ 0000000000000]
trunc_ln41_27          (partselect       ) [ 0000000011111]
sext_ln42_30           (sext             ) [ 0000000000000]
mul_ln42_30            (mul              ) [ 0000000000000]
add_ln42_30            (add              ) [ 0000000000000]
trunc_ln41_28          (partselect       ) [ 0000000001111]
sext_ln42_31           (sext             ) [ 0000000000000]
mul_ln42_31            (mul              ) [ 0000000000000]
add_ln42_31            (add              ) [ 0000000000000]
trunc_ln41_29          (partselect       ) [ 0000000000111]
sext_ln42_32           (sext             ) [ 0000000000000]
mul_ln42_32            (mul              ) [ 0000000000000]
add_ln42_32            (add              ) [ 0000000000000]
trunc_ln41_30          (partselect       ) [ 0000000000011]
sext_ln42_33           (sext             ) [ 0000000000000]
mul_ln42_33            (mul              ) [ 0000000000000]
add_ln42_33            (add              ) [ 0000000000000]
trunc_ln41_31          (partselect       ) [ 0000000000001]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specresourcelimit_ln22 (specresourcelimit) [ 0000000000000]
sext_ln42_34           (sext             ) [ 0000000000000]
mul_ln42_34            (mul              ) [ 0000000000000]
add_ln42_34            (add              ) [ 0000000000000]
trunc_ln41_32          (partselect       ) [ 0000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000]
sext_ln46              (sext             ) [ 0000000000000]
write_ln46             (write            ) [ 0000000000000]
ret_ln48               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer6_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer8_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i191.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="layer6_out_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="192" slack="0"/>
<pin id="132" dir="0" index="1" bw="192" slack="0"/>
<pin id="133" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer6_out_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln46_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="192" slack="0"/>
<pin id="139" dir="0" index="2" bw="191" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/12 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="13" slack="0"/>
<pin id="150" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/1 mul_ln42_24/2 mul_ln42_25/3 mul_ln42_26/4 mul_ln42_27/5 mul_ln42_28/6 mul_ln42_29/7 mul_ln42_30/8 mul_ln42_31/9 mul_ln42_32/10 mul_ln42_33/11 mul_ln42_34/12 "/>
</bind>
</comp>

<comp id="211" class="1004" name="a_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="192" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="a_31_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="192" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="0" index="3" bw="9" slack="0"/>
<pin id="220" dir="1" index="4" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_31/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="a_30_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="192" slack="0"/>
<pin id="228" dir="0" index="2" bw="9" slack="0"/>
<pin id="229" dir="0" index="3" bw="9" slack="0"/>
<pin id="230" dir="1" index="4" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_30/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="a_29_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="192" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_29/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="a_21_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="192" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="7" slack="0"/>
<pin id="250" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_21/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="a_22_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="192" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_22/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="a_23_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="192" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="0" index="3" bw="8" slack="0"/>
<pin id="270" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_23/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="a_24_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="192" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="0" index="3" bw="8" slack="0"/>
<pin id="280" dir="1" index="4" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_24/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="a_25_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="192" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="0" index="3" bw="8" slack="0"/>
<pin id="290" dir="1" index="4" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_25/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="a_26_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="192" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="8" slack="0"/>
<pin id="300" dir="1" index="4" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_26/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="a_27_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="192" slack="0"/>
<pin id="308" dir="0" index="2" bw="9" slack="0"/>
<pin id="309" dir="0" index="3" bw="9" slack="0"/>
<pin id="310" dir="1" index="4" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_27/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="a_28_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="192" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="0" index="3" bw="9" slack="0"/>
<pin id="320" dir="1" index="4" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_28/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sext_ln42_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln42_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="26" slack="0"/>
<pin id="332" dir="0" index="1" bw="21" slack="0"/>
<pin id="333" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="26" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln42_24_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="1"/>
<pin id="348" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_24/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln42_24_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="26" slack="0"/>
<pin id="352" dir="0" index="1" bw="21" slack="0"/>
<pin id="353" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_24/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln41_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="26" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_s/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln42_25_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="2"/>
<pin id="368" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_25/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln42_25_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="26" slack="0"/>
<pin id="372" dir="0" index="1" bw="18" slack="0"/>
<pin id="373" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_25/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln41_23_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="26" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="0" index="3" bw="6" slack="0"/>
<pin id="381" dir="1" index="4" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_23/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln42_26_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="3"/>
<pin id="388" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_26/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln42_26_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="26" slack="0"/>
<pin id="392" dir="0" index="1" bw="19" slack="0"/>
<pin id="393" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_26/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln41_24_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="26" slack="0"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_24/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln42_27_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="4"/>
<pin id="408" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_27/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln42_27_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="26" slack="0"/>
<pin id="412" dir="0" index="1" bw="21" slack="0"/>
<pin id="413" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_27/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln41_25_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="26" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_25/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln42_28_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="5"/>
<pin id="428" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_28/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln42_28_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="26" slack="0"/>
<pin id="432" dir="0" index="1" bw="19" slack="0"/>
<pin id="433" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_28/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln41_26_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="26" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_26/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln42_29_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="6"/>
<pin id="448" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_29/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln42_29_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="26" slack="0"/>
<pin id="452" dir="0" index="1" bw="22" slack="0"/>
<pin id="453" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_29/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln41_27_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="26" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="0" index="3" bw="6" slack="0"/>
<pin id="461" dir="1" index="4" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_27/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln42_30_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="7"/>
<pin id="468" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_30/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln42_30_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="26" slack="0"/>
<pin id="472" dir="0" index="1" bw="21" slack="0"/>
<pin id="473" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_30/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln41_28_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="26" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_28/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln42_31_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="8"/>
<pin id="488" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_31/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln42_31_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="26" slack="0"/>
<pin id="492" dir="0" index="1" bw="14" slack="0"/>
<pin id="493" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_31/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln41_29_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="26" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_29/9 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln42_32_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="9"/>
<pin id="508" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_32/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln42_32_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="26" slack="0"/>
<pin id="512" dir="0" index="1" bw="21" slack="0"/>
<pin id="513" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_32/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln41_30_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="26" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_30/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln42_33_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="10"/>
<pin id="528" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_33/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln42_33_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="26" slack="0"/>
<pin id="532" dir="0" index="1" bw="23" slack="0"/>
<pin id="533" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_33/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln41_31_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="26" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_31/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sext_ln42_34_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="11"/>
<pin id="548" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_34/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln42_34_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="25" slack="0"/>
<pin id="552" dir="0" index="1" bw="18" slack="0"/>
<pin id="553" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_34/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln41_32_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="0"/>
<pin id="558" dir="0" index="1" bw="25" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_32/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_s_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="191" slack="0"/>
<pin id="568" dir="0" index="1" bw="15" slack="0"/>
<pin id="569" dir="0" index="2" bw="16" slack="1"/>
<pin id="570" dir="0" index="3" bw="16" slack="2"/>
<pin id="571" dir="0" index="4" bw="16" slack="3"/>
<pin id="572" dir="0" index="5" bw="16" slack="4"/>
<pin id="573" dir="0" index="6" bw="16" slack="5"/>
<pin id="574" dir="0" index="7" bw="16" slack="6"/>
<pin id="575" dir="0" index="8" bw="16" slack="7"/>
<pin id="576" dir="0" index="9" bw="16" slack="8"/>
<pin id="577" dir="0" index="10" bw="16" slack="9"/>
<pin id="578" dir="0" index="11" bw="16" slack="10"/>
<pin id="579" dir="0" index="12" bw="16" slack="11"/>
<pin id="580" dir="1" index="13" bw="191" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln46_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="191" slack="0"/>
<pin id="585" dir="1" index="1" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/12 "/>
</bind>
</comp>

<comp id="588" class="1005" name="a_31_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="10"/>
<pin id="590" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="a_31 "/>
</bind>
</comp>

<comp id="593" class="1005" name="a_30_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="11"/>
<pin id="595" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="a_30 "/>
</bind>
</comp>

<comp id="598" class="1005" name="a_29_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="1"/>
<pin id="600" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_29 "/>
</bind>
</comp>

<comp id="603" class="1005" name="a_21_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="2"/>
<pin id="605" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="a_21 "/>
</bind>
</comp>

<comp id="608" class="1005" name="a_22_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="3"/>
<pin id="610" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="a_22 "/>
</bind>
</comp>

<comp id="613" class="1005" name="a_23_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="4"/>
<pin id="615" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="a_23 "/>
</bind>
</comp>

<comp id="618" class="1005" name="a_24_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="5"/>
<pin id="620" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="a_24 "/>
</bind>
</comp>

<comp id="623" class="1005" name="a_25_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="6"/>
<pin id="625" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="a_25 "/>
</bind>
</comp>

<comp id="628" class="1005" name="a_26_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="7"/>
<pin id="630" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="a_26 "/>
</bind>
</comp>

<comp id="633" class="1005" name="a_27_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="8"/>
<pin id="635" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="a_27 "/>
</bind>
</comp>

<comp id="638" class="1005" name="a_28_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="9"/>
<pin id="640" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="a_28 "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="11"/>
<pin id="645" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="648" class="1005" name="trunc_ln41_s_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="10"/>
<pin id="650" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln41_s "/>
</bind>
</comp>

<comp id="653" class="1005" name="trunc_ln41_23_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="9"/>
<pin id="655" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln41_23 "/>
</bind>
</comp>

<comp id="658" class="1005" name="trunc_ln41_24_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="8"/>
<pin id="660" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln41_24 "/>
</bind>
</comp>

<comp id="663" class="1005" name="trunc_ln41_25_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="7"/>
<pin id="665" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln41_25 "/>
</bind>
</comp>

<comp id="668" class="1005" name="trunc_ln41_26_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="6"/>
<pin id="670" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln41_26 "/>
</bind>
</comp>

<comp id="673" class="1005" name="trunc_ln41_27_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="5"/>
<pin id="675" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln41_27 "/>
</bind>
</comp>

<comp id="678" class="1005" name="trunc_ln41_28_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="4"/>
<pin id="680" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln41_28 "/>
</bind>
</comp>

<comp id="683" class="1005" name="trunc_ln41_29_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="3"/>
<pin id="685" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln41_29 "/>
</bind>
</comp>

<comp id="688" class="1005" name="trunc_ln41_30_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="2"/>
<pin id="690" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_30 "/>
</bind>
</comp>

<comp id="693" class="1005" name="trunc_ln41_31_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="16" slack="1"/>
<pin id="695" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="134"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="128" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="161"><net_src comp="66" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="166"><net_src comp="70" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="186"><net_src comp="86" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="206"><net_src comp="118" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="214"><net_src comp="130" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="130" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="130" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="130" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="130" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="130" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="130" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="130" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="34" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="130" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="130" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="130" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="130" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="211" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="334"><net_src comp="143" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="56" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="354"><net_src comp="143" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="64" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="56" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="366" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="374"><net_src comp="143" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="60" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="394"><net_src comp="143" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="58" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="414"><net_src comp="143" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="76" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="60" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="434"><net_src comp="143" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="80" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="56" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="454"><net_src comp="143" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="58" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="456" pin=3"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="474"><net_src comp="143" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="494"><net_src comp="143" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="92" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="514"><net_src comp="143" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="56" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="529"><net_src comp="526" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="534"><net_src comp="143" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="100" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="58" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="546" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="554"><net_src comp="143" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="120" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="122" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="58" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="124" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="581"><net_src comp="126" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="582"><net_src comp="556" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="586"><net_src comp="566" pin="13"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="591"><net_src comp="215" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="596"><net_src comp="225" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="601"><net_src comp="235" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="606"><net_src comp="245" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="611"><net_src comp="255" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="616"><net_src comp="265" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="621"><net_src comp="275" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="626"><net_src comp="285" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="631"><net_src comp="295" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="636"><net_src comp="305" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="641"><net_src comp="315" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="646"><net_src comp="336" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="566" pin=12"/></net>

<net id="651"><net_src comp="356" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="566" pin=11"/></net>

<net id="656"><net_src comp="376" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="566" pin=10"/></net>

<net id="661"><net_src comp="396" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="566" pin=9"/></net>

<net id="666"><net_src comp="416" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="566" pin=8"/></net>

<net id="671"><net_src comp="436" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="566" pin=7"/></net>

<net id="676"><net_src comp="456" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="566" pin=6"/></net>

<net id="681"><net_src comp="476" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="566" pin=5"/></net>

<net id="686"><net_src comp="496" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="566" pin=4"/></net>

<net id="691"><net_src comp="516" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="566" pin=3"/></net>

<net id="696"><net_src comp="536" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="566" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer8_out | {12 }
 - Input state : 
	Port: normalize<array<ap_fixed,12u>,array<ap_fixed<16,6,5,3,0>,12u>,config8> : layer6_out | {1 }
  - Chain level:
	State 1
		sext_ln42 : 1
		mul_ln42 : 2
		add_ln42 : 3
		trunc_ln : 4
	State 2
		mul_ln42_24 : 1
		add_ln42_24 : 2
		trunc_ln41_s : 3
	State 3
		mul_ln42_25 : 1
		add_ln42_25 : 2
		trunc_ln41_23 : 3
	State 4
		mul_ln42_26 : 1
		add_ln42_26 : 2
		trunc_ln41_24 : 3
	State 5
		mul_ln42_27 : 1
		add_ln42_27 : 2
		trunc_ln41_25 : 3
	State 6
		mul_ln42_28 : 1
		add_ln42_28 : 2
		trunc_ln41_26 : 3
	State 7
		mul_ln42_29 : 1
		add_ln42_29 : 2
		trunc_ln41_27 : 3
	State 8
		mul_ln42_30 : 1
		add_ln42_30 : 2
		trunc_ln41_28 : 3
	State 9
		mul_ln42_31 : 1
		add_ln42_31 : 2
		trunc_ln41_29 : 3
	State 10
		mul_ln42_32 : 1
		add_ln42_32 : 2
		trunc_ln41_30 : 3
	State 11
		mul_ln42_33 : 1
		add_ln42_33 : 2
		trunc_ln41_31 : 3
	State 12
		mul_ln42_34 : 1
		add_ln42_34 : 2
		trunc_ln41_32 : 3
		tmp_s : 4
		sext_ln46 : 5
		write_ln46 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln42_fu_330       |    0    |    0    |    33   |
|          |      add_ln42_24_fu_350     |    0    |    0    |    33   |
|          |      add_ln42_25_fu_370     |    0    |    0    |    33   |
|          |      add_ln42_26_fu_390     |    0    |    0    |    33   |
|          |      add_ln42_27_fu_410     |    0    |    0    |    33   |
|    add   |      add_ln42_28_fu_430     |    0    |    0    |    33   |
|          |      add_ln42_29_fu_450     |    0    |    0    |    33   |
|          |      add_ln42_30_fu_470     |    0    |    0    |    33   |
|          |      add_ln42_31_fu_490     |    0    |    0    |    33   |
|          |      add_ln42_32_fu_510     |    0    |    0    |    33   |
|          |      add_ln42_33_fu_530     |    0    |    0    |    33   |
|          |      add_ln42_34_fu_550     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_143         |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   read   | layer6_out_read_read_fu_130 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln46_write_fu_136   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |           a_fu_211          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         a_31_fu_215         |    0    |    0    |    0    |
|          |         a_30_fu_225         |    0    |    0    |    0    |
|          |         a_29_fu_235         |    0    |    0    |    0    |
|          |         a_21_fu_245         |    0    |    0    |    0    |
|          |         a_22_fu_255         |    0    |    0    |    0    |
|          |         a_23_fu_265         |    0    |    0    |    0    |
|          |         a_24_fu_275         |    0    |    0    |    0    |
|          |         a_25_fu_285         |    0    |    0    |    0    |
|          |         a_26_fu_295         |    0    |    0    |    0    |
|          |         a_27_fu_305         |    0    |    0    |    0    |
|          |         a_28_fu_315         |    0    |    0    |    0    |
|partselect|       trunc_ln_fu_336       |    0    |    0    |    0    |
|          |     trunc_ln41_s_fu_356     |    0    |    0    |    0    |
|          |     trunc_ln41_23_fu_376    |    0    |    0    |    0    |
|          |     trunc_ln41_24_fu_396    |    0    |    0    |    0    |
|          |     trunc_ln41_25_fu_416    |    0    |    0    |    0    |
|          |     trunc_ln41_26_fu_436    |    0    |    0    |    0    |
|          |     trunc_ln41_27_fu_456    |    0    |    0    |    0    |
|          |     trunc_ln41_28_fu_476    |    0    |    0    |    0    |
|          |     trunc_ln41_29_fu_496    |    0    |    0    |    0    |
|          |     trunc_ln41_30_fu_516    |    0    |    0    |    0    |
|          |     trunc_ln41_31_fu_536    |    0    |    0    |    0    |
|          |     trunc_ln41_32_fu_556    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln42_fu_325      |    0    |    0    |    0    |
|          |     sext_ln42_24_fu_346     |    0    |    0    |    0    |
|          |     sext_ln42_25_fu_366     |    0    |    0    |    0    |
|          |     sext_ln42_26_fu_386     |    0    |    0    |    0    |
|          |     sext_ln42_27_fu_406     |    0    |    0    |    0    |
|          |     sext_ln42_28_fu_426     |    0    |    0    |    0    |
|   sext   |     sext_ln42_29_fu_446     |    0    |    0    |    0    |
|          |     sext_ln42_30_fu_466     |    0    |    0    |    0    |
|          |     sext_ln42_31_fu_486     |    0    |    0    |    0    |
|          |     sext_ln42_32_fu_506     |    0    |    0    |    0    |
|          |     sext_ln42_33_fu_526     |    0    |    0    |    0    |
|          |     sext_ln42_34_fu_546     |    0    |    0    |    0    |
|          |       sext_ln46_fu_583      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_566        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   400   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     a_21_reg_603    |   16   |
|     a_22_reg_608    |   16   |
|     a_23_reg_613    |   16   |
|     a_24_reg_618    |   16   |
|     a_25_reg_623    |   16   |
|     a_26_reg_628    |   16   |
|     a_27_reg_633    |   16   |
|     a_28_reg_638    |   16   |
|     a_29_reg_598    |   16   |
|     a_30_reg_593    |   16   |
|     a_31_reg_588    |   16   |
|trunc_ln41_23_reg_653|   16   |
|trunc_ln41_24_reg_658|   16   |
|trunc_ln41_25_reg_663|   16   |
|trunc_ln41_26_reg_668|   16   |
|trunc_ln41_27_reg_673|   16   |
|trunc_ln41_28_reg_678|   16   |
|trunc_ln41_29_reg_683|   16   |
|trunc_ln41_30_reg_688|   16   |
|trunc_ln41_31_reg_693|   16   |
| trunc_ln41_s_reg_648|   16   |
|   trunc_ln_reg_643  |   16   |
+---------------------+--------+
|        Total        |   352  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_143 |  p0  |  12  |  16  |   192  ||    65   |
| grp_fu_143 |  p1  |  12  |  13  |   156  ||    20   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   348  ||  1.236  ||    85   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   400  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   85   |
|  Register |    -   |    -   |   352  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   352  |   485  |
+-----------+--------+--------+--------+--------+
