Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 15:04:49 2025
| Host         : DESKTOP-JJ1DEVM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pcileech_squirrel_top_timing_summary_routed.rpt -pb pcileech_squirrel_top_timing_summary_routed.pb -rpx pcileech_squirrel_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pcileech_squirrel_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
LUTAR-1    Warning           LUT drives async reset alert   5           
TIMING-9   Warning           Unknown CDC Logic              1           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5663)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (17973)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5663)
---------------------------
 There are 5663 register/latch pins with no clock driven by root clock pin: i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (17973)
----------------------------------------------------
 There are 17973 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                56042        0.052        0.000                      0                55914        3.870        0.000                       0                  9603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
net_clk         {0.000 5.000}      10.000          100.000         
net_ft601_clk   {0.000 5.000}      10.000          100.000         
pcie_sys_clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
net_clk               0.882        0.000                      0                 9039        0.052        0.000                      0                 9039        3.870        0.000                       0                  2805  
net_ft601_clk         0.567        0.000                      0                46420        0.063        0.000                      0                46420        3.870        0.000                       0                  6760  
pcie_sys_clk_p        7.841        0.000                      0                   33        0.215        0.000                      0                   33        4.146        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
               net_clk            998.729        0.000                      0                   48                                                                        
net_ft601_clk  net_clk              8.705        0.000                      0                   16                                                                        
net_clk        net_ft601_clk        8.590        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  net_clk            net_clk                  5.662        0.000                      0                  363        0.180        0.000                      0                  363  
**async_default**  net_ft601_clk      net_ft601_clk            7.734        0.000                      0                   59        0.366        0.000                      0                   59  
**default**        net_clk                                     8.778        0.000                      0                   48                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         net_clk                       
(none)                        net_clk        
(none)         net_clk        net_clk        
(none)         net_ft601_clk  net_clk        
(none)                        net_ft601_clk  
(none)         net_clk        net_ft601_clk  
(none)         net_ft601_clk  net_ft601_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          net_ft601_clk                   
(none)          pcie_sys_clk_p                  
(none)                          net_clk         
(none)                          net_ft601_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 3.125ns (35.669%)  route 5.636ns (64.331%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.882     7.593    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.105     7.698 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_8/O
                         net (fo=75, routed)          1.110     8.808    i_pcileech_fifo/i_pcileech_mux/dtlp\\.rx_valid[0]
    SLICE_X24Y103        LUT6 (Prop_lut6_I0_O)        0.105     8.913 f  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21/O
                         net (fo=4, routed)           0.487     9.400    i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21_n_0
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.126     9.526 r  i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4/O
                         net (fo=36, routed)          1.144    10.670    i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4_n_0
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.295    10.965 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11/O
                         net (fo=1, routed)           0.661    11.627    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I3_O)        0.264    11.891 f  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3/O
                         net (fo=1, routed)           0.204    12.095    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I0_O)        0.105    12.200 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1/O
                         net (fo=36, routed)          1.147    13.347    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1_n_0
    SLICE_X37Y78         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.230    14.266    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X37Y78         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][6]/C
                         clock pessimism              0.166    14.432    
                         clock uncertainty           -0.035    14.397    
    SLICE_X37Y78         FDRE (Setup_fdre_C_CE)      -0.168    14.229    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -13.347    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][11]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 3.401ns (38.795%)  route 5.366ns (61.205%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.799     7.510    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in1_in
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.127     7.637 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_9/O
                         net (fo=31, routed)          1.064     8.701    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.268     8.969 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.232     9.201    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.306 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.448     9.754    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X15Y86         LUT4 (Prop_lut4_I3_O)        0.108     9.862 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.790    10.652    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.288    10.940 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=2, routed)           0.576    11.516    i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.275    11.791 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5/O
                         net (fo=1, routed)           0.326    12.116    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.105    12.221 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.131    13.353    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.240    14.276    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X41Y88         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][11]/C
                         clock pessimism              0.166    14.442    
                         clock uncertainty           -0.035    14.407    
    SLICE_X41Y88         FDRE (Setup_fdre_C_CE)      -0.168    14.239    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][11]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -13.353    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 3.125ns (35.915%)  route 5.576ns (64.085%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.882     7.593    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.105     7.698 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_8/O
                         net (fo=75, routed)          1.110     8.808    i_pcileech_fifo/i_pcileech_mux/dtlp\\.rx_valid[0]
    SLICE_X24Y103        LUT6 (Prop_lut6_I0_O)        0.105     8.913 f  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21/O
                         net (fo=4, routed)           0.487     9.400    i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21_n_0
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.126     9.526 r  i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4/O
                         net (fo=36, routed)          1.144    10.670    i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4_n_0
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.295    10.965 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11/O
                         net (fo=1, routed)           0.661    11.627    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I3_O)        0.264    11.891 f  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3/O
                         net (fo=1, routed)           0.204    12.095    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I0_O)        0.105    12.200 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1/O
                         net (fo=36, routed)          1.087    13.287    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.235    14.271    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X39Y82         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][12]/C
                         clock pessimism              0.166    14.437    
                         clock uncertainty           -0.035    14.402    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.168    14.234    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][5]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.697ns  (logic 3.401ns (39.107%)  route 5.296ns (60.893%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.799     7.510    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in1_in
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.127     7.637 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_9/O
                         net (fo=31, routed)          1.064     8.701    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.268     8.969 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.232     9.201    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.306 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.448     9.754    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X15Y86         LUT4 (Prop_lut4_I3_O)        0.108     9.862 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.790    10.652    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.288    10.940 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=2, routed)           0.576    11.516    i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.275    11.791 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5/O
                         net (fo=1, routed)           0.326    12.116    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.105    12.221 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.062    13.283    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X40Y82         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.236    14.272    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X40Y82         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][5]/C
                         clock pessimism              0.166    14.438    
                         clock uncertainty           -0.035    14.403    
    SLICE_X40Y82         FDRE (Setup_fdre_C_CE)      -0.168    14.235    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -13.283    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 3.125ns (35.929%)  route 5.573ns (64.071%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 14.278 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.882     7.593    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.105     7.698 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_8/O
                         net (fo=75, routed)          1.110     8.808    i_pcileech_fifo/i_pcileech_mux/dtlp\\.rx_valid[0]
    SLICE_X24Y103        LUT6 (Prop_lut6_I0_O)        0.105     8.913 f  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21/O
                         net (fo=4, routed)           0.487     9.400    i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21_n_0
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.126     9.526 r  i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4/O
                         net (fo=36, routed)          1.144    10.670    i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4_n_0
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.295    10.965 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11/O
                         net (fo=1, routed)           0.661    11.627    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I3_O)        0.264    11.891 f  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3/O
                         net (fo=1, routed)           0.204    12.095    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I0_O)        0.105    12.200 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1/O
                         net (fo=36, routed)          1.084    13.284    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1_n_0
    SLICE_X39Y98         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.242    14.278    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X39Y98         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][0]/C
                         clock pessimism              0.166    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X39Y98         FDRE (Setup_fdre_C_CE)      -0.168    14.241    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 3.401ns (38.863%)  route 5.350ns (61.137%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.799     7.510    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in1_in
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.127     7.637 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_9/O
                         net (fo=31, routed)          1.064     8.701    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.268     8.969 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.232     9.201    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.306 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.448     9.754    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X15Y86         LUT4 (Prop_lut4_I3_O)        0.108     9.862 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.790    10.652    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.288    10.940 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=2, routed)           0.576    11.516    i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.275    11.791 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5/O
                         net (fo=1, routed)           0.326    12.116    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.105    12.221 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.116    13.337    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.239    14.275    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X33Y87         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][10]/C
                         clock pessimism              0.225    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X33Y87         FDRE (Setup_fdre_C_CE)      -0.168    14.297    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][10]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -13.337    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][7]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 3.401ns (38.863%)  route 5.350ns (61.137%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.799     7.510    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in1_in
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.127     7.637 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_9/O
                         net (fo=31, routed)          1.064     8.701    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.268     8.969 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.232     9.201    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.306 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.448     9.754    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X15Y86         LUT4 (Prop_lut4_I3_O)        0.108     9.862 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.790    10.652    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.288    10.940 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=2, routed)           0.576    11.516    i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.275    11.791 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5/O
                         net (fo=1, routed)           0.326    12.116    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.105    12.221 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.116    13.337    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X33Y87         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.239    14.275    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X33Y87         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][7]/C
                         clock pessimism              0.225    14.500    
                         clock uncertainty           -0.035    14.465    
    SLICE_X33Y87         FDRE (Setup_fdre_C_CE)      -0.168    14.297    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -13.337    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 3.401ns (39.153%)  route 5.285ns (60.847%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.273ns = ( 14.273 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.799     7.510    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in1_in
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.127     7.637 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_9/O
                         net (fo=31, routed)          1.064     8.701    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.268     8.969 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.232     9.201    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.306 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.448     9.754    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X15Y86         LUT4 (Prop_lut4_I3_O)        0.108     9.862 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.790    10.652    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.288    10.940 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=2, routed)           0.576    11.516    i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.275    11.791 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5/O
                         net (fo=1, routed)           0.326    12.116    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.105    12.221 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.051    13.272    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.237    14.273    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X40Y84         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][12]/C
                         clock pessimism              0.166    14.439    
                         clock uncertainty           -0.035    14.404    
    SLICE_X40Y84         FDRE (Setup_fdre_C_CE)      -0.168    14.236    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 3.401ns (39.048%)  route 5.309ns (60.952%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 14.272 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.799     7.510    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/p_0_in1_in
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.127     7.637 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_9/O
                         net (fo=31, routed)          1.064     8.701    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/bbstub_dout[129]
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.268     8.969 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_33/O
                         net (fo=2, routed)           0.232     9.201    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base_reg[0]_5
    SLICE_X15Y87         LUT6 (Prop_lut6_I0_O)        0.105     9.306 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/data_reg[13][31]_i_17/O
                         net (fo=4, routed)           0.448     9.754    i_pcileech_fifo/i_pcileech_mux/ctx_reg_reg[11][0]_2
    SLICE_X15Y86         LUT4 (Prop_lut4_I3_O)        0.108     9.862 r  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_5/O
                         net (fo=21, routed)          0.790    10.652    i_pcileech_fifo/i_pcileech_mux/idx_base_reg[3]_0
    SLICE_X15Y90         LUT2 (Prop_lut2_I1_O)        0.288    10.940 f  i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5/O
                         net (fo=2, routed)           0.576    11.516    i_pcileech_fifo/i_pcileech_mux/data_reg[7][31]_i_5_n_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I5_O)        0.275    11.791 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5/O
                         net (fo=1, routed)           0.326    12.116    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_5_n_0
    SLICE_X13Y96         LUT5 (Prop_lut5_I2_O)        0.105    12.221 r  i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1/O
                         net (fo=36, routed)          1.075    13.296    i_pcileech_fifo/i_pcileech_mux/data_reg[3][31]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.236    14.272    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X35Y88         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][6]/C
                         clock pessimism              0.225    14.497    
                         clock uncertainty           -0.035    14.462    
    SLICE_X35Y88         FDRE (Setup_fdre_C_CE)      -0.168    14.294    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.296    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 3.125ns (35.974%)  route 5.562ns (64.026%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.390     4.586    <hidden>
    RAMB36_X0Y17         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.125     6.711 r  <hidden>
                         net (fo=5, routed)           0.882     7.593    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/i_fifo_134_134_clk2_n_5
    SLICE_X9Y89          LUT2 (Prop_lut2_I1_O)        0.105     7.698 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_dst_fifo/idx_base[1]_i_8/O
                         net (fo=75, routed)          1.110     8.808    i_pcileech_fifo/i_pcileech_mux/dtlp\\.rx_valid[0]
    SLICE_X24Y103        LUT6 (Prop_lut6_I0_O)        0.105     8.913 f  i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21/O
                         net (fo=4, routed)           0.487     9.400    i_pcileech_fifo/i_pcileech_mux/data_reg[13][31]_i_21_n_0
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.126     9.526 r  i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4/O
                         net (fo=36, routed)          1.144    10.670    i_pcileech_fifo/i_pcileech_mux/ctx_reg[1][3]_i_4_n_0
    SLICE_X12Y94         LUT2 (Prop_lut2_I1_O)        0.295    10.965 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11/O
                         net (fo=1, routed)           0.661    11.627    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_11_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I3_O)        0.264    11.891 f  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3/O
                         net (fo=1, routed)           0.204    12.095    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_3_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I0_O)        0.105    12.200 r  i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1/O
                         net (fo=36, routed)          1.073    13.273    i_pcileech_fifo/i_pcileech_mux/data_reg[1][31]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.231    14.267    i_pcileech_fifo/i_pcileech_mux/drp_clk
    SLICE_X35Y81         FDRE                                         r  i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][10]/C
                         clock pessimism              0.225    14.492    
                         clock uncertainty           -0.035    14.457    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.168    14.289    i_pcileech_fifo/i_pcileech_mux/data_reg_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.772%)  route 0.148ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.673     1.593    <hidden>
    SLICE_X7Y100         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  <hidden>
                         net (fo=6, routed)           0.148     1.882    <hidden>
    SLICE_X5Y99          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.861     2.025    <hidden>
    SLICE_X5Y99          FDCE                                         r  <hidden>
                         clock pessimism             -0.250     1.776    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.055     1.831    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.897%)  route 0.153ns (52.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.562     1.482    <hidden>
    SLICE_X49Y93         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  <hidden>
                         net (fo=4, routed)           0.153     1.776    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.870     2.035    <hidden>
    RAMB18_X1Y36         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.498     1.536    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.719    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMD32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMS32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.078%)  route 0.273ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.641     1.561    <hidden>
    SLICE_X29Y105        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  <hidden>
                         net (fo=50, routed)          0.273     1.975    <hidden>
    SLICE_X30Y105        RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.914     2.079    <hidden>
    SLICE_X30Y105        RAMS32                                       r  <hidden>
                         clock pessimism             -0.483     1.596    
    SLICE_X30Y105        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.905    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_2_1/DRPCLK     n/a            4.000         10.000      6.000      PCIE_X0Y0      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y6    <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y11   <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y121  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.742ns (29.670%)  route 4.130ns (70.330%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           1.044     9.468    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.573 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.970    10.544    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.105    10.649 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.130    11.778    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.108    11.886 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][16]_i_1/O
                         net (fo=1, routed)           0.986    12.872    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][16]_i_1_n_0
    OLOGIC_X0Y40         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y40         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]/C
                         clock pessimism              0.000    14.351    
                         clock uncertainty           -0.035    14.316    
    OLOGIC_X0Y40         FDRE (Setup_fdre_C_D)       -0.877    13.439    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][16]
  -------------------------------------------------------------------
                         required time                         13.439    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 2.125ns (23.788%)  route 6.808ns (76.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 14.296 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.390     4.587    <hidden>
    RAMB36_X2Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.712 r  <hidden>
                         net (fo=128, routed)         6.808    13.520    <hidden>
    SLICE_X14Y36         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.258    14.296    <hidden>
    SLICE_X14Y36         RAMD64E                                      r  <hidden>
                         clock pessimism              0.159    14.455    
                         clock uncertainty           -0.035    14.420    
    SLICE_X14Y36         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.270    14.150    <hidden>
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 2.125ns (23.850%)  route 6.785ns (76.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.390     4.587    <hidden>
    RAMB36_X2Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.712 r  <hidden>
                         net (fo=128, routed)         6.785    13.497    <hidden>
    SLICE_X14Y37         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.259    14.297    <hidden>
    SLICE_X14Y37         RAMD64E                                      r  <hidden>
                         clock pessimism              0.159    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X14Y37         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.270    14.151    <hidden>
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -13.497    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][10]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.739ns (29.232%)  route 4.211ns (70.768%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           1.044     9.468    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.573 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.970    10.544    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.105    10.649 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.057    11.706    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.105    11.811 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][10]_i_1/O
                         net (fo=1, routed)           1.139    12.950    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][10]_i_1_n_0
    OLOGIC_X0Y42         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y42         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][10]/C
                         clock pessimism              0.000    14.351    
                         clock uncertainty           -0.035    14.316    
    OLOGIC_X0Y42         FDSE (Setup_fdse_C_D)       -0.707    13.609    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][14]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.744ns (30.165%)  route 4.038ns (69.835%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           1.044     9.468    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.573 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.970    10.544    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.105    10.649 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.057    11.706    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.110    11.816 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][14]_i_1/O
                         net (fo=1, routed)           0.967    12.783    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][14]_i_1_n_0
    OLOGIC_X0Y35         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.308    14.347    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y35         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][14]/C
                         clock pessimism              0.000    14.347    
                         clock uncertainty           -0.035    14.312    
    OLOGIC_X0Y35         FDSE (Setup_fdse_C_D)       -0.870    13.442    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][14]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.744ns (30.543%)  route 3.967ns (69.457%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 14.347 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           1.044     9.468    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.573 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.970    10.544    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.105    10.649 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.154    11.803    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.110    11.913 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][2]_i_1/O
                         net (fo=1, routed)           0.798    12.711    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][2]_i_1_n_0
    OLOGIC_X0Y33         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.308    14.347    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y33         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]/C
                         clock pessimism              0.000    14.347    
                         clock uncertainty           -0.035    14.312    
    OLOGIC_X0Y33         FDSE (Setup_fdse_C_D)       -0.870    13.442    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 2.125ns (24.087%)  route 6.697ns (75.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.390     4.587    <hidden>
    RAMB36_X2Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.712 r  <hidden>
                         net (fo=128, routed)         6.697    13.409    <hidden>
    SLICE_X14Y39         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.260    14.298    <hidden>
    SLICE_X14Y39         RAMD64E                                      r  <hidden>
                         clock pessimism              0.159    14.457    
                         clock uncertainty           -0.035    14.422    
    SLICE_X14Y39         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.270    14.152    <hidden>
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][12]/D
                            (rising edge-triggered cell FDSE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.739ns (29.667%)  route 4.123ns (70.333%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 14.351 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           1.044     9.468    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.573 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.970    10.544    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.105    10.649 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.130    11.778    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.105    11.883 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][12]_i_1/O
                         net (fo=1, routed)           0.979    12.863    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][12]_i_1_n_0
    OLOGIC_X0Y41         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.312    14.351    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y41         FDSE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][12]/C
                         clock pessimism              0.000    14.351    
                         clock uncertainty           -0.035    14.316    
    OLOGIC_X0Y41         FDSE (Setup_fdse_C_D)       -0.707    13.609    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                         -12.863    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 ft601_txe_n
                            (input port clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.741ns (30.643%)  route 3.941ns (69.357%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Input Delay:            7.000ns
  Clock Path Skew:        4.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    AA8                                               0.000     7.000 f  ft601_txe_n (IN)
                         net (fo=0)                   0.000     7.000    ft601_txe_n
    AA8                  IBUF (Prop_ibuf_I_O)         1.424     8.424 f  ft601_txe_n_IBUF_inst/O
                         net (fo=5, routed)           1.044     9.468    i_pcileech_com/i_pcileech_ft601/ft601_txe_n_IBUF
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.105     9.573 r  i_pcileech_com/i_pcileech_ft601/FWD_inferred_i_1/O
                         net (fo=12, routed)          0.970    10.544    i_pcileech_com/i_pcileech_ft601/FWD
    SLICE_X28Y14         LUT5 (Prop_lut5_I1_O)        0.105    10.649 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3/O
                         net (fo=32, routed)          1.153    11.802    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][31]_i_3_n_0
    SLICE_X9Y26          LUT3 (Prop_lut3_I1_O)        0.107    11.909 r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][5]_i_1/O
                         net (fo=1, routed)           0.774    12.683    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT[0][5]_i_1_n_0
    OLOGIC_X0Y30         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303    14.341    i_pcileech_com/i_pcileech_ft601/CLK
    OLOGIC_X0Y30         FDRE                                         r  i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]/C
                         clock pessimism              0.000    14.341    
                         clock uncertainty           -0.035    14.306    
    OLOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.876    13.430    i_pcileech_com/i_pcileech_ft601/FT601_DATA_OUT_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 2.125ns (24.112%)  route 6.688ns (75.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 14.297 - 10.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.390     4.587    <hidden>
    RAMB36_X2Y16         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.712 r  <hidden>
                         net (fo=128, routed)         6.688    13.400    <hidden>
    SLICE_X12Y37         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.259    14.297    <hidden>
    SLICE_X12Y37         RAMD64E                                      r  <hidden>
                         clock pessimism              0.159    14.456    
                         clock uncertainty           -0.035    14.421    
    SLICE_X12Y37         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.270    14.151    <hidden>
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                  0.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.561%)  route 0.175ns (55.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.551     1.471    <hidden>
    SLICE_X37Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  <hidden>
                         net (fo=320, routed)         0.175     1.787    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.816     1.982    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.498     1.484    
    SLICE_X38Y72         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.561%)  route 0.175ns (55.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.551     1.471    <hidden>
    SLICE_X37Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  <hidden>
                         net (fo=320, routed)         0.175     1.787    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.816     1.982    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.498     1.484    
    SLICE_X38Y72         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.561%)  route 0.175ns (55.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.551     1.471    <hidden>
    SLICE_X37Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  <hidden>
                         net (fo=320, routed)         0.175     1.787    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.816     1.982    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.498     1.484    
    SLICE_X38Y72         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.561%)  route 0.175ns (55.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.551     1.471    <hidden>
    SLICE_X37Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  <hidden>
                         net (fo=320, routed)         0.175     1.787    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.816     1.982    <hidden>
    SLICE_X38Y72         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.498     1.484    
    SLICE_X38Y72         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.724    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.559     1.479    <hidden>
    SLICE_X40Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=320, routed)         0.212     1.832    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.827     1.993    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X38Y60         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.559     1.479    <hidden>
    SLICE_X40Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=320, routed)         0.212     1.832    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.827     1.993    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X38Y60         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.559     1.479    <hidden>
    SLICE_X40Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=320, routed)         0.212     1.832    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.827     1.993    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X38Y60         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.980%)  route 0.212ns (60.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.559     1.479    <hidden>
    SLICE_X40Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  <hidden>
                         net (fo=320, routed)         0.212     1.832    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.827     1.993    <hidden>
    SLICE_X38Y60         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.479     1.514    
    SLICE_X38Y60         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.356%)  route 0.109ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.553     1.473    <hidden>
    SLICE_X36Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  <hidden>
                         net (fo=320, routed)         0.109     1.723    <hidden>
    SLICE_X38Y29         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.821     1.986    <hidden>
    SLICE_X38Y29         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.499     1.488    
    SLICE_X38Y29         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.658    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD64E clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.356%)  route 0.109ns (43.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.553     1.473    <hidden>
    SLICE_X36Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  <hidden>
                         net (fo=320, routed)         0.109     1.723    <hidden>
    SLICE_X38Y29         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.821     1.986    <hidden>
    SLICE_X38Y29         RAMD64E                                      r  <hidden>
                         clock pessimism             -0.499     1.488    
    SLICE_X38Y29         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.658    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         net_ft601_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ft601_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y15  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y11  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y9   <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X54Y56  <hidden>
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X54Y56  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X64Y64  <hidden>
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X54Y56  <hidden>
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X54Y56  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pcie_sys_clk_p
  To Clock:  pcie_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 1.696ns (78.752%)  route 0.458ns (21.248%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.515 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.515    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.613 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.878 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.878    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_6
    SLICE_X57Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.878    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.612ns (77.890%)  route 0.458ns (22.110%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 12.596 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.515 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.515    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.613 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.613    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.794 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.794    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]_i_1_n_7
    SLICE_X57Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.178    12.596    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]/C
                         clock pessimism              1.099    13.695    
                         clock uncertainty           -0.035    13.660    
    SLICE_X57Y108        FDRE (Setup_fdre_C_D)        0.059    13.719    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[24]
  -------------------------------------------------------------------
                         required time                         13.719    
                         arrival time                          -5.794    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 1.598ns (77.739%)  route 0.458ns (22.261%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.515 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.515    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.780 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.780    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_6
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[21]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.593ns (77.685%)  route 0.458ns (22.315%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.515 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.515    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.775 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.775    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             8.005ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 1.533ns (77.012%)  route 0.458ns (22.988%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.515 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.515    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.715 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.715    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_5
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[22]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  8.005    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 1.514ns (76.791%)  route 0.458ns (23.209%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.515 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.515    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.696 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.696    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_7
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 1.500ns (76.625%)  route 0.458ns (23.375%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.682 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.682    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_6
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[17]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.043ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 1.495ns (76.565%)  route 0.458ns (23.435%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.677 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.677    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  8.043    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 1.435ns (75.822%)  route 0.458ns (24.178%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.617 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.617    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_5
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[18]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.122ns  (required time - arrival time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pcie_sys_clk_p rise@10.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.416ns (75.577%)  route 0.458ns (24.423%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 12.597 - 10.000 ) 
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.369     3.724    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y102        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.379     4.103 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[1]/Q
                         net (fo=1, routed)           0.458     4.561    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[1]
    SLICE_X57Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.123 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.123    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]_i_1_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.221 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.221    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_0
    SLICE_X57Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.319 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.319    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.417 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.417    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.598 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.598    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_7
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.179    12.597    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]/C
                         clock pessimism              1.099    13.696    
                         clock uncertainty           -0.035    13.661    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.059    13.720    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                  8.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.638     1.579    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.911 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.911    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.909     2.179    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.600     1.579    
    SLICE_X56Y132        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.696    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.632     1.573    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y126        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.905 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.905    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X56Y126        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.902     2.172    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y126        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.599     1.573    
    SLICE_X56Y126        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.690    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.638     1.579    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.910 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.910    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.909     2.179    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.600     1.579    
    SLICE_X56Y132        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.694    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.632     1.573    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y126        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y126        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.904 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.904    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X56Y126        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.902     2.172    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y126        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.599     1.573    
    SLICE_X56Y126        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.688    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.474     0.915    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.941 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.638     1.579    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.911 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.911    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.509     1.241    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pcie_clk_c
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.270 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=9, routed)           0.909     2.179    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X56Y132        SRLC32E                                      r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.600     1.579    
    SLICE_X56Y132        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.688    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.482     0.923    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y104        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/Q
                         net (fo=1, routed)           0.107     1.171    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[11]
    SLICE_X57Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[8]_i_1_n_4
    SLICE_X57Y104        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y104        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
                         clock pessimism             -0.563     0.923    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.105     1.028    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.482     0.923    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y105        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/Q
                         net (fo=1, routed)           0.107     1.171    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[15]
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]_i_1_n_4
    SLICE_X57Y105        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y105        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
                         clock pessimism             -0.563     0.923    
    SLICE_X57Y105        FDRE (Hold_fdre_C_D)         0.105     1.028    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.482     0.923    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/Q
                         net (fo=1, routed)           0.107     1.171    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[19]
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[16]_i_1_n_4
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y106        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]/C
                         clock pessimism             -0.563     0.923    
    SLICE_X57Y106        FDRE (Hold_fdre_C_D)         0.105     1.028    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.485ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.481     0.922    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/Q
                         net (fo=1, routed)           0.107     1.170    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[23]
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.278    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[20]_i_1_n_4
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.753     1.485    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y107        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]/C
                         clock pessimism             -0.563     0.922    
    SLICE_X57Y107        FDRE (Hold_fdre_C_D)         0.105     1.027    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pcie_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pcie_sys_clk_p rise@0.000ns - pcie_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.482     0.923    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y103        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     1.064 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/Q
                         net (fo=1, routed)           0.107     1.171    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg_n_0_[7]
    SLICE_X57Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.279 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.279    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[4]_i_1_n_4
    SLICE_X57Y103        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.754     1.486    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y103        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]/C
                         clock pessimism             -0.563     0.923    
    SLICE_X57Y103        FDRE (Hold_fdre_C_D)         0.105     1.028    i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_clk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17     i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         10.000      8.462      GTPE2_COMMON_X0Y0  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         10.000      8.592      IBUFDS_GTE2_X0Y0   i_pcileech_pcie_a7/refclk_ibuf/I
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y102      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[0]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y104      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[10]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y104      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[11]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[12]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[13]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[14]/C
Min Period        n/a     FDRE/C                  n/a            1.000         10.000      9.000      SLICE_X57Y105      i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y126      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         5.000       4.146      SLICE_X56Y132      i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.729ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.729ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.087ns  (logic 0.348ns (32.000%)  route 0.739ns (68.000%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.739     1.087    <hidden>
    SLICE_X51Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.184   999.816    <hidden>
  -------------------------------------------------------------------
                         required time                        999.816    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                998.729    

Slack (MET) :             998.779ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.009ns  (logic 0.348ns (34.488%)  route 0.661ns (65.512%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.661     1.009    <hidden>
    SLICE_X1Y132         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X1Y132         FDRE (Setup_fdre_C_D)       -0.212   999.788    <hidden>
  -------------------------------------------------------------------
                         required time                        999.788    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                998.779    

Slack (MET) :             998.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.981ns  (logic 0.348ns (35.479%)  route 0.633ns (64.521%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.633     0.981    <hidden>
    SLICE_X0Y98          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.210   999.790    <hidden>
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                998.809    

Slack (MET) :             998.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.964ns  (logic 0.348ns (36.103%)  route 0.616ns (63.897%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.616     0.964    <hidden>
    SLICE_X0Y129         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.208   999.792    <hidden>
  -------------------------------------------------------------------
                         required time                        999.792    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                998.828    

Slack (MET) :             998.846ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.944ns  (logic 0.348ns (36.861%)  route 0.596ns (63.139%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.596     0.944    <hidden>
    SLICE_X0Y99          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)       -0.210   999.790    <hidden>
  -------------------------------------------------------------------
                         required time                        999.790    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                998.846    

Slack (MET) :             998.897ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.896ns  (logic 0.348ns (38.827%)  route 0.548ns (61.173%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.548     0.896    <hidden>
    SLICE_X5Y98          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.207   999.793    <hidden>
  -------------------------------------------------------------------
                         required time                        999.793    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                998.897    

Slack (MET) :             998.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.005ns  (logic 0.379ns (37.725%)  route 0.626ns (62.275%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  <hidden>
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.626     1.005    <hidden>
    SLICE_X0Y98          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)       -0.075   999.925    <hidden>
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                998.920    

Slack (MET) :             998.921ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.007ns  (logic 0.379ns (37.635%)  route 0.628ns (62.365%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.628     1.007    <hidden>
    SLICE_X0Y129         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y129         FDRE (Setup_fdre_C_D)       -0.072   999.928    <hidden>
  -------------------------------------------------------------------
                         required time                        999.928    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                998.921    

Slack (MET) :             998.934ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.991ns  (logic 0.379ns (38.242%)  route 0.612ns (61.758%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.612     0.991    <hidden>
    SLICE_X29Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y121        FDRE (Setup_fdre_C_D)       -0.075   999.925    <hidden>
  -------------------------------------------------------------------
                         required time                        999.925    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                998.934    

Slack (MET) :             998.937ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.897ns  (logic 0.348ns (38.795%)  route 0.549ns (61.205%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y147        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X31Y147        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.549     0.897    <hidden>
    SLICE_X30Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y147        FDRE (Setup_fdre_C_D)       -0.166   999.834    <hidden>
  -------------------------------------------------------------------
                         required time                        999.834    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                998.937    





---------------------------------------------------------------------------------------------------
From Clock:  net_ft601_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.705ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.087ns  (logic 0.348ns (32.006%)  route 0.739ns (67.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80                                      0.000     0.000 r  <hidden>
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.739     1.087    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.120ns  (logic 0.379ns (33.826%)  route 0.741ns (66.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80                                      0.000     0.000 r  <hidden>
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.741     1.120    <hidden>
    SLICE_X61Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.811ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.114ns  (logic 0.379ns (34.036%)  route 0.735ns (65.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80                                      0.000     0.000 r  <hidden>
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.735     1.114    <hidden>
    SLICE_X63Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  8.811    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.066ns  (logic 0.379ns (35.541%)  route 0.687ns (64.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80                                      0.000     0.000 r  <hidden>
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.687     1.066    <hidden>
    SLICE_X65Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.920ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.379ns (37.609%)  route 0.629ns (62.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67                                       0.000     0.000 r  <hidden>
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.629     1.008    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)       -0.072     9.928    <hidden>
  -------------------------------------------------------------------
                         required time                          9.928    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.920    

Slack (MET) :             8.922ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.005ns  (logic 0.379ns (37.715%)  route 0.626ns (62.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83                                      0.000     0.000 r  <hidden>
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.626     1.005    <hidden>
    SLICE_X65Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                  8.922    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.862ns  (logic 0.348ns (40.370%)  route 0.514ns (59.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80                                      0.000     0.000 r  <hidden>
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.514     0.862    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y84         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.936ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.989ns  (logic 0.379ns (38.319%)  route 0.610ns (61.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80                                      0.000     0.000 r  <hidden>
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.610     0.989    <hidden>
    SLICE_X65Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y80         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  8.936    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.833ns  (logic 0.348ns (41.753%)  route 0.485ns (58.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66                                       0.000     0.000 r  <hidden>
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.485     0.833    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             8.986ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.201%)  route 0.458ns (56.799%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81                                      0.000     0.000 r  <hidden>
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.458     0.806    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y84         FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  8.986    





---------------------------------------------------------------------------------------------------
From Clock:  net_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.590ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.348ns (28.989%)  route 0.852ns (71.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66                                       0.000     0.000 r  <hidden>
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.852     1.200    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.166ns  (logic 0.379ns (32.494%)  route 0.787ns (67.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80                                      0.000     0.000 r  <hidden>
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.787     1.166    <hidden>
    SLICE_X58Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.995ns  (logic 0.348ns (34.989%)  route 0.647ns (65.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80                                      0.000     0.000 r  <hidden>
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.647     0.995    <hidden>
    SLICE_X61Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y79         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.015ns  (logic 0.379ns (37.322%)  route 0.636ns (62.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78                                      0.000     0.000 r  <hidden>
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.636     1.015    <hidden>
    SLICE_X59Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  8.910    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.881ns  (logic 0.348ns (39.512%)  route 0.533ns (60.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80                                      0.000     0.000 r  <hidden>
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.533     0.881    <hidden>
    SLICE_X58Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)       -0.208     9.792    <hidden>
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.913ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.014ns  (logic 0.379ns (37.364%)  route 0.635ns (62.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80                                      0.000     0.000 r  <hidden>
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.635     1.014    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  8.913    

Slack (MET) :             8.928ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.250%)  route 0.517ns (59.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80                                      0.000     0.000 r  <hidden>
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.517     0.865    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y80         FDRE (Setup_fdre_C_D)       -0.207     9.793    <hidden>
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  8.928    

Slack (MET) :             8.954ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.973ns  (logic 0.379ns (38.957%)  route 0.594ns (61.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66                                       0.000     0.000 r  <hidden>
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.594     0.973    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)       -0.073     9.927    <hidden>
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  8.954    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.816ns  (logic 0.348ns (42.643%)  route 0.468ns (57.357%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78                                      0.000     0.000 r  <hidden>
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.468     0.816    <hidden>
    SLICE_X61Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y78         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.975ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             net_ft601_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.815ns  (logic 0.348ns (42.681%)  route 0.467ns (57.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66                                       0.000     0.000 r  <hidden>
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.467     0.815    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  8.975    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_clk
  To Clock:  net_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.379ns (9.613%)  route 3.564ns (90.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.564     8.552    <hidden>
    SLICE_X4Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.303    14.339    <hidden>
    SLICE_X4Y70          FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.331    14.214    <hidden>
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.379ns (9.613%)  route 3.564ns (90.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.564     8.552    <hidden>
    SLICE_X4Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.303    14.339    <hidden>
    SLICE_X4Y70          FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.331    14.214    <hidden>
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.379ns (9.613%)  route 3.564ns (90.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.564     8.552    <hidden>
    SLICE_X4Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.303    14.339    <hidden>
    SLICE_X4Y70          FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X4Y70          FDCE (Recov_fdce_C_CLR)     -0.331    14.214    <hidden>
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.379ns (9.622%)  route 3.560ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.560     8.548    <hidden>
    SLICE_X5Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.303    14.339    <hidden>
    SLICE_X5Y70          FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X5Y70          FDCE (Recov_fdce_C_CLR)     -0.331    14.214    <hidden>
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.379ns (9.622%)  route 3.560ns (90.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.560     8.548    <hidden>
    SLICE_X5Y70          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.303    14.339    <hidden>
    SLICE_X5Y70          FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.580    
                         clock uncertainty           -0.035    14.545    
    SLICE_X5Y70          FDCE (Recov_fdce_C_CLR)     -0.331    14.214    <hidden>
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.379ns (10.418%)  route 3.259ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.259     8.247    <hidden>
    SLICE_X3Y72          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302    14.338    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y72          FDCE (Recov_fdce_C_CLR)     -0.331    14.197    <hidden>
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.379ns (10.418%)  route 3.259ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.259     8.247    <hidden>
    SLICE_X3Y72          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302    14.338    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y72          FDCE (Recov_fdce_C_CLR)     -0.331    14.197    <hidden>
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.379ns (10.418%)  route 3.259ns (89.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.259     8.247    <hidden>
    SLICE_X3Y72          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302    14.338    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X3Y72          FDCE (Recov_fdce_C_CLR)     -0.331    14.197    <hidden>
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.379ns (11.189%)  route 3.008ns (88.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.413     4.609    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.379     4.988 f  <hidden>
                         net (fo=77, routed)          3.008     7.997    <hidden>
    SLICE_X7Y74          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.298    14.334    <hidden>
    SLICE_X7Y74          FDCE                                         r  <hidden>
                         clock pessimism              0.241    14.575    
                         clock uncertainty           -0.035    14.540    
    SLICE_X7Y74          FDCE (Recov_fdce_C_CLR)     -0.331    14.209    <hidden>
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_clk rise@10.000ns - net_clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.379ns (11.626%)  route 2.881ns (88.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.341     4.537    <hidden>
    SLICE_X13Y71         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDPE (Prop_fdpe_C_Q)         0.379     4.916 f  <hidden>
                         net (fo=36, routed)          2.881     7.797    <hidden>
    SLICE_X5Y99          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360    11.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.313    14.349    <hidden>
    SLICE_X5Y99          FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X5Y99          FDCE (Recov_fdce_C_CLR)     -0.331    14.208    <hidden>
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  6.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDCE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.717    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.252%)  route 0.209ns (59.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.627     1.547    <hidden>
    SLICE_X37Y125        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.141     1.688 f  <hidden>
                         net (fo=15, routed)          0.209     1.897    <hidden>
    SLICE_X35Y125        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.898     2.063    <hidden>
    SLICE_X35Y125        FDPE                                         r  <hidden>
                         clock pessimism             -0.254     1.809    
    SLICE_X35Y125        FDPE (Remov_fdpe_C_PRE)     -0.095     1.714    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.553     1.473    <hidden>
    SLICE_X13Y70         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.601 f  <hidden>
                         net (fo=3, routed)           0.116     1.717    <hidden>
    SLICE_X13Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.820     1.984    <hidden>
    SLICE_X13Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.498     1.486    
    SLICE_X13Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.340    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_clk rise@0.000ns - net_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.553     1.473    <hidden>
    SLICE_X13Y70         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.601 f  <hidden>
                         net (fo=3, routed)           0.116     1.717    <hidden>
    SLICE_X13Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.820     1.984    <hidden>
    SLICE_X13Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.498     1.486    
    SLICE_X13Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.340    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.379ns (20.444%)  route 1.475ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.475     6.465    <hidden>
    SLICE_X62Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.302    14.341    <hidden>
    SLICE_X62Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.199    <hidden>
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.379ns (20.444%)  route 1.475ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.475     6.465    <hidden>
    SLICE_X62Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.302    14.341    <hidden>
    SLICE_X62Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.199    <hidden>
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.734ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.379ns (20.444%)  route 1.475ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.475     6.465    <hidden>
    SLICE_X62Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.302    14.341    <hidden>
    SLICE_X62Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X62Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.199    <hidden>
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  7.734    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.379ns (20.485%)  route 1.471ns (79.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.471     6.462    <hidden>
    SLICE_X63Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.302    14.341    <hidden>
    SLICE_X63Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.199    <hidden>
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.379ns (20.485%)  route 1.471ns (79.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.471     6.462    <hidden>
    SLICE_X63Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.302    14.341    <hidden>
    SLICE_X63Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X63Y75         FDCE (Recov_fdce_C_CLR)     -0.331    14.199    <hidden>
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.379ns (20.444%)  route 1.475ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.341ns = ( 14.341 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.475     6.465    <hidden>
    SLICE_X62Y75         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.302    14.341    <hidden>
    SLICE_X62Y75         FDPE                                         r  <hidden>
                         clock pessimism              0.225    14.566    
                         clock uncertainty           -0.035    14.530    
    SLICE_X62Y75         FDPE (Recov_fdpe_C_PRE)     -0.292    14.238    <hidden>
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -6.465    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.379ns (21.706%)  route 1.367ns (78.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.367     6.358    <hidden>
    SLICE_X62Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303    14.342    <hidden>
    SLICE_X62Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.331    14.200    <hidden>
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.379ns (21.706%)  route 1.367ns (78.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.367     6.358    <hidden>
    SLICE_X62Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303    14.342    <hidden>
    SLICE_X62Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.331    14.200    <hidden>
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.379ns (21.706%)  route 1.367ns (78.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.367     6.358    <hidden>
    SLICE_X62Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303    14.342    <hidden>
    SLICE_X62Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.331    14.200    <hidden>
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  7.843    

Slack (MET) :             7.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (net_ft601_clk rise@10.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.379ns (21.706%)  route 1.367ns (78.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns = ( 14.342 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.414     4.612    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.379     4.991 f  <hidden>
                         net (fo=76, routed)          1.367     6.358    <hidden>
    SLICE_X62Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000    10.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357    11.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    12.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.303    14.342    <hidden>
    SLICE_X62Y76         FDCE                                         r  <hidden>
                         clock pessimism              0.225    14.567    
                         clock uncertainty           -0.035    14.531    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.331    14.200    <hidden>
  -------------------------------------------------------------------
                         required time                         14.200    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  7.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.850%)  route 0.167ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.167     1.817    <hidden>
    SLICE_X4Y64          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X4Y64          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.850%)  route 0.167ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.167     1.817    <hidden>
    SLICE_X4Y64          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X4Y64          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.850%)  route 0.167ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.167     1.817    <hidden>
    SLICE_X4Y64          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X4Y64          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.850%)  route 0.167ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.167     1.817    <hidden>
    SLICE_X4Y64          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X4Y64          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.850%)  route 0.167ns (54.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.167     1.817    <hidden>
    SLICE_X4Y64          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X4Y64          FDCE                                         r  <hidden>
                         clock pessimism             -0.479     1.543    
    SLICE_X4Y64          FDCE (Remov_fdce_C_CLR)     -0.092     1.451    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.494%)  route 0.216ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.216     1.866    <hidden>
    SLICE_X3Y65          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.857     2.023    <hidden>
    SLICE_X3Y65          FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.523    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.494%)  route 0.216ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.216     1.866    <hidden>
    SLICE_X3Y65          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.857     2.023    <hidden>
    SLICE_X3Y65          FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.523    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.494%)  route 0.216ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.216     1.866    <hidden>
    SLICE_X3Y65          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.857     2.023    <hidden>
    SLICE_X3Y65          FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.523    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.494%)  route 0.216ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.216     1.866    <hidden>
    SLICE_X3Y65          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.857     2.023    <hidden>
    SLICE_X3Y65          FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.523    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (net_ft601_clk rise@0.000ns - net_ft601_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.494%)  route 0.216ns (60.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 f  <hidden>
                         net (fo=15, routed)          0.216     1.866    <hidden>
    SLICE_X3Y65          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.857     2.023    <hidden>
    SLICE_X3Y65          FDCE                                         r  <hidden>
                         clock pessimism             -0.500     1.523    
    SLICE_X3Y65          FDCE (Remov_fdce_C_CLR)     -0.092     1.431    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.435    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  net_clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.778ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.032%)  route 0.768ns (66.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94                                       0.000     0.000 r  <hidden>
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.768     1.147    <hidden>
    SLICE_X1Y90          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.989ns  (logic 0.348ns (35.179%)  route 0.641ns (64.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96                                      0.000     0.000 r  <hidden>
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.641     0.989    <hidden>
    SLICE_X47Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.999ns  (logic 0.348ns (34.848%)  route 0.651ns (65.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87                                       0.000     0.000 r  <hidden>
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.651     0.999    <hidden>
    SLICE_X0Y87          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.184     9.816    <hidden>
  -------------------------------------------------------------------
                         required time                          9.816    
                         arrival time                          -0.999    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.968ns  (logic 0.348ns (35.957%)  route 0.620ns (64.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94                                       0.000     0.000 r  <hidden>
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.620     0.968    <hidden>
    SLICE_X0Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y94          FDRE (Setup_fdre_C_D)       -0.209     9.791    <hidden>
  -------------------------------------------------------------------
                         required time                          9.791    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                  8.823    

Slack (MET) :             8.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.046ns  (logic 0.379ns (36.219%)  route 0.667ns (63.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y114                                     0.000     0.000 r  <hidden>
    SLICE_X21Y114        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.667     1.046    <hidden>
    SLICE_X19Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y114        FDRE (Setup_fdre_C_D)       -0.070     9.930    <hidden>
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                  8.884    

Slack (MET) :             8.909ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.876ns  (logic 0.348ns (39.708%)  route 0.528ns (60.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y114                                     0.000     0.000 r  <hidden>
    SLICE_X21Y114        FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.528     0.876    <hidden>
    SLICE_X19Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y114        FDRE (Setup_fdre_C_D)       -0.215     9.785    <hidden>
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  8.909    

Slack (MET) :             8.919ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.875ns  (logic 0.348ns (39.778%)  route 0.527ns (60.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125                                      0.000     0.000 r  <hidden>
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.527     0.875    <hidden>
    SLICE_X0Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.206     9.794    <hidden>
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  8.919    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.363%)  route 0.493ns (58.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94                                       0.000     0.000 r  <hidden>
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.493     0.841    <hidden>
    SLICE_X0Y93          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)       -0.212     9.788    <hidden>
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.973ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.817ns  (logic 0.348ns (42.594%)  route 0.469ns (57.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125                                      0.000     0.000 r  <hidden>
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  <hidden>
                         net (fo=1, routed)           0.469     0.817    <hidden>
    SLICE_X0Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)       -0.210     9.790    <hidden>
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  8.973    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.933ns  (logic 0.379ns (40.622%)  route 0.554ns (59.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99                                       0.000     0.000 r  <hidden>
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  <hidden>
                         net (fo=1, routed)           0.554     0.933    <hidden>
    SLICE_X9Y99          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)       -0.075     9.925    <hidden>
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  8.992    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2400 Endpoints
Min Delay          2400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.847ns  (logic 1.679ns (7.347%)  route 21.169ns (92.653%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.931    22.847    <hidden>
    SLICE_X4Y71          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.847ns  (logic 1.679ns (7.347%)  route 21.169ns (92.653%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       10.931    22.847    <hidden>
    SLICE_X4Y71          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.934ns  (logic 1.679ns (8.019%)  route 19.256ns (91.981%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.018    20.934    <hidden>
    SLICE_X1Y148         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.934ns  (logic 1.679ns (8.019%)  route 19.256ns (91.981%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.018    20.934    <hidden>
    SLICE_X1Y148         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.990ns  (logic 1.679ns (8.398%)  route 18.311ns (91.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        8.074    19.990    <hidden>
    SLICE_X29Y145        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.990ns  (logic 1.679ns (8.398%)  route 18.311ns (91.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        8.074    19.990    <hidden>
    SLICE_X29Y145        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.173ns  (logic 1.679ns (8.755%)  route 17.494ns (91.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.257    19.173    <hidden>
    SLICE_X16Y146        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.173ns  (logic 1.679ns (8.755%)  route 17.494ns (91.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.257    19.173    <hidden>
    SLICE_X16Y146        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.963ns  (logic 1.679ns (9.345%)  route 16.284ns (90.655%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        6.046    17.963    <hidden>
    SLICE_X26Y120        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.963ns  (logic 1.679ns (9.345%)  route 16.284ns (90.655%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        6.046    17.963    <hidden>
    SLICE_X26Y120        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.611%)  route 0.206ns (59.389%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.206     0.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y109        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.611%)  route 0.206ns (59.389%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.206     0.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y109        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[52]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.611%)  route 0.206ns (59.389%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.206     0.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y109        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[52]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/trn_in_packet_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.611%)  route 0.206ns (59.389%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.206     0.347    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tkeep_reg[7]_0
    SLICE_X49Y109        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/trn_in_packet_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[50]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.301     0.442    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[50]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[54]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.301     0.442    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[54]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[55]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.301     0.442    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[55]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.141ns (31.879%)  route 0.301ns (68.121%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.301     0.442    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X49Y107        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[20]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.415%)  route 0.323ns (69.585%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.323     0.464    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X39Y111        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[51]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.415%)  route 0.323ns (69.585%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y111        FDPE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/C
    SLICE_X49Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/user_reset_out_reg/Q
                         net (fo=206, routed)         0.323     0.464    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[0]_0
    SLICE_X39Y111        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[51]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  

Max Delay          3649 Endpoints
Min Delay          3697 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.173ns  (logic 2.422ns (8.302%)  route 26.751ns (91.698%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.604    33.812    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X40Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.173ns  (logic 2.422ns (8.302%)  route 26.751ns (91.698%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.604    33.812    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X40Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.173ns  (logic 2.422ns (8.302%)  route 26.751ns (91.698%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.604    33.812    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X40Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.044ns  (logic 2.422ns (8.339%)  route 26.622ns (91.661%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.474    33.683    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.044ns  (logic 2.422ns (8.339%)  route 26.622ns (91.661%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.474    33.683    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.928ns  (logic 2.422ns (8.373%)  route 26.506ns (91.627%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    33.567    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.928ns  (logic 2.422ns (8.373%)  route 26.506ns (91.627%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    33.567    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X37Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.928ns  (logic 2.422ns (8.373%)  route 26.506ns (91.627%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    33.567    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.928ns  (logic 2.422ns (8.373%)  route 26.506ns (91.627%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    33.567    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.928ns  (logic 2.422ns (8.373%)  route 26.506ns (91.627%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    31.939    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    32.209 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    33.567    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X37Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.519%)  route 0.095ns (42.481%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.480    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  <hidden>
                         net (fo=1, routed)           0.095     1.702    <hidden>
    SLICE_X45Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.443%)  route 0.095ns (42.557%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.480    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  <hidden>
                         net (fo=1, routed)           0.095     1.703    <hidden>
    SLICE_X45Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.855%)  route 0.095ns (40.144%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.480    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.095     1.715    <hidden>
    SLICE_X45Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.780%)  route 0.095ns (40.221%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.480    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.095     1.716    <hidden>
    SLICE_X45Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.141ns (60.368%)  route 0.093ns (39.632%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.591     1.511    <hidden>
    SLICE_X3Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  <hidden>
                         net (fo=1, routed)           0.093     1.744    <hidden>
    SLICE_X1Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.558%)  route 0.100ns (41.442%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.591     1.511    <hidden>
    SLICE_X3Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  <hidden>
                         net (fo=1, routed)           0.100     1.752    <hidden>
    SLICE_X0Y94          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.638%)  route 0.152ns (54.362%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.480    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  <hidden>
                         net (fo=1, routed)           0.152     1.760    <hidden>
    SLICE_X45Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.330%)  route 0.151ns (51.670%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.561     1.481    <hidden>
    SLICE_X47Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  <hidden>
                         net (fo=1, routed)           0.151     1.772    <hidden>
    SLICE_X45Y98         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.663%)  route 0.155ns (52.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.560     1.480    <hidden>
    SLICE_X47Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  <hidden>
                         net (fo=1, routed)           0.155     1.776    <hidden>
    SLICE_X43Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.475%)  route 0.056ns (28.525%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.660     1.580    <hidden>
    SLICE_X1Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  <hidden>
                         net (fo=1, routed)           0.056     1.777    <hidden>
    SLICE_X0Y125         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay           202 Endpoints
Min Delay           250 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.081ns  (logic 1.679ns (7.273%)  route 21.403ns (92.727%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.165    23.081    <hidden>
    SLICE_X13Y70         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.236     4.272    <hidden>
    SLICE_X13Y70         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.081ns  (logic 1.679ns (7.273%)  route 21.403ns (92.727%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.165    23.081    <hidden>
    SLICE_X13Y70         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.236     4.272    <hidden>
    SLICE_X13Y70         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.457ns  (logic 1.679ns (7.823%)  route 19.778ns (92.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.540    21.457    <hidden>
    SLICE_X30Y148        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.398     4.434    <hidden>
    SLICE_X30Y148        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.457ns  (logic 1.679ns (7.823%)  route 19.778ns (92.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.540    21.457    <hidden>
    SLICE_X30Y148        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.398     4.434    <hidden>
    SLICE_X30Y148        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.094ns  (logic 1.679ns (7.958%)  route 19.415ns (92.042%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.178    21.094    <hidden>
    SLICE_X1Y145         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.470     4.506    <hidden>
    SLICE_X1Y145         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.094ns  (logic 1.679ns (7.958%)  route 19.415ns (92.042%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        9.178    21.094    <hidden>
    SLICE_X1Y145         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.470     4.506    <hidden>
    SLICE_X1Y145         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.597ns  (logic 1.679ns (8.566%)  route 17.918ns (91.434%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.680    19.597    <hidden>
    SLICE_X19Y148        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.401     4.437    <hidden>
    SLICE_X19Y148        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        19.597ns  (logic 1.679ns (8.566%)  route 17.918ns (91.434%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        7.680    19.597    <hidden>
    SLICE_X19Y148        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.401     4.437    <hidden>
    SLICE_X19Y148        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.967ns  (logic 1.679ns (9.343%)  route 16.288ns (90.657%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        6.050    17.967    <hidden>
    SLICE_X22Y121        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.388     4.424    <hidden>
    SLICE_X22Y121        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        17.967ns  (logic 1.679ns (9.343%)  route 16.288ns (90.657%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        4.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)        6.050    17.967    <hidden>
    SLICE_X22Y121        FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.388     4.424    <hidden>
    SLICE_X22Y121        FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.057     0.185    <hidden>
    SLICE_X49Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.831     1.995    <hidden>
    SLICE_X49Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.400%)  route 0.056ns (28.600%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.056     0.197    <hidden>
    SLICE_X0Y101         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.949     2.114    <hidden>
    SLICE_X0Y101         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.988%)  route 0.101ns (44.012%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.101     0.229    <hidden>
    SLICE_X45Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.830     1.994    <hidden>
    SLICE_X45Y94         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.583%)  route 0.102ns (44.417%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y149        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X25Y149        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.102     0.230    <hidden>
    SLICE_X26Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.917     2.082    <hidden>
    SLICE_X26Y148        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.231%)  route 0.104ns (44.769%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.104     0.232    <hidden>
    SLICE_X1Y127         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.935     2.100    <hidden>
    SLICE_X1Y127         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.525%)  route 0.107ns (45.475%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y146        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X28Y146        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.107     0.235    <hidden>
    SLICE_X29Y147        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.916     2.081    <hidden>
    SLICE_X29Y147        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.129%)  route 0.108ns (45.871%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X19Y116        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.108     0.236    <hidden>
    SLICE_X19Y117        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.909     2.074    <hidden>
    SLICE_X19Y117        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.774%)  route 0.099ns (41.226%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y149        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X25Y149        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=1, routed)           0.099     0.240    <hidden>
    SLICE_X26Y149        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.917     2.082    <hidden>
    SLICE_X26Y149        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.114     0.242    <hidden>
    SLICE_X36Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.899     2.064    <hidden>
    SLICE_X36Y123        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.275%)  route 0.117ns (47.725%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  <hidden>
                         net (fo=1, routed)           0.117     0.245    <hidden>
    SLICE_X0Y101         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.949     2.114    <hidden>
    SLICE_X0Y101         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_clk

Max Delay          2484 Endpoints
Min Delay          2484 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[11]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[13]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[21]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[25]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[3]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[5]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.896ns  (logic 2.419ns (9.341%)  route 23.477ns (90.659%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    30.534    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.748ns  (logic 2.419ns (9.395%)  route 23.329ns (90.605%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.573    30.387    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395     4.431    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.748ns  (logic 2.419ns (9.395%)  route 23.329ns (90.605%))
  Logic Levels:           12  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    17.823    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    17.938 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    29.547    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    29.814 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.573    30.387    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395     4.431    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.597     1.517    clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  tickcount64_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y6          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  tickcount64_reg[2]/Q
                         net (fo=1, routed)           0.118     1.775    tickcount64_reg_n_0_[2]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  tickcount64_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.886    tickcount64_reg[0]_i_2_n_5
    SLICE_X62Y6          FDRE                                         r  tickcount64_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.868     2.032    clk_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  tickcount64_reg[2]/C

Slack:                    inf
  Source:                 tickcount64_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.588     1.508    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  tickcount64_reg[58]/Q
                         net (fo=3, routed)           0.129     1.778    tickcount64_reg[58]
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  tickcount64_reg[56]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.889    tickcount64_reg[56]_i_1__1_n_5
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.857     2.021    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[58]/C

Slack:                    inf
  Source:                 tickcount64_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.589     1.509    clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  tickcount64_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tickcount64_reg[54]/Q
                         net (fo=3, routed)           0.129     1.779    tickcount64_reg[54]
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  tickcount64_reg[52]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.890    tickcount64_reg[52]_i_1__1_n_5
    SLICE_X62Y19         FDRE                                         r  tickcount64_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.858     2.022    clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  tickcount64_reg[54]/C

Slack:                    inf
  Source:                 tickcount64_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.590     1.510    clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  tickcount64_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  tickcount64_reg[50]/Q
                         net (fo=3, routed)           0.129     1.780    tickcount64_reg[50]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  tickcount64_reg[48]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.891    tickcount64_reg[48]_i_1__1_n_5
    SLICE_X62Y18         FDRE                                         r  tickcount64_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.859     2.023    clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  tickcount64_reg[50]/C

Slack:                    inf
  Source:                 tickcount64_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.593     1.513    clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  tickcount64_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  tickcount64_reg[30]/Q
                         net (fo=3, routed)           0.129     1.783    tickcount64_reg[30]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  tickcount64_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.894    tickcount64_reg[28]_i_1__1_n_5
    SLICE_X62Y13         FDRE                                         r  tickcount64_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.863     2.027    clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  tickcount64_reg[30]/C

Slack:                    inf
  Source:                 tickcount64_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.595     1.515    clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  tickcount64_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tickcount64_reg[18]/Q
                         net (fo=2, routed)           0.129     1.785    tickcount64_reg[18]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  tickcount64_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.896    tickcount64_reg[16]_i_1__1_n_5
    SLICE_X62Y10         FDRE                                         r  tickcount64_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.866     2.030    clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  tickcount64_reg[18]/C

Slack:                    inf
  Source:                 tickcount64_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.595     1.515    clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  tickcount64_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  tickcount64_reg[22]/Q
                         net (fo=2, routed)           0.129     1.785    tickcount64_reg[22]
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  tickcount64_reg[20]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.896    tickcount64_reg[20]_i_1__1_n_5
    SLICE_X62Y11         FDRE                                         r  tickcount64_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.866     2.030    clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  tickcount64_reg[22]/C

Slack:                    inf
  Source:                 tickcount64_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.596     1.516    clk_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  tickcount64_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tickcount64_reg[10]/Q
                         net (fo=2, routed)           0.129     1.786    tickcount64_reg[10]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  tickcount64_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.897    tickcount64_reg[8]_i_1__2_n_5
    SLICE_X62Y8          FDRE                                         r  tickcount64_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  tickcount64_reg[10]/C

Slack:                    inf
  Source:                 tickcount64_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.596     1.516    clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  tickcount64_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tickcount64_reg[14]/Q
                         net (fo=2, routed)           0.129     1.786    tickcount64_reg[14]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  tickcount64_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.897    tickcount64_reg[12]_i_1__2_n_5
    SLICE_X62Y9          FDRE                                         r  tickcount64_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X62Y9          FDRE                                         r  tickcount64_reg[14]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tickcount64_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.730%)  route 0.131ns (34.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.596     1.516    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.131     1.788    tickcount64_reg[6]
    SLICE_X62Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  tickcount64_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.899    tickcount64_reg[4]_i_1__2_n_5
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.867     2.031    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_clk

Max Delay            68 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.627ns (36.390%)  route 2.844ns (63.610%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.425     4.623    i_pcileech_com/CLK
    SLICE_X4Y50          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.379     5.002 f  i_pcileech_com/tickcount64_com_reg[8]/Q
                         net (fo=2, routed)           1.061     6.062    i_pcileech_com/tickcount64_com_reg[8]
    SLICE_X5Y53          LUT2 (Prop_lut2_I0_O)        0.105     6.167 r  i_pcileech_com/rst1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.167    i_pcileech_com/rst1_carry__0_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.607 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.607    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.705 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.705    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.803 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.803    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.901 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.901    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.999 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.999    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.097 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.097    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.195 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.361     8.556    i_pcileech_com/rst1
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.115     8.671 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.423     9.094    <hidden>
    SLICE_X7Y67          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.306     4.342    <hidden>
    SLICE_X7Y67          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.471ns  (logic 1.627ns (36.390%)  route 2.844ns (63.610%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.425     4.623    i_pcileech_com/CLK
    SLICE_X4Y50          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.379     5.002 f  i_pcileech_com/tickcount64_com_reg[8]/Q
                         net (fo=2, routed)           1.061     6.062    i_pcileech_com/tickcount64_com_reg[8]
    SLICE_X5Y53          LUT2 (Prop_lut2_I0_O)        0.105     6.167 r  i_pcileech_com/rst1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.167    i_pcileech_com/rst1_carry__0_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.607 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.607    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.705 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.705    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.803 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.803    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.901 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.901    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.999 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.999    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.097 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.097    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.195 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.361     8.556    i_pcileech_com/rst1
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.115     8.671 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.423     9.094    <hidden>
    SLICE_X7Y67          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.306     4.342    <hidden>
    SLICE_X7Y67          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.953ns  (logic 1.109ns (56.774%)  route 0.844ns (43.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.410     4.608    <hidden>
    SLICE_X2Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.717 r  <hidden>
                         net (fo=1, routed)           0.844     6.561    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302     4.338    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 1.107ns (57.937%)  route 0.804ns (42.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns
    Source Clock Delay      (SCD):    4.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.407     4.605    <hidden>
    SLICE_X2Y75          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     5.712 r  <hidden>
                         net (fo=1, routed)           0.804     6.515    <hidden>
    SLICE_X4Y74          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.298     4.334    <hidden>
    SLICE_X4Y74          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.882ns  (logic 1.109ns (58.933%)  route 0.773ns (41.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X2Y76          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.715 r  <hidden>
                         net (fo=1, routed)           0.773     6.487    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302     4.338    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.882ns  (logic 1.081ns (57.447%)  route 0.801ns (42.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    4.605ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.407     4.605    <hidden>
    SLICE_X2Y75          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.686 r  <hidden>
                         net (fo=1, routed)           0.801     6.486    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302     4.338    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 1.081ns (58.488%)  route 0.767ns (41.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.410     4.608    <hidden>
    SLICE_X2Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.689 r  <hidden>
                         net (fo=1, routed)           0.767     6.456    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302     4.338    <hidden>
    SLICE_X3Y77          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 1.109ns (60.289%)  route 0.730ns (39.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.409     4.607    <hidden>
    SLICE_X6Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     5.716 r  <hidden>
                         net (fo=1, routed)           0.730     6.446    <hidden>
    SLICE_X8Y77          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.234     4.270    <hidden>
    SLICE_X8Y77          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.811ns  (logic 1.100ns (60.727%)  route 0.711ns (39.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.410     4.608    <hidden>
    SLICE_X2Y77          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     5.708 r  <hidden>
                         net (fo=1, routed)           0.711     6.419    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.302     4.338    <hidden>
    SLICE_X3Y72          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.804ns  (logic 1.081ns (59.921%)  route 0.723ns (40.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.408     4.606    <hidden>
    SLICE_X2Y76          RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     5.687 r  <hidden>
                         net (fo=1, routed)           0.723     6.410    <hidden>
    SLICE_X4Y72          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.301     4.337    <hidden>
    SLICE_X4Y72          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.831%)  route 0.171ns (57.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.585     1.505    <hidden>
    SLICE_X62Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  <hidden>
                         net (fo=1, routed)           0.171     1.804    <hidden>
    SLICE_X61Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.850     2.014    <hidden>
    SLICE_X61Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.190%)  route 0.175ns (57.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.585     1.505    <hidden>
    SLICE_X62Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  <hidden>
                         net (fo=1, routed)           0.175     1.808    <hidden>
    SLICE_X63Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.853     2.017    <hidden>
    SLICE_X63Y81         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.507%)  route 0.169ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.588     1.508    <hidden>
    SLICE_X3Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  <hidden>
                         net (fo=1, routed)           0.169     1.818    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.852     2.016    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.936%)  route 0.219ns (63.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.585     1.505    <hidden>
    SLICE_X58Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  <hidden>
                         net (fo=1, routed)           0.219     1.852    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.854     2.018    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.843%)  route 0.213ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.585     1.505    <hidden>
    SLICE_X59Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  <hidden>
                         net (fo=76, routed)          0.213     1.859    <hidden>
    SLICE_X59Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.853     2.017    <hidden>
    SLICE_X59Y83         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.213%)  route 0.225ns (63.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.586     1.506    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.128     1.634 r  <hidden>
                         net (fo=1, routed)           0.225     1.859    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.852     2.016    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.357%)  route 0.234ns (64.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.584     1.504    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  <hidden>
                         net (fo=1, routed)           0.234     1.866    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.854     2.018    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.248%)  route 0.228ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.585     1.505    <hidden>
    SLICE_X58Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  <hidden>
                         net (fo=1, routed)           0.228     1.874    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.854     2.018    <hidden>
    SLICE_X59Y84         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.315%)  route 0.227ns (61.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.586     1.506    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  <hidden>
                         net (fo=1, routed)           0.227     1.874    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.852     2.016    <hidden>
    SLICE_X4Y67          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.020%)  route 0.262ns (64.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.589     1.509    <hidden>
    SLICE_X3Y64          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.650 r  <hidden>
                         net (fo=15, routed)          0.262     1.912    <hidden>
    SLICE_X5Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.853     2.017    <hidden>
    SLICE_X5Y66          FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.538ns  (logic 1.690ns (12.481%)  route 11.848ns (87.519%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        10.366    12.793    i_pcileech_com/rst
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.126    12.919 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.618    13.538    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.309     4.348    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.538ns  (logic 1.690ns (12.481%)  route 11.848ns (87.519%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        4.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        10.366    12.793    i_pcileech_com/rst
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.126    12.919 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.618    13.538    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.309     4.348    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.564ns (17.294%)  route 7.478ns (82.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         6.614     9.042    <hidden>
    SLICE_X59Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.309     4.348    <hidden>
    SLICE_X59Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.564ns (17.294%)  route 7.478ns (82.706%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         6.614     9.042    <hidden>
    SLICE_X59Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.309     4.348    <hidden>
    SLICE_X59Y82         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.246ns  (logic 0.340ns (8.008%)  route 3.906ns (91.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         3.493     4.246    <hidden>
    SLICE_X59Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.854     2.019    <hidden>
    SLICE_X59Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.246ns  (logic 0.340ns (8.008%)  route 3.906ns (91.992%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         3.493     4.246    <hidden>
    SLICE_X59Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.854     2.019    <hidden>
    SLICE_X59Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.685ns  (logic 0.386ns (5.775%)  route 6.299ns (94.225%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         5.593     6.346    i_pcileech_com/rst
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.046     6.392 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.293     6.685    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.855     2.021    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.685ns  (logic 0.386ns (5.775%)  route 6.299ns (94.225%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         5.593     6.346    i_pcileech_com/rst
    SLICE_X7Y69          LUT2 (Prop_lut2_I1_O)        0.046     6.392 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.293     6.685    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.855     2.021    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_clk
  To Clock:  net_ft601_clk

Max Delay          1491 Endpoints
Min Delay          1507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.106ns  (logic 2.247ns (13.136%)  route 14.859ns (86.864%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.789    21.745    i_pcileech_com/com_rx_data64
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[44]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.106ns  (logic 2.247ns (13.136%)  route 14.859ns (86.864%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.789    21.745    i_pcileech_com/com_rx_data64
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[46]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.087ns  (logic 2.247ns (13.151%)  route 14.840ns (86.849%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    21.726    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[45]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.087ns  (logic 2.247ns (13.151%)  route 14.840ns (86.849%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    21.726    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[47]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.087ns  (logic 2.247ns (13.151%)  route 14.840ns (86.849%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    21.726    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[48]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.087ns  (logic 2.247ns (13.151%)  route 14.840ns (86.849%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    21.726    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[49]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.247ns (13.153%)  route 14.836ns (86.847%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    21.722    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[32]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.247ns (13.153%)  route 14.836ns (86.847%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    21.722    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[33]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.247ns (13.153%)  route 14.836ns (86.847%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    21.722    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[34]/C

Slack:                    inf
  Source:                 tickcount64_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_com/com_rx_data64_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.083ns  (logic 2.247ns (13.153%)  route 14.836ns (86.847%))
  Logic Levels:           12  (CARRY4=8 LUT2=3 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.115    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.443     4.639    clk_IBUF_BUFG
    SLICE_X62Y7          FDRE                                         r  tickcount64_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y7          FDRE (Prop_fdre_C_Q)         0.379     5.018 r  tickcount64_reg[6]/Q
                         net (fo=3, routed)           0.808     5.825    i_pcileech_com/i_pcileech_ft601/tickcount64_reg[0]
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.105     5.930 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107/O
                         net (fo=1, routed)           0.000     5.930    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_107_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.370 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.370    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_98_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.468 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93/CO[3]
                         net (fo=1, routed)           0.000     6.468    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_93_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.566 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.566    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_88_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.664 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.664    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_83_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.762 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.762    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_78_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.860 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73/CO[3]
                         net (fo=1, routed)           0.000     6.860    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_73_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.958 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71/CO[3]
                         net (fo=1, routed)           0.000     6.958    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_71_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.174 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68/CO[0]
                         net (fo=1, routed)           0.965     8.140    i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_68_n_3
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.309     8.449 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    20.394    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    20.499 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    20.851    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    20.956 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    21.722    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[35]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.687%)  route 0.143ns (50.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.584     1.504    <hidden>
    SLICE_X5Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  <hidden>
                         net (fo=1, routed)           0.143     1.788    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.855     2.021    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.408%)  route 0.156ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.582     1.502    <hidden>
    SLICE_X61Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  <hidden>
                         net (fo=1, routed)           0.156     1.799    <hidden>
    SLICE_X61Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.015    <hidden>
    SLICE_X61Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.802%)  route 0.167ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.578     1.498    <hidden>
    SLICE_X62Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  <hidden>
                         net (fo=1, routed)           0.167     1.806    <hidden>
    SLICE_X61Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.845     2.011    <hidden>
    SLICE_X61Y74         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.708%)  route 0.179ns (58.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.582     1.502    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  <hidden>
                         net (fo=1, routed)           0.179     1.809    <hidden>
    SLICE_X58Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X58Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.651%)  route 0.175ns (55.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.584     1.504    <hidden>
    SLICE_X7Y66          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  <hidden>
                         net (fo=77, routed)          0.175     1.820    <hidden>
    SLICE_X3Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.856     2.022    <hidden>
    SLICE_X3Y66          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.308%)  route 0.177ns (55.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.582     1.502    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  <hidden>
                         net (fo=1, routed)           0.177     1.820    <hidden>
    SLICE_X58Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.016    <hidden>
    SLICE_X58Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.087%)  route 0.208ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.580     1.500    <hidden>
    SLICE_X59Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  <hidden>
                         net (fo=1, routed)           0.208     1.836    <hidden>
    SLICE_X61Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.850     2.015    <hidden>
    SLICE_X61Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.584     1.504    <hidden>
    SLICE_X5Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  <hidden>
                         net (fo=1, routed)           0.227     1.859    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.855     2.020    <hidden>
    SLICE_X4Y66          FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.021%)  route 0.220ns (60.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.582     1.502    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  <hidden>
                         net (fo=1, routed)           0.220     1.863    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.017    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.915%)  route 0.239ns (65.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.582     1.502    <hidden>
    SLICE_X58Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  <hidden>
                         net (fo=1, routed)           0.239     1.868    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.017    <hidden>
    SLICE_X59Y80         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  net_ft601_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.627ns (34.866%)  route 3.040ns (65.135%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.425     4.623    i_pcileech_com/CLK
    SLICE_X4Y50          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.379     5.002 f  i_pcileech_com/tickcount64_com_reg[8]/Q
                         net (fo=2, routed)           1.061     6.062    i_pcileech_com/tickcount64_com_reg[8]
    SLICE_X5Y53          LUT2 (Prop_lut2_I0_O)        0.105     6.167 r  i_pcileech_com/rst1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.167    i_pcileech_com/rst1_carry__0_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.607 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.607    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.705 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.705    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.803 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.803    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.901 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.901    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.999 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.999    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.097 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.097    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.195 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.361     8.556    i_pcileech_com/rst1
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.115     8.671 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.618     9.289    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.309     4.348    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.627ns (34.866%)  route 3.040ns (65.135%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.425     4.623    i_pcileech_com/CLK
    SLICE_X4Y50          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.379     5.002 f  i_pcileech_com/tickcount64_com_reg[8]/Q
                         net (fo=2, routed)           1.061     6.062    i_pcileech_com/tickcount64_com_reg[8]
    SLICE_X5Y53          LUT2 (Prop_lut2_I0_O)        0.105     6.167 r  i_pcileech_com/rst1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.167    i_pcileech_com/rst1_carry__0_i_4_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.607 r  i_pcileech_com/rst1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.607    i_pcileech_com/rst1_carry__0_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.705 r  i_pcileech_com/rst1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.705    i_pcileech_com/rst1_carry__1_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.803 r  i_pcileech_com/rst1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.803    i_pcileech_com/rst1_carry__2_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.901 r  i_pcileech_com/rst1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.901    i_pcileech_com/rst1_carry__3_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.999 r  i_pcileech_com/rst1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.999    i_pcileech_com/rst1_carry__4_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.097 r  i_pcileech_com/rst1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.097    i_pcileech_com/rst1_carry__5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.195 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           1.361     8.556    i_pcileech_com/rst1
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.115     8.671 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.618     9.289    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.309     4.348    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.382ns (26.533%)  route 1.058ns (73.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.588     1.508    i_pcileech_com/CLK
    SLICE_X4Y62          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  i_pcileech_com/tickcount64_com_reg[57]/Q
                         net (fo=2, routed)           0.178     1.827    i_pcileech_com/tickcount64_com_reg[57]
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  i_pcileech_com/rst1_carry__6_i_4/O
                         net (fo=1, routed)           0.000     1.872    i_pcileech_com/rst1_carry__6_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.024 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.587     2.610    i_pcileech_com/rst1
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.044     2.654 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.293     2.948    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.855     2.021    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 i_pcileech_com/tickcount64_com_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.382ns (26.533%)  route 1.058ns (73.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.588     1.508    i_pcileech_com/CLK
    SLICE_X4Y62          FDRE                                         r  i_pcileech_com/tickcount64_com_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  i_pcileech_com/tickcount64_com_reg[57]/Q
                         net (fo=2, routed)           0.178     1.827    i_pcileech_com/tickcount64_com_reg[57]
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  i_pcileech_com/rst1_carry__6_i_4/O
                         net (fo=1, routed)           0.000     1.872    i_pcileech_com/rst1_carry__6_i_4_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.024 f  i_pcileech_com/rst1_carry__6/CO[3]
                         net (fo=1, routed)           0.587     2.610    i_pcileech_com/rst1
    SLICE_X7Y69          LUT2 (Prop_lut2_I0_O)        0.044     2.654 f  i_pcileech_com/i_fifo_64_64_clk2_comrx_i_1/O
                         net (fo=4, routed)           0.293     2.948    <hidden>
    SLICE_X7Y65          FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.855     2.021    <hidden>
    SLICE_X7Y65          FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         21799 Endpoints
Min Delay         21799 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.791ns  (logic 1.949ns (7.012%)  route 25.842ns (92.988%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.604    27.791    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X40Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.791ns  (logic 1.949ns (7.012%)  route 25.842ns (92.988%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.604    27.791    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X40Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.791ns  (logic 1.949ns (7.012%)  route 25.842ns (92.988%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.604    27.791    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X40Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.662ns  (logic 1.949ns (7.045%)  route 25.713ns (92.955%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.474    27.662    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.662ns  (logic 1.949ns (7.045%)  route 25.713ns (92.955%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.474    27.662    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.545ns  (logic 1.949ns (7.074%)  route 25.597ns (92.926%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    27.545    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.545ns  (logic 1.949ns (7.074%)  route 25.597ns (92.926%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    27.545    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X37Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.545ns  (logic 1.949ns (7.074%)  route 25.597ns (92.926%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    27.545    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.545ns  (logic 1.949ns (7.074%)  route 25.597ns (92.926%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    27.545    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X39Y124        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.545ns  (logic 1.949ns (7.074%)  route 25.597ns (92.926%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       14.001    25.918    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_data_reg[0]
    SLICE_X49Y126        LUT2 (Prop_lut2_I1_O)        0.270    26.188 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/pcie_top_i/pcie_7x_i/rwi_cfgrd_addr[9]_i_1/O
                         net (fo=46, routed)          1.358    27.545    i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/E[0]
    SLICE_X37Y123        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_cfg_a7/rwi_cfgrd_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/C
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1
    SLICE_X57Y145        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/C
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg1
    SLICE_X57Y145        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxpmaresetdone_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/C
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    SLICE_X57Y143        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y143        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/C
    SLICE_X57Y143        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    SLICE_X57Y143        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C
    SLICE_X57Y144        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1
    SLICE_X57Y144        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X55Y148        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[2]
    SLICE_X51Y149        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y149        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
    SLICE_X51Y149        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1[3]
    SLICE_X51Y149        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[10]/C
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1[10]
    SLICE_X57Y127        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y127        FDRE                         0.000     0.000 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/C
    SLICE_X57Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/Q
                         net (fo=1, routed)           0.055     0.196    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1[5]
    SLICE_X57Y127        FDRE                                         r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  net_ft601_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 3.811ns (51.297%)  route 3.618ns (48.703%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.423     1.423 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.116    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.197 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.350     4.548    <hidden>
    SLICE_X49Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.379     4.927 r  <hidden>
                         net (fo=2, routed)           2.121     7.047    i_pcileech_com/com_tx_prog_full
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.105     7.152 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           1.497     8.650    led_com
    AB5                  OBUF (Prop_obuf_I_O)         3.327    11.976 r  led_ld2_obuf/O
                         net (fo=0)                   0.000    11.976    user_ld2
    AB5                                                               r  user_ld2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.468ns (50.197%)  route 1.456ns (49.803%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.894    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.920 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.558     1.478    <hidden>
    SLICE_X49Y67         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  <hidden>
                         net (fo=2, routed)           1.060     2.679    i_pcileech_com/com_tx_prog_full
    SLICE_X63Y27         LUT5 (Prop_lut5_I0_O)        0.045     2.724 r  i_pcileech_com/led_ld2_obuf_i_1/O
                         net (fo=1, routed)           0.396     3.120    led_com
    AB5                  OBUF (Prop_obuf_I_O)         1.282     4.402 r  led_ld2_obuf/O
                         net (fo=0)                   0.000     4.402    user_ld2
    AB5                                                               r  user_ld2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pcie_sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.173ns  (logic 3.961ns (43.189%)  route 5.211ns (56.811%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          1.367     3.722    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.379     4.101 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.518     4.619    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X57Y109        LUT2 (Prop_lut2_I1_O)        0.125     4.744 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           4.693     9.437    led_pcie
    Y6                   OBUF (Prop_obuf_I_O)         3.457    12.895 r  led_ld1_obuf/O
                         net (fo=0)                   0.000    12.895    user_ld1
    Y6                                                                r  user_ld1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p fall edge)
                                                      5.000     5.000 f  
    F6                                                0.000     5.000 f  pcie_clk_p (IN)
                         net (fo=0)                   0.000     5.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     5.000 f  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     7.355 f  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     7.355    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pcie_clk_p
                            (clock source 'pcie_sys_clk_p'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.000     0.441    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/pcie_clk_c
    GTPE2_COMMON_X0Y0    GTPE2_COMMON                                 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pcie_sys_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_ld1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.780ns  (logic 1.494ns (39.518%)  route 2.286ns (60.482%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pcie_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  pcie_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pcie_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    i_pcileech_pcie_a7/pcie_clk_p_IBUF
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  i_pcileech_pcie_a7/refclk_ibuf/O
                         net (fo=28, routed)          0.481     0.922    i_pcileech_pcie_a7/pcie_clk_c
    SLICE_X57Y108        FDRE                                         r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y108        FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_pcileech_pcie_a7/tickcount64_pcie_refclk_reg[25]/Q
                         net (fo=2, routed)           0.221     1.284    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/S[0]
    SLICE_X57Y109        LUT2 (Prop_lut2_I1_O)        0.043     1.327 r  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/led_ld1_obuf_i_1/O
                         net (fo=1, routed)           2.065     3.392    led_pcie
    Y6                   OBUF (Prop_obuf_I_O)         1.310     4.702 r  led_ld1_obuf/O
                         net (fo=0)                   0.000     4.702    user_ld1
    Y6                                                                r  user_ld1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_clk

Max Delay          2534 Endpoints
Min Delay          2534 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[11]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[13]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[21]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[23]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[25]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[3]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[5]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.513ns  (logic 1.946ns (7.937%)  route 22.568ns (92.063%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.721    24.513    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.394     4.430    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X11Y131        FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[7]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.366ns  (logic 1.946ns (7.985%)  route 22.420ns (92.015%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.573    24.366    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395     4.431    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[10]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.366ns  (logic 1.946ns (7.985%)  route 22.420ns (92.015%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         9.374    11.801    i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/rst
    SLICE_X27Y106        LUT3 (Prop_lut3_I0_O)        0.115    11.916 f  i_pcileech_pcie_a7/i_pcie_7x_0/inst/inst/i_fifo_pcie_cfg_tx_i_1/O
                         net (fo=1478, routed)       11.609    23.525    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/SR[0]
    SLICE_X9Y126         LUT5 (Prop_lut5_I4_O)        0.267    23.792 r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1/O
                         net (fo=32, routed)          0.573    24.366    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata[31]_i_1__1_n_0
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.360     1.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.959    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.036 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        1.395     4.431    i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/drp_clk
    SLICE_X9Y134         FDRE                                         r  i_pcileech_pcie_a7/i_pcileech_pcie_tlp_a7/i_pcileech_tlps128_src_fifo/tdata_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.340ns (31.064%)  route 0.755ns (68.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.203     1.095    tickcount64[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.856     2.020    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[60]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.340ns (31.064%)  route 0.755ns (68.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.203     1.095    tickcount64[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.856     2.020    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[61]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.340ns (31.064%)  route 0.755ns (68.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.203     1.095    tickcount64[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.856     2.020    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[62]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.095ns  (logic 0.340ns (31.064%)  route 0.755ns (68.936%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.203     1.095    tickcount64[0]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.856     2.020    clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  tickcount64_reg[63]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.340ns (28.338%)  route 0.860ns (71.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.308     1.200    tickcount64[0]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.862     2.026    clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[36]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.340ns (28.338%)  route 0.860ns (71.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.308     1.200    tickcount64[0]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.862     2.026    clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[37]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.340ns (28.338%)  route 0.860ns (71.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.308     1.200    tickcount64[0]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.862     2.026    clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[38]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.340ns (28.338%)  route 0.860ns (71.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.308     1.200    tickcount64[0]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.862     2.026    clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  tickcount64_reg[39]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.340ns (27.818%)  route 0.882ns (72.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.331     1.222    tickcount64[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.857     2.021    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[56]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            tickcount64_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by net_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.340ns (27.818%)  route 0.882ns (72.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.552     0.847    user_sw2_n_IBUF
    SLICE_X63Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.892 r  tickcount64[0]_i_1/O
                         net (fo=64, routed)          0.331     1.222    tickcount64[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock net_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2805, routed)        0.857     2.021    clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  tickcount64_reg[57]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  net_ft601_clk

Max Delay          1485 Endpoints
Min Delay          1485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.724ns  (logic 1.774ns (11.280%)  route 13.950ns (88.720%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.789    15.724    i_pcileech_com/com_rx_data64
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[44]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.724ns  (logic 1.774ns (11.280%)  route 13.950ns (88.720%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.789    15.724    i_pcileech_com/com_rx_data64
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X2Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[46]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.704ns  (logic 1.774ns (11.294%)  route 13.931ns (88.706%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    15.704    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[45]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.704ns  (logic 1.774ns (11.294%)  route 13.931ns (88.706%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    15.704    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[47]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.704ns  (logic 1.774ns (11.294%)  route 13.931ns (88.706%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    15.704    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[48]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.704ns  (logic 1.774ns (11.294%)  route 13.931ns (88.706%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.769    15.704    i_pcileech_com/com_rx_data64
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.301     4.340    i_pcileech_com/CLK
    SLICE_X3Y74          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[49]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.701ns  (logic 1.774ns (11.297%)  route 13.927ns (88.703%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    15.701    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[32]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.701ns  (logic 1.774ns (11.297%)  route 13.927ns (88.703%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    15.701    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[33]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.701ns  (logic 1.774ns (11.297%)  route 13.927ns (88.703%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    15.701    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[34]/C

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            i_pcileech_com/com_rx_data64_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.701ns  (logic 1.774ns (11.297%)  route 13.927ns (88.703%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 r  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.864     2.322    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     2.427 f  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)        11.945    14.373    i_pcileech_com/i_pcileech_ft601/user_sw2_n
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.105    14.478 f  i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2/O
                         net (fo=3, routed)           0.352    14.830    i_pcileech_com/i_pcileech_ft601/FSM_onehot_com_rx_valid64_dw[2]_i_2_n_0
    SLICE_X5Y60          LUT2 (Prop_lut2_I1_O)        0.105    14.935 r  i_pcileech_com/i_pcileech_ft601/com_rx_data64[63]_i_1/O
                         net (fo=64, routed)          0.765    15.701    i_pcileech_com/com_rx_data64
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.357     1.357 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     2.962    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.039 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        1.305     4.344    i_pcileech_com/CLK
    SLICE_X7Y70          FDRE                                         r  i_pcileech_com/com_rx_data64_reg[35]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.340ns (37.979%)  route 0.555ns (62.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.143     0.895    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.340ns (37.979%)  route 0.555ns (62.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.143     0.895    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.340ns (37.979%)  route 0.555ns (62.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.143     0.895    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.340ns (37.979%)  route 0.555ns (62.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.143     0.895    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.340ns (37.979%)  route 0.555ns (62.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.143     0.895    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.340ns (37.979%)  route 0.555ns (62.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.143     0.895    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.340ns (35.418%)  route 0.620ns (64.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.207     0.960    <hidden>
    SLICE_X61Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.852     2.017    <hidden>
    SLICE_X61Y28         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.340ns (33.103%)  route 0.687ns (66.897%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.274     1.027    <hidden>
    SLICE_X61Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.849     2.014    <hidden>
    SLICE_X61Y23         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.340ns (31.227%)  route 0.749ns (68.773%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.336     1.089    <hidden>
    SLICE_X61Y22         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.851     2.016    <hidden>
    SLICE_X61Y22         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 user_sw2_n
                            (input port)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by net_ft601_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.340ns (30.915%)  route 0.760ns (69.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA5                                               0.000     0.000 f  user_sw2_n (IN)
                         net (fo=0)                   0.000     0.000    user_sw2_n
    AA5                  IBUF (Prop_ibuf_I_O)         0.295     0.295 f  user_sw2_n_IBUF_inst/O
                         net (fo=67, routed)          0.413     0.708    i_pcileech_com/i_pcileech_ft601/user_sw2_n_IBUF
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.753 r  i_pcileech_com/i_pcileech_ft601/i_fifo_cmd_rx_i_1/O
                         net (fo=992, routed)         0.347     1.100    <hidden>
    SLICE_X59Y21         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock net_ft601_clk rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  ft601_clk (IN)
                         net (fo=0)                   0.000     0.000    ft601_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  ft601_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.137    ft601_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.166 r  ft601_clk_IBUF_BUFG_inst/O
                         net (fo=6759, routed)        0.852     2.017    <hidden>
    SLICE_X59Y21         FDRE                                         r  <hidden>





