* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Sep 14 2025 10:30:38

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP  --package  TQ144  --outdir  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc  --dst_sdc_file  D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U712_TOP
Used Logic Cell: 271/3520
Used Logic Tile: 98/440
Used IO Cell:    98/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK80_PLL
Clock Source: CLK40_IN_c GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 89
Fanout to Tile: 46

Clock Domain: CLK40_PLL
Clock Source: CLK40_IN_c GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_CORE)
Driver Position: (12, 0, 1)
Fanout to FF: 5
Fanout to Tile: 3

Clock Domain: C3_c_g
Clock Source: C3_c 
Clock Driver: C3_ibuf_RNIRKME (ICE_GB)
Driver Position: (25, 10, 1)
Fanout to FF: 10
Fanout to Tile: 8

Clock Domain: C1_c_g
Clock Source: C1_c 
Clock Driver: C1_ibuf_RNIPA2A (ICE_GB)
Driver Position: (13, 21, 0)
Fanout to FF: 18
Fanout to Tile: 9


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 2   
18|   0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 1 0 2 0 0 1 2 3 1 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 1 2 8 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 2 6 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 2 5 4 8 4 1 1 5 1 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 1 4 8 5 6 8 8 1 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 2 2 5 5 8 6 2 0 0 0 0 0 0 0 0 0 0 0   
11|   0 1 0 0 0 0 1 1 8 8 4 5 4 0 1 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 1 1 1 8 4 3 0 1 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 3 1 3 4 1 1 1 1 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 5 4 5 2 1 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 1 3 2 2 1 1 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 1 6 1 2 1 1 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 1 1 4 0 2 2 2 2 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 3 0 1 1 2 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0   
 1|   0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 2.77

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  3  0  0  0  0  0  0  0  0  6    
18|     0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  1  0  4  0  0  1  4  5  2  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  1  5 14  0  4  3  3  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  6 14  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  2 12  9 17 10  2  1 10  2  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  1  7 12 12 15 18 16  4  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  5  5 11 12 16 14  5  0  0  0  0  0  0  0  0  0  0  0    
11|     0  2  0  0  0  0  4  4 16 21 13 11 11  0  3  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  3  2  2 21 12  5  0  3  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  3  3  6 12  4  3  3  2  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0 12 11 14  5  3  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  4  8  8  5  3  3  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  4 11  3  7  3  3  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  2  4  6  0  7  6  5  4  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  8  0  4  3  2  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  1  0  1  0  0  0  0  0  0  0  0  0    
 1|     0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 6.46

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  3  0  0  0  0  0  0  0  0  8    
18|     0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  1  0  4  0  0  1  7 12  2  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  1  5 25  0  4  3  3  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  7 21  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  2 18  9 22 15  2  1 18  2  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  1 11 21 14 23 28 28  4  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  7  6 13 17 27 20  6  0  0  0  0  0  0  0  0  0  0  0    
11|     0  2  0  0  0  0  4  4 16 28 14 14 13  0  3  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  3  2  2 31 13  6  0  3  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  3  3  8 13  4  3  3  2  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0 18 11 18  6  3  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  4 12  8  6  3  3  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  4 20  3  8  3  3  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  2  4 13  0  8  6  6  6  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0 11  0  4  3  2  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  1  0  1  0  0  0  0  0  0  0  0  0    
 1|     0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 8.46

***** Run Time Info *****
Run Time:  0
