
SPD_F401RBT_target.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000897c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08008b1c  08008b1c  00018b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800923c  0800923c  00020168  2**0
                  CONTENTS
  4 .ARM          00000008  0800923c  0800923c  0001923c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009244  08009244  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009244  08009244  00019244  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009248  08009248  00019248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  0800924c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000168  080093b4  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  080093b4  000203cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c7c  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030e1  00000000  00000000  00032e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001048  00000000  00000000  00035ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f08  00000000  00000000  00036f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199b0  00000000  00000000  00037e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c98  00000000  00000000  000517f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f9e9  00000000  00000000  00067490  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f6e79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005070  00000000  00000000  000f6ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000168 	.word	0x20000168
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b04 	.word	0x08008b04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000016c 	.word	0x2000016c
 80001dc:	08008b04 	.word	0x08008b04

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <FPEC_SectorErase>:

#include "FPEC_interface.h"

/* There are 5 Flash mem sectors */
void FPEC_SectorErase(u8 Copy_u8SectorNumber)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	4603      	mov	r3, r0
 800059c:	71fb      	strb	r3, [r7, #7]
  FLASH_Erase_Sector(Copy_u8SectorNumber, 0x00000002U);
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	2102      	movs	r1, #2
 80005a2:	4618      	mov	r0, r3
 80005a4:	f003 fa14 	bl	80039d0 <FLASH_Erase_Sector>
}
 80005a8:	bf00      	nop
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <FPEC_Program>:

/* Writes a word in Flash memory */
void FPEC_Program(uint32_t* Copy_u32Address, uint32_t Copy_u32Data, uint16_t use_trigger, uint32_t span)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b086      	sub	sp, #24
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	60f8      	str	r0, [r7, #12]
 80005b8:	60b9      	str	r1, [r7, #8]
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	4613      	mov	r3, r2
 80005be:	80fb      	strh	r3, [r7, #6]
  SET1_BIT(FPEC->CR,31); // set lock bit
 80005c0:	4b38      	ldr	r3, [pc, #224]	; (80006a4 <FPEC_Program+0xf4>)
 80005c2:	691b      	ldr	r3, [r3, #16]
 80005c4:	4a37      	ldr	r2, [pc, #220]	; (80006a4 <FPEC_Program+0xf4>)
 80005c6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80005ca:	6113      	str	r3, [r2, #16]

  // Wait busy flag
  while (GET_BIT(FPEC->SR,16) == 1);
 80005cc:	bf00      	nop
 80005ce:	4b35      	ldr	r3, [pc, #212]	; (80006a4 <FPEC_Program+0xf4>)
 80005d0:	68db      	ldr	r3, [r3, #12]
 80005d2:	0c1b      	lsrs	r3, r3, #16
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d0f8      	beq.n	80005ce <FPEC_Program+0x1e>

  // Check if FPEC is locked or not
  if ( /* FPEC_CR->BitAccess.LOCK == 1 */ GET_BIT(FPEC->CR,31) == 1 )
 80005dc:	4b31      	ldr	r3, [pc, #196]	; (80006a4 <FPEC_Program+0xf4>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	0fdb      	lsrs	r3, r3, #31
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d105      	bne.n	80005f6 <FPEC_Program+0x46>
  {
    FPEC -> KEYR = 0x45670123;
 80005ea:	4b2e      	ldr	r3, [pc, #184]	; (80006a4 <FPEC_Program+0xf4>)
 80005ec:	4a2e      	ldr	r2, [pc, #184]	; (80006a8 <FPEC_Program+0xf8>)
 80005ee:	605a      	str	r2, [r3, #4]
    FPEC -> KEYR = 0xCDEF89AB;
 80005f0:	4b2c      	ldr	r3, [pc, #176]	; (80006a4 <FPEC_Program+0xf4>)
 80005f2:	4a2e      	ldr	r2, [pc, #184]	; (80006ac <FPEC_Program+0xfc>)
 80005f4:	605a      	str	r2, [r3, #4]
  }

  // Wait Busy Flag
  while (GET_BIT(FPEC->SR,16) == 1);
 80005f6:	bf00      	nop
 80005f8:	4b2a      	ldr	r3, [pc, #168]	; (80006a4 <FPEC_Program+0xf4>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	0c1b      	lsrs	r3, r3, #16
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	2b01      	cmp	r3, #1
 8000604:	d0f8      	beq.n	80005f8 <FPEC_Program+0x48>

  // Write Flash Programming
  SET1_BIT(FPEC->CR,9); // Word write operation mode
 8000606:	4b27      	ldr	r3, [pc, #156]	; (80006a4 <FPEC_Program+0xf4>)
 8000608:	691b      	ldr	r3, [r3, #16]
 800060a:	4a26      	ldr	r2, [pc, #152]	; (80006a4 <FPEC_Program+0xf4>)
 800060c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000610:	6113      	str	r3, [r2, #16]
  CLR_BIT(FPEC->CR,8); //
 8000612:	4b24      	ldr	r3, [pc, #144]	; (80006a4 <FPEC_Program+0xf4>)
 8000614:	691b      	ldr	r3, [r3, #16]
 8000616:	4a23      	ldr	r2, [pc, #140]	; (80006a4 <FPEC_Program+0xf4>)
 8000618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800061c:	6113      	str	r3, [r2, #16]
  SET1_BIT(FPEC->CR,0); // set PG flag before write operation
 800061e:	4b21      	ldr	r3, [pc, #132]	; (80006a4 <FPEC_Program+0xf4>)
 8000620:	691b      	ldr	r3, [r3, #16]
 8000622:	4a20      	ldr	r2, [pc, #128]	; (80006a4 <FPEC_Program+0xf4>)
 8000624:	f043 0301 	orr.w	r3, r3, #1
 8000628:	6113      	str	r3, [r2, #16]

  // Use output trigger signal or not
  if(use_trigger == 1)
 800062a:	88fb      	ldrh	r3, [r7, #6]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d116      	bne.n	800065e <FPEC_Program+0xae>
    __asm("NOP");
    __asm("NOP");
    __asm("NOP");
    __asm("NOP");
    __asm("NOP");*/
    trigger_high(5);
 8000630:	2005      	movs	r0, #5
 8000632:	f001 fdd3 	bl	80021dc <trigger_high>

    uint32_t i;
    for (i = 0; i < span; i++)
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
 800063a:	e008      	b.n	800064e <FPEC_Program+0x9e>
      *((volatile uint32_t*) (Copy_u32Address + i)) = Copy_u32Data;
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	68fa      	ldr	r2, [r7, #12]
 8000642:	4413      	add	r3, r2
 8000644:	68ba      	ldr	r2, [r7, #8]
 8000646:	601a      	str	r2, [r3, #0]
    for (i = 0; i < span; i++)
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	3301      	adds	r3, #1
 800064c:	617b      	str	r3, [r7, #20]
 800064e:	697a      	ldr	r2, [r7, #20]
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	429a      	cmp	r2, r3
 8000654:	d3f2      	bcc.n	800063c <FPEC_Program+0x8c>

    /*__asm("NOP");
    ASM_TRIGGER_LOW();*/
    trigger_low(1);
 8000656:	2001      	movs	r0, #1
 8000658:	f001 fdd2 	bl	8002200 <trigger_low>
 800065c:	e00f      	b.n	800067e <FPEC_Program+0xce>
  }
  else
  {
    uint32_t i;
    for (i = 0; i < span; i++)
 800065e:	2300      	movs	r3, #0
 8000660:	613b      	str	r3, [r7, #16]
 8000662:	e008      	b.n	8000676 <FPEC_Program+0xc6>
      *((volatile uint32_t*) (Copy_u32Address + i)) = Copy_u32Data;
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	68fa      	ldr	r2, [r7, #12]
 800066a:	4413      	add	r3, r2
 800066c:	68ba      	ldr	r2, [r7, #8]
 800066e:	601a      	str	r2, [r3, #0]
    for (i = 0; i < span; i++)
 8000670:	693b      	ldr	r3, [r7, #16]
 8000672:	3301      	adds	r3, #1
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	693a      	ldr	r2, [r7, #16]
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	429a      	cmp	r2, r3
 800067c:	d3f2      	bcc.n	8000664 <FPEC_Program+0xb4>
  }

  // Wait Busy Flag
  while (GET_BIT(FPEC->SR,16) == 1);
 800067e:	bf00      	nop
 8000680:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <FPEC_Program+0xf4>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	0c1b      	lsrs	r3, r3, #16
 8000686:	f003 0301 	and.w	r3, r3, #1
 800068a:	2b01      	cmp	r3, #1
 800068c:	d0f8      	beq.n	8000680 <FPEC_Program+0xd0>

  // EOP
  //SET_BIT(FPEC->SR,5);
  CLR_BIT(FPEC->CR,0); // disable PG bit if operation successful
 800068e:	4b05      	ldr	r3, [pc, #20]	; (80006a4 <FPEC_Program+0xf4>)
 8000690:	691b      	ldr	r3, [r3, #16]
 8000692:	4a04      	ldr	r2, [pc, #16]	; (80006a4 <FPEC_Program+0xf4>)
 8000694:	f023 0301 	bic.w	r3, r3, #1
 8000698:	6113      	str	r3, [r2, #16]
}
 800069a:	bf00      	nop
 800069c:	3718      	adds	r7, #24
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40023c00 	.word	0x40023c00
 80006a8:	45670123 	.word	0x45670123
 80006ac:	cdef89ab 	.word	0xcdef89ab

080006b0 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states. 
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b089      	sub	sp, #36	; 0x24
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	6039      	str	r1, [r7, #0]
  unsigned i, j, k;
  uint8_t tempa[4]; // Used for the column/row operations
  
  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
 80006ba:	2300      	movs	r3, #0
 80006bc:	61fb      	str	r3, [r7, #28]
 80006be:	e030      	b.n	8000722 <KeyExpansion+0x72>
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 80006c0:	69fb      	ldr	r3, [r7, #28]
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	683a      	ldr	r2, [r7, #0]
 80006c6:	441a      	add	r2, r3
 80006c8:	69fb      	ldr	r3, [r7, #28]
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	6879      	ldr	r1, [r7, #4]
 80006ce:	440b      	add	r3, r1
 80006d0:	7812      	ldrb	r2, [r2, #0]
 80006d2:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	3301      	adds	r3, #1
 80006da:	683a      	ldr	r2, [r7, #0]
 80006dc:	441a      	add	r2, r3
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	009b      	lsls	r3, r3, #2
 80006e2:	3301      	adds	r3, #1
 80006e4:	6879      	ldr	r1, [r7, #4]
 80006e6:	440b      	add	r3, r1
 80006e8:	7812      	ldrb	r2, [r2, #0]
 80006ea:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	3302      	adds	r3, #2
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	441a      	add	r2, r3
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	009b      	lsls	r3, r3, #2
 80006fa:	3302      	adds	r3, #2
 80006fc:	6879      	ldr	r1, [r7, #4]
 80006fe:	440b      	add	r3, r1
 8000700:	7812      	ldrb	r2, [r2, #0]
 8000702:	701a      	strb	r2, [r3, #0]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 8000704:	69fb      	ldr	r3, [r7, #28]
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	3303      	adds	r3, #3
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	441a      	add	r2, r3
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	3303      	adds	r3, #3
 8000714:	6879      	ldr	r1, [r7, #4]
 8000716:	440b      	add	r3, r1
 8000718:	7812      	ldrb	r2, [r2, #0]
 800071a:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < Nk; ++i)
 800071c:	69fb      	ldr	r3, [r7, #28]
 800071e:	3301      	adds	r3, #1
 8000720:	61fb      	str	r3, [r7, #28]
 8000722:	69fb      	ldr	r3, [r7, #28]
 8000724:	2b03      	cmp	r3, #3
 8000726:	d9cb      	bls.n	80006c0 <KeyExpansion+0x10>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 8000728:	2304      	movs	r3, #4
 800072a:	61fb      	str	r3, [r7, #28]
 800072c:	e081      	b.n	8000832 <KeyExpansion+0x182>
  {
    {
      k = (i - 1) * 4;
 800072e:	69fb      	ldr	r3, [r7, #28]
 8000730:	3b01      	subs	r3, #1
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	61bb      	str	r3, [r7, #24]
      tempa[0]=RoundKey[k + 0];
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	69bb      	ldr	r3, [r7, #24]
 800073a:	4413      	add	r3, r2
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	733b      	strb	r3, [r7, #12]
      tempa[1]=RoundKey[k + 1];
 8000740:	69bb      	ldr	r3, [r7, #24]
 8000742:	3301      	adds	r3, #1
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	4413      	add	r3, r2
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	737b      	strb	r3, [r7, #13]
      tempa[2]=RoundKey[k + 2];
 800074c:	69bb      	ldr	r3, [r7, #24]
 800074e:	3302      	adds	r3, #2
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	4413      	add	r3, r2
 8000754:	781b      	ldrb	r3, [r3, #0]
 8000756:	73bb      	strb	r3, [r7, #14]
      tempa[3]=RoundKey[k + 3];
 8000758:	69bb      	ldr	r3, [r7, #24]
 800075a:	3303      	adds	r3, #3
 800075c:	687a      	ldr	r2, [r7, #4]
 800075e:	4413      	add	r3, r2
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	73fb      	strb	r3, [r7, #15]

    }

    if (i % Nk == 0)
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	f003 0303 	and.w	r3, r3, #3
 800076a:	2b00      	cmp	r3, #0
 800076c:	d125      	bne.n	80007ba <KeyExpansion+0x10a>
      // This function shifts the 4 bytes in a word to the left once.
      // [a0,a1,a2,a3] becomes [a1,a2,a3,a0]

      // Function RotWord()
      {
        const uint8_t u8tmp = tempa[0];
 800076e:	7b3b      	ldrb	r3, [r7, #12]
 8000770:	75fb      	strb	r3, [r7, #23]
        tempa[0] = tempa[1];
 8000772:	7b7b      	ldrb	r3, [r7, #13]
 8000774:	733b      	strb	r3, [r7, #12]
        tempa[1] = tempa[2];
 8000776:	7bbb      	ldrb	r3, [r7, #14]
 8000778:	737b      	strb	r3, [r7, #13]
        tempa[2] = tempa[3];
 800077a:	7bfb      	ldrb	r3, [r7, #15]
 800077c:	73bb      	strb	r3, [r7, #14]
        tempa[3] = u8tmp;
 800077e:	7dfb      	ldrb	r3, [r7, #23]
 8000780:	73fb      	strb	r3, [r7, #15]
      // SubWord() is a function that takes a four-byte input word and 
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 8000782:	7b3b      	ldrb	r3, [r7, #12]
 8000784:	461a      	mov	r2, r3
 8000786:	4b30      	ldr	r3, [pc, #192]	; (8000848 <KeyExpansion+0x198>)
 8000788:	5c9b      	ldrb	r3, [r3, r2]
 800078a:	733b      	strb	r3, [r7, #12]
        tempa[1] = getSBoxValue(tempa[1]);
 800078c:	7b7b      	ldrb	r3, [r7, #13]
 800078e:	461a      	mov	r2, r3
 8000790:	4b2d      	ldr	r3, [pc, #180]	; (8000848 <KeyExpansion+0x198>)
 8000792:	5c9b      	ldrb	r3, [r3, r2]
 8000794:	737b      	strb	r3, [r7, #13]
        tempa[2] = getSBoxValue(tempa[2]);
 8000796:	7bbb      	ldrb	r3, [r7, #14]
 8000798:	461a      	mov	r2, r3
 800079a:	4b2b      	ldr	r3, [pc, #172]	; (8000848 <KeyExpansion+0x198>)
 800079c:	5c9b      	ldrb	r3, [r3, r2]
 800079e:	73bb      	strb	r3, [r7, #14]
        tempa[3] = getSBoxValue(tempa[3]);
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	461a      	mov	r2, r3
 80007a4:	4b28      	ldr	r3, [pc, #160]	; (8000848 <KeyExpansion+0x198>)
 80007a6:	5c9b      	ldrb	r3, [r3, r2]
 80007a8:	73fb      	strb	r3, [r7, #15]
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 80007aa:	7b3a      	ldrb	r2, [r7, #12]
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	089b      	lsrs	r3, r3, #2
 80007b0:	4926      	ldr	r1, [pc, #152]	; (800084c <KeyExpansion+0x19c>)
 80007b2:	5ccb      	ldrb	r3, [r1, r3]
 80007b4:	4053      	eors	r3, r2
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	733b      	strb	r3, [r7, #12]
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	613b      	str	r3, [r7, #16]
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	3b04      	subs	r3, #4
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	61bb      	str	r3, [r7, #24]
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 80007c8:	687a      	ldr	r2, [r7, #4]
 80007ca:	69bb      	ldr	r3, [r7, #24]
 80007cc:	4413      	add	r3, r2
 80007ce:	7819      	ldrb	r1, [r3, #0]
 80007d0:	7b3a      	ldrb	r2, [r7, #12]
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	4403      	add	r3, r0
 80007d8:	404a      	eors	r2, r1
 80007da:	b2d2      	uxtb	r2, r2
 80007dc:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 80007de:	69bb      	ldr	r3, [r7, #24]
 80007e0:	3301      	adds	r3, #1
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	4413      	add	r3, r2
 80007e6:	7819      	ldrb	r1, [r3, #0]
 80007e8:	7b7a      	ldrb	r2, [r7, #13]
 80007ea:	693b      	ldr	r3, [r7, #16]
 80007ec:	3301      	adds	r3, #1
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	4403      	add	r3, r0
 80007f2:	404a      	eors	r2, r1
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 80007f8:	69bb      	ldr	r3, [r7, #24]
 80007fa:	3302      	adds	r3, #2
 80007fc:	687a      	ldr	r2, [r7, #4]
 80007fe:	4413      	add	r3, r2
 8000800:	7819      	ldrb	r1, [r3, #0]
 8000802:	7bba      	ldrb	r2, [r7, #14]
 8000804:	693b      	ldr	r3, [r7, #16]
 8000806:	3302      	adds	r3, #2
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	4403      	add	r3, r0
 800080c:	404a      	eors	r2, r1
 800080e:	b2d2      	uxtb	r2, r2
 8000810:	701a      	strb	r2, [r3, #0]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 8000812:	69bb      	ldr	r3, [r7, #24]
 8000814:	3303      	adds	r3, #3
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	4413      	add	r3, r2
 800081a:	7819      	ldrb	r1, [r3, #0]
 800081c:	7bfa      	ldrb	r2, [r7, #15]
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	3303      	adds	r3, #3
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	4403      	add	r3, r0
 8000826:	404a      	eors	r2, r1
 8000828:	b2d2      	uxtb	r2, r2
 800082a:	701a      	strb	r2, [r3, #0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 800082c:	69fb      	ldr	r3, [r7, #28]
 800082e:	3301      	adds	r3, #1
 8000830:	61fb      	str	r3, [r7, #28]
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	2b2b      	cmp	r3, #43	; 0x2b
 8000836:	f67f af7a 	bls.w	800072e <KeyExpansion+0x7e>
  }
}
 800083a:	bf00      	nop
 800083c:	bf00      	nop
 800083e:	3724      	adds	r7, #36	; 0x24
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	08008dac 	.word	0x08008dac
 800084c:	08008fac 	.word	0x08008fac

08000850 <AES_init_ctx>:

void AES_init_ctx(struct AES_ctx* ctx, const uint8_t* key)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  KeyExpansion(ctx->RoundKey, key);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6839      	ldr	r1, [r7, #0]
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ff26 	bl	80006b0 <KeyExpansion>
}
 8000864:	bf00      	nop
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 800086c:	b480      	push	{r7}
 800086e:	b087      	sub	sp, #28
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
 8000878:	73fb      	strb	r3, [r7, #15]
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
 800087a:	2300      	movs	r3, #0
 800087c:	75fb      	strb	r3, [r7, #23]
 800087e:	e027      	b.n	80008d0 <AddRoundKey+0x64>
  {
    for (j = 0; j < 4; ++j)
 8000880:	2300      	movs	r3, #0
 8000882:	75bb      	strb	r3, [r7, #22]
 8000884:	e01e      	b.n	80008c4 <AddRoundKey+0x58>
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 8000886:	7dfa      	ldrb	r2, [r7, #23]
 8000888:	7dbb      	ldrb	r3, [r7, #22]
 800088a:	68b9      	ldr	r1, [r7, #8]
 800088c:	0092      	lsls	r2, r2, #2
 800088e:	440a      	add	r2, r1
 8000890:	4413      	add	r3, r2
 8000892:	7818      	ldrb	r0, [r3, #0]
 8000894:	7bfb      	ldrb	r3, [r7, #15]
 8000896:	009a      	lsls	r2, r3, #2
 8000898:	7dfb      	ldrb	r3, [r7, #23]
 800089a:	4413      	add	r3, r2
 800089c:	009a      	lsls	r2, r3, #2
 800089e:	7dbb      	ldrb	r3, [r7, #22]
 80008a0:	4413      	add	r3, r2
 80008a2:	461a      	mov	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4413      	add	r3, r2
 80008a8:	7819      	ldrb	r1, [r3, #0]
 80008aa:	7dfa      	ldrb	r2, [r7, #23]
 80008ac:	7dbb      	ldrb	r3, [r7, #22]
 80008ae:	4041      	eors	r1, r0
 80008b0:	b2c8      	uxtb	r0, r1
 80008b2:	68b9      	ldr	r1, [r7, #8]
 80008b4:	0092      	lsls	r2, r2, #2
 80008b6:	440a      	add	r2, r1
 80008b8:	4413      	add	r3, r2
 80008ba:	4602      	mov	r2, r0
 80008bc:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 80008be:	7dbb      	ldrb	r3, [r7, #22]
 80008c0:	3301      	adds	r3, #1
 80008c2:	75bb      	strb	r3, [r7, #22]
 80008c4:	7dbb      	ldrb	r3, [r7, #22]
 80008c6:	2b03      	cmp	r3, #3
 80008c8:	d9dd      	bls.n	8000886 <AddRoundKey+0x1a>
  for (i = 0; i < 4; ++i)
 80008ca:	7dfb      	ldrb	r3, [r7, #23]
 80008cc:	3301      	adds	r3, #1
 80008ce:	75fb      	strb	r3, [r7, #23]
 80008d0:	7dfb      	ldrb	r3, [r7, #23]
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	d9d4      	bls.n	8000880 <AddRoundKey+0x14>
    }
  }
}
 80008d6:	bf00      	nop
 80008d8:	bf00      	nop
 80008da:	371c      	adds	r7, #28
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <SubBytes>:

// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void SubBytes(state_t* state)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 80008ec:	2300      	movs	r3, #0
 80008ee:	73fb      	strb	r3, [r7, #15]
 80008f0:	e01d      	b.n	800092e <SubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 80008f2:	2300      	movs	r3, #0
 80008f4:	73bb      	strb	r3, [r7, #14]
 80008f6:	e014      	b.n	8000922 <SubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 80008f8:	7bba      	ldrb	r2, [r7, #14]
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	6879      	ldr	r1, [r7, #4]
 80008fe:	0092      	lsls	r2, r2, #2
 8000900:	440a      	add	r2, r1
 8000902:	4413      	add	r3, r2
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	7bba      	ldrb	r2, [r7, #14]
 800090a:	7bfb      	ldrb	r3, [r7, #15]
 800090c:	490d      	ldr	r1, [pc, #52]	; (8000944 <SubBytes+0x60>)
 800090e:	5c08      	ldrb	r0, [r1, r0]
 8000910:	6879      	ldr	r1, [r7, #4]
 8000912:	0092      	lsls	r2, r2, #2
 8000914:	440a      	add	r2, r1
 8000916:	4413      	add	r3, r2
 8000918:	4602      	mov	r2, r0
 800091a:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 800091c:	7bbb      	ldrb	r3, [r7, #14]
 800091e:	3301      	adds	r3, #1
 8000920:	73bb      	strb	r3, [r7, #14]
 8000922:	7bbb      	ldrb	r3, [r7, #14]
 8000924:	2b03      	cmp	r3, #3
 8000926:	d9e7      	bls.n	80008f8 <SubBytes+0x14>
  for (i = 0; i < 4; ++i)
 8000928:	7bfb      	ldrb	r3, [r7, #15]
 800092a:	3301      	adds	r3, #1
 800092c:	73fb      	strb	r3, [r7, #15]
 800092e:	7bfb      	ldrb	r3, [r7, #15]
 8000930:	2b03      	cmp	r3, #3
 8000932:	d9de      	bls.n	80008f2 <SubBytes+0xe>
    }
  }
}
 8000934:	bf00      	nop
 8000936:	bf00      	nop
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	08008dac 	.word	0x08008dac

08000948 <ShiftRows>:

// The ShiftRows() function shifts the rows in the state to the left.
// Each row is shifted with different offset.
// Offset = Row number. So the first row is not shifted.
static void ShiftRows(state_t* state)
{
 8000948:	b480      	push	{r7}
 800094a:	b085      	sub	sp, #20
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to left  
  temp           = (*state)[0][1];
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	73fb      	strb	r3, [r7, #15]
  (*state)[0][1] = (*state)[1][1];
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	795a      	ldrb	r2, [r3, #5]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	705a      	strb	r2, [r3, #1]
  (*state)[1][1] = (*state)[2][1];
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	7a5a      	ldrb	r2, [r3, #9]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	715a      	strb	r2, [r3, #5]
  (*state)[2][1] = (*state)[3][1];
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	7b5a      	ldrb	r2, [r3, #13]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	725a      	strb	r2, [r3, #9]
  (*state)[3][1] = temp;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	7bfa      	ldrb	r2, [r7, #15]
 8000972:	735a      	strb	r2, [r3, #13]

  // Rotate second row 2 columns to left  
  temp           = (*state)[0][2];
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	789b      	ldrb	r3, [r3, #2]
 8000978:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	7a9a      	ldrb	r2, [r3, #10]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	7bfa      	ldrb	r2, [r7, #15]
 8000986:	729a      	strb	r2, [r3, #10]

  temp           = (*state)[1][2];
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	799b      	ldrb	r3, [r3, #6]
 800098c:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	7b9a      	ldrb	r2, [r3, #14]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	7bfa      	ldrb	r2, [r7, #15]
 800099a:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to left
  temp           = (*state)[0][3];
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	78db      	ldrb	r3, [r3, #3]
 80009a0:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[3][3];
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	7bda      	ldrb	r2, [r3, #15]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	70da      	strb	r2, [r3, #3]
  (*state)[3][3] = (*state)[2][3];
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	7ada      	ldrb	r2, [r3, #11]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	73da      	strb	r2, [r3, #15]
  (*state)[2][3] = (*state)[1][3];
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	79da      	ldrb	r2, [r3, #7]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	72da      	strb	r2, [r3, #11]
  (*state)[1][3] = temp;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	7bfa      	ldrb	r2, [r7, #15]
 80009be:	71da      	strb	r2, [r3, #7]
}
 80009c0:	bf00      	nop
 80009c2:	3714      	adds	r7, #20
 80009c4:	46bd      	mov	sp, r7
 80009c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ca:	4770      	bx	lr

080009cc <xtime>:

static uint8_t xtime(uint8_t x)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 80009d6:	79fb      	ldrb	r3, [r7, #7]
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	b25a      	sxtb	r2, r3
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	09db      	lsrs	r3, r3, #7
 80009e0:	b2db      	uxtb	r3, r3
 80009e2:	4619      	mov	r1, r3
 80009e4:	0049      	lsls	r1, r1, #1
 80009e6:	440b      	add	r3, r1
 80009e8:	4619      	mov	r1, r3
 80009ea:	00c8      	lsls	r0, r1, #3
 80009ec:	4619      	mov	r1, r3
 80009ee:	4603      	mov	r3, r0
 80009f0:	440b      	add	r3, r1
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	4053      	eors	r3, r2
 80009f8:	b25b      	sxtb	r3, r3
 80009fa:	b2db      	uxtb	r3, r3
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <MixColumns>:

// MixColumns function mixes the columns of the state matrix
static void MixColumns(state_t* state)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint8_t Tmp, Tm, t;
  for (i = 0; i < 4; ++i)
 8000a10:	2300      	movs	r3, #0
 8000a12:	73fb      	strb	r3, [r7, #15]
 8000a14:	e0a4      	b.n	8000b60 <MixColumns+0x158>
  {  
    t   = (*state)[i][0];
 8000a16:	7bfa      	ldrb	r2, [r7, #15]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000a1e:	73bb      	strb	r3, [r7, #14]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 8000a20:	7bfa      	ldrb	r2, [r7, #15]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8000a28:	7bfb      	ldrb	r3, [r7, #15]
 8000a2a:	6879      	ldr	r1, [r7, #4]
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	440b      	add	r3, r1
 8000a30:	785b      	ldrb	r3, [r3, #1]
 8000a32:	4053      	eors	r3, r2
 8000a34:	b2da      	uxtb	r2, r3
 8000a36:	7bfb      	ldrb	r3, [r7, #15]
 8000a38:	6879      	ldr	r1, [r7, #4]
 8000a3a:	009b      	lsls	r3, r3, #2
 8000a3c:	440b      	add	r3, r1
 8000a3e:	789b      	ldrb	r3, [r3, #2]
 8000a40:	4053      	eors	r3, r2
 8000a42:	b2da      	uxtb	r2, r3
 8000a44:	7bfb      	ldrb	r3, [r7, #15]
 8000a46:	6879      	ldr	r1, [r7, #4]
 8000a48:	009b      	lsls	r3, r3, #2
 8000a4a:	440b      	add	r3, r1
 8000a4c:	78db      	ldrb	r3, [r3, #3]
 8000a4e:	4053      	eors	r3, r2
 8000a50:	737b      	strb	r3, [r7, #13]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 8000a52:	7bfa      	ldrb	r2, [r7, #15]
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	6879      	ldr	r1, [r7, #4]
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	785b      	ldrb	r3, [r3, #1]
 8000a64:	4053      	eors	r3, r2
 8000a66:	733b      	strb	r3, [r7, #12]
 8000a68:	7b3b      	ldrb	r3, [r7, #12]
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff ffae 	bl	80009cc <xtime>
 8000a70:	4603      	mov	r3, r0
 8000a72:	733b      	strb	r3, [r7, #12]
 8000a74:	7bfa      	ldrb	r2, [r7, #15]
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 8000a7c:	7b3a      	ldrb	r2, [r7, #12]
 8000a7e:	7b7b      	ldrb	r3, [r7, #13]
 8000a80:	4053      	eors	r3, r2
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	7bfa      	ldrb	r2, [r7, #15]
 8000a86:	404b      	eors	r3, r1
 8000a88:	b2d9      	uxtb	r1, r3
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 8000a90:	7bfb      	ldrb	r3, [r7, #15]
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	4413      	add	r3, r2
 8000a98:	785a      	ldrb	r2, [r3, #1]
 8000a9a:	7bfb      	ldrb	r3, [r7, #15]
 8000a9c:	6879      	ldr	r1, [r7, #4]
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	440b      	add	r3, r1
 8000aa2:	789b      	ldrb	r3, [r3, #2]
 8000aa4:	4053      	eors	r3, r2
 8000aa6:	733b      	strb	r3, [r7, #12]
 8000aa8:	7b3b      	ldrb	r3, [r7, #12]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f7ff ff8e 	bl	80009cc <xtime>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	733b      	strb	r3, [r7, #12]
 8000ab4:	7bfb      	ldrb	r3, [r7, #15]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	4413      	add	r3, r2
 8000abc:	7859      	ldrb	r1, [r3, #1]
 8000abe:	7b3a      	ldrb	r2, [r7, #12]
 8000ac0:	7b7b      	ldrb	r3, [r7, #13]
 8000ac2:	4053      	eors	r3, r2
 8000ac4:	b2da      	uxtb	r2, r3
 8000ac6:	7bfb      	ldrb	r3, [r7, #15]
 8000ac8:	404a      	eors	r2, r1
 8000aca:	b2d1      	uxtb	r1, r2
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	4413      	add	r3, r2
 8000ad2:	460a      	mov	r2, r1
 8000ad4:	705a      	strb	r2, [r3, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 8000ad6:	7bfb      	ldrb	r3, [r7, #15]
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	009b      	lsls	r3, r3, #2
 8000adc:	4413      	add	r3, r2
 8000ade:	789a      	ldrb	r2, [r3, #2]
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
 8000ae2:	6879      	ldr	r1, [r7, #4]
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	440b      	add	r3, r1
 8000ae8:	78db      	ldrb	r3, [r3, #3]
 8000aea:	4053      	eors	r3, r2
 8000aec:	733b      	strb	r3, [r7, #12]
 8000aee:	7b3b      	ldrb	r3, [r7, #12]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff6b 	bl	80009cc <xtime>
 8000af6:	4603      	mov	r3, r0
 8000af8:	733b      	strb	r3, [r7, #12]
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	7899      	ldrb	r1, [r3, #2]
 8000b04:	7b3a      	ldrb	r2, [r7, #12]
 8000b06:	7b7b      	ldrb	r3, [r7, #13]
 8000b08:	4053      	eors	r3, r2
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	7bfb      	ldrb	r3, [r7, #15]
 8000b0e:	404a      	eors	r2, r1
 8000b10:	b2d1      	uxtb	r1, r2
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	4413      	add	r3, r2
 8000b18:	460a      	mov	r2, r1
 8000b1a:	709a      	strb	r2, [r3, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	4413      	add	r3, r2
 8000b24:	78da      	ldrb	r2, [r3, #3]
 8000b26:	7bbb      	ldrb	r3, [r7, #14]
 8000b28:	4053      	eors	r3, r2
 8000b2a:	733b      	strb	r3, [r7, #12]
 8000b2c:	7b3b      	ldrb	r3, [r7, #12]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff ff4c 	bl	80009cc <xtime>
 8000b34:	4603      	mov	r3, r0
 8000b36:	733b      	strb	r3, [r7, #12]
 8000b38:	7bfb      	ldrb	r3, [r7, #15]
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	4413      	add	r3, r2
 8000b40:	78d9      	ldrb	r1, [r3, #3]
 8000b42:	7b3a      	ldrb	r2, [r7, #12]
 8000b44:	7b7b      	ldrb	r3, [r7, #13]
 8000b46:	4053      	eors	r3, r2
 8000b48:	b2da      	uxtb	r2, r3
 8000b4a:	7bfb      	ldrb	r3, [r7, #15]
 8000b4c:	404a      	eors	r2, r1
 8000b4e:	b2d1      	uxtb	r1, r2
 8000b50:	687a      	ldr	r2, [r7, #4]
 8000b52:	009b      	lsls	r3, r3, #2
 8000b54:	4413      	add	r3, r2
 8000b56:	460a      	mov	r2, r1
 8000b58:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	f67f af57 	bls.w	8000a16 <MixColumns+0xe>
  }
}
 8000b68:	bf00      	nop
 8000b6a:	bf00      	nop
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <InvMixColumns>:

// MixColumns function mixes the columns of the state matrix.
// The method used to multiply may be difficult to understand for the inexperienced.
// Please use the references to gain more information.
static void InvMixColumns(state_t* state)
{
 8000b72:	b5b0      	push	{r4, r5, r7, lr}
 8000b74:	b084      	sub	sp, #16
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
  int i;
  uint8_t a, b, c, d;
  for (i = 0; i < 4; ++i)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	60fb      	str	r3, [r7, #12]
 8000b7e:	e33b      	b.n	80011f8 <InvMixColumns+0x686>
  { 
    a = (*state)[i][0];
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 8000b88:	72fb      	strb	r3, [r7, #11]
    b = (*state)[i][1];
 8000b8a:	687a      	ldr	r2, [r7, #4]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	009b      	lsls	r3, r3, #2
 8000b90:	4413      	add	r3, r2
 8000b92:	785b      	ldrb	r3, [r3, #1]
 8000b94:	72bb      	strb	r3, [r7, #10]
    c = (*state)[i][2];
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	009b      	lsls	r3, r3, #2
 8000b9c:	4413      	add	r3, r2
 8000b9e:	789b      	ldrb	r3, [r3, #2]
 8000ba0:	727b      	strb	r3, [r7, #9]
    d = (*state)[i][3];
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4413      	add	r3, r2
 8000baa:	78db      	ldrb	r3, [r3, #3]
 8000bac:	723b      	strb	r3, [r7, #8]

    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 8000bae:	7afb      	ldrb	r3, [r7, #11]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff ff0b 	bl	80009cc <xtime>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f7ff ff07 	bl	80009cc <xtime>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff ff03 	bl	80009cc <xtime>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff feff 	bl	80009cc <xtime>
 8000bce:	7abb      	ldrb	r3, [r7, #10]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fefb 	bl	80009cc <xtime>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fef7 	bl	80009cc <xtime>
 8000bde:	7abb      	ldrb	r3, [r7, #10]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fef3 	bl	80009cc <xtime>
 8000be6:	4603      	mov	r3, r0
 8000be8:	4618      	mov	r0, r3
 8000bea:	f7ff feef 	bl	80009cc <xtime>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff feeb 	bl	80009cc <xtime>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff fee7 	bl	80009cc <xtime>
 8000bfe:	7a7b      	ldrb	r3, [r7, #9]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fee3 	bl	80009cc <xtime>
 8000c06:	7a7b      	ldrb	r3, [r7, #9]
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fedf 	bl	80009cc <xtime>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fedb 	bl	80009cc <xtime>
 8000c16:	4603      	mov	r3, r0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff fed7 	bl	80009cc <xtime>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	4618      	mov	r0, r3
 8000c22:	f7ff fed3 	bl	80009cc <xtime>
 8000c26:	7a3b      	ldrb	r3, [r7, #8]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fecf 	bl	80009cc <xtime>
 8000c2e:	7a3b      	ldrb	r3, [r7, #8]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fecb 	bl	80009cc <xtime>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fec7 	bl	80009cc <xtime>
 8000c3e:	7a3b      	ldrb	r3, [r7, #8]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff fec3 	bl	80009cc <xtime>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f7ff febf 	bl	80009cc <xtime>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff febb 	bl	80009cc <xtime>
 8000c56:	4603      	mov	r3, r0
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff feb7 	bl	80009cc <xtime>
 8000c5e:	7afb      	ldrb	r3, [r7, #11]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff feb3 	bl	80009cc <xtime>
 8000c66:	4603      	mov	r3, r0
 8000c68:	461c      	mov	r4, r3
 8000c6a:	7afb      	ldrb	r3, [r7, #11]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff fead 	bl	80009cc <xtime>
 8000c72:	4603      	mov	r3, r0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fea9 	bl	80009cc <xtime>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4063      	eors	r3, r4
 8000c7e:	b2dc      	uxtb	r4, r3
 8000c80:	7afb      	ldrb	r3, [r7, #11]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f7ff fea2 	bl	80009cc <xtime>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fe9e 	bl	80009cc <xtime>
 8000c90:	4603      	mov	r3, r0
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fe9a 	bl	80009cc <xtime>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	4063      	eors	r3, r4
 8000c9c:	b2dc      	uxtb	r4, r3
 8000c9e:	7abb      	ldrb	r3, [r7, #10]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fe93 	bl	80009cc <xtime>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	461a      	mov	r2, r3
 8000caa:	7abb      	ldrb	r3, [r7, #10]
 8000cac:	4053      	eors	r3, r2
 8000cae:	b2dd      	uxtb	r5, r3
 8000cb0:	7abb      	ldrb	r3, [r7, #10]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fe8a 	bl	80009cc <xtime>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fe86 	bl	80009cc <xtime>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fe82 	bl	80009cc <xtime>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	406b      	eors	r3, r5
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	4063      	eors	r3, r4
 8000cd0:	b2dc      	uxtb	r4, r3
 8000cd2:	7a7b      	ldrb	r3, [r7, #9]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f7ff fe79 	bl	80009cc <xtime>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fe75 	bl	80009cc <xtime>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	7a7b      	ldrb	r3, [r7, #9]
 8000ce8:	4053      	eors	r3, r2
 8000cea:	b2dd      	uxtb	r5, r3
 8000cec:	7a7b      	ldrb	r3, [r7, #9]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fe6c 	bl	80009cc <xtime>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fe68 	bl	80009cc <xtime>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fe64 	bl	80009cc <xtime>
 8000d04:	4603      	mov	r3, r0
 8000d06:	406b      	eors	r3, r5
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	4063      	eors	r3, r4
 8000d0c:	b2dc      	uxtb	r4, r3
 8000d0e:	7a3b      	ldrb	r3, [r7, #8]
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fe5b 	bl	80009cc <xtime>
 8000d16:	4603      	mov	r3, r0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fe57 	bl	80009cc <xtime>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fe53 	bl	80009cc <xtime>
 8000d26:	4603      	mov	r3, r0
 8000d28:	461a      	mov	r2, r3
 8000d2a:	7a3b      	ldrb	r3, [r7, #8]
 8000d2c:	4053      	eors	r3, r2
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	4063      	eors	r3, r4
 8000d32:	b2d9      	uxtb	r1, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 8000d3c:	7afb      	ldrb	r3, [r7, #11]
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f7ff fe44 	bl	80009cc <xtime>
 8000d44:	7afb      	ldrb	r3, [r7, #11]
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fe40 	bl	80009cc <xtime>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f7ff fe3c 	bl	80009cc <xtime>
 8000d54:	7afb      	ldrb	r3, [r7, #11]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fe38 	bl	80009cc <xtime>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fe34 	bl	80009cc <xtime>
 8000d64:	4603      	mov	r3, r0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fe30 	bl	80009cc <xtime>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f7ff fe2c 	bl	80009cc <xtime>
 8000d74:	7abb      	ldrb	r3, [r7, #10]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff fe28 	bl	80009cc <xtime>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f7ff fe24 	bl	80009cc <xtime>
 8000d84:	4603      	mov	r3, r0
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff fe20 	bl	80009cc <xtime>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fe1c 	bl	80009cc <xtime>
 8000d94:	7a7b      	ldrb	r3, [r7, #9]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff fe18 	bl	80009cc <xtime>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fe14 	bl	80009cc <xtime>
 8000da4:	7a7b      	ldrb	r3, [r7, #9]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fe10 	bl	80009cc <xtime>
 8000dac:	4603      	mov	r3, r0
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff fe0c 	bl	80009cc <xtime>
 8000db4:	4603      	mov	r3, r0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff fe08 	bl	80009cc <xtime>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fe04 	bl	80009cc <xtime>
 8000dc4:	7a3b      	ldrb	r3, [r7, #8]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fe00 	bl	80009cc <xtime>
 8000dcc:	7a3b      	ldrb	r3, [r7, #8]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff fdfc 	bl	80009cc <xtime>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff fdf8 	bl	80009cc <xtime>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fdf4 	bl	80009cc <xtime>
 8000de4:	4603      	mov	r3, r0
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff fdf0 	bl	80009cc <xtime>
 8000dec:	7afb      	ldrb	r3, [r7, #11]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff fdec 	bl	80009cc <xtime>
 8000df4:	4603      	mov	r3, r0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff fde8 	bl	80009cc <xtime>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff fde4 	bl	80009cc <xtime>
 8000e04:	4603      	mov	r3, r0
 8000e06:	461a      	mov	r2, r3
 8000e08:	7afb      	ldrb	r3, [r7, #11]
 8000e0a:	4053      	eors	r3, r2
 8000e0c:	b2dc      	uxtb	r4, r3
 8000e0e:	7abb      	ldrb	r3, [r7, #10]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fddb 	bl	80009cc <xtime>
 8000e16:	4603      	mov	r3, r0
 8000e18:	461d      	mov	r5, r3
 8000e1a:	7abb      	ldrb	r3, [r7, #10]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff fdd5 	bl	80009cc <xtime>
 8000e22:	4603      	mov	r3, r0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fdd1 	bl	80009cc <xtime>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	406b      	eors	r3, r5
 8000e2e:	b2dd      	uxtb	r5, r3
 8000e30:	7abb      	ldrb	r3, [r7, #10]
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fdca 	bl	80009cc <xtime>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fdc6 	bl	80009cc <xtime>
 8000e40:	4603      	mov	r3, r0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff fdc2 	bl	80009cc <xtime>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	406b      	eors	r3, r5
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	4063      	eors	r3, r4
 8000e50:	b2dc      	uxtb	r4, r3
 8000e52:	7a7b      	ldrb	r3, [r7, #9]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fdb9 	bl	80009cc <xtime>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	7a7b      	ldrb	r3, [r7, #9]
 8000e60:	4053      	eors	r3, r2
 8000e62:	b2dd      	uxtb	r5, r3
 8000e64:	7a7b      	ldrb	r3, [r7, #9]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff fdb0 	bl	80009cc <xtime>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fdac 	bl	80009cc <xtime>
 8000e74:	4603      	mov	r3, r0
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff fda8 	bl	80009cc <xtime>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	406b      	eors	r3, r5
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	4063      	eors	r3, r4
 8000e84:	b2dc      	uxtb	r4, r3
 8000e86:	7a3b      	ldrb	r3, [r7, #8]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fd9f 	bl	80009cc <xtime>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff fd9b 	bl	80009cc <xtime>
 8000e96:	4603      	mov	r3, r0
 8000e98:	461a      	mov	r2, r3
 8000e9a:	7a3b      	ldrb	r3, [r7, #8]
 8000e9c:	4053      	eors	r3, r2
 8000e9e:	b2dd      	uxtb	r5, r3
 8000ea0:	7a3b      	ldrb	r3, [r7, #8]
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff fd92 	bl	80009cc <xtime>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fd8e 	bl	80009cc <xtime>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fd8a 	bl	80009cc <xtime>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	406b      	eors	r3, r5
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	4063      	eors	r3, r4
 8000ec0:	b2d9      	uxtb	r1, r3
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	4413      	add	r3, r2
 8000eca:	460a      	mov	r2, r1
 8000ecc:	705a      	strb	r2, [r3, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 8000ece:	7afb      	ldrb	r3, [r7, #11]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fd7b 	bl	80009cc <xtime>
 8000ed6:	7afb      	ldrb	r3, [r7, #11]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fd77 	bl	80009cc <xtime>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff fd73 	bl	80009cc <xtime>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fd6f 	bl	80009cc <xtime>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fd6b 	bl	80009cc <xtime>
 8000ef6:	7abb      	ldrb	r3, [r7, #10]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fd67 	bl	80009cc <xtime>
 8000efe:	7abb      	ldrb	r3, [r7, #10]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fd63 	bl	80009cc <xtime>
 8000f06:	4603      	mov	r3, r0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fd5f 	bl	80009cc <xtime>
 8000f0e:	7abb      	ldrb	r3, [r7, #10]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fd5b 	bl	80009cc <xtime>
 8000f16:	4603      	mov	r3, r0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff fd57 	bl	80009cc <xtime>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff fd53 	bl	80009cc <xtime>
 8000f26:	4603      	mov	r3, r0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fd4f 	bl	80009cc <xtime>
 8000f2e:	7a7b      	ldrb	r3, [r7, #9]
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fd4b 	bl	80009cc <xtime>
 8000f36:	4603      	mov	r3, r0
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fd47 	bl	80009cc <xtime>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff fd43 	bl	80009cc <xtime>
 8000f46:	4603      	mov	r3, r0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fd3f 	bl	80009cc <xtime>
 8000f4e:	7a3b      	ldrb	r3, [r7, #8]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fd3b 	bl	80009cc <xtime>
 8000f56:	4603      	mov	r3, r0
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fd37 	bl	80009cc <xtime>
 8000f5e:	7a3b      	ldrb	r3, [r7, #8]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fd33 	bl	80009cc <xtime>
 8000f66:	4603      	mov	r3, r0
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fd2f 	bl	80009cc <xtime>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fd2b 	bl	80009cc <xtime>
 8000f76:	4603      	mov	r3, r0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fd27 	bl	80009cc <xtime>
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fd23 	bl	80009cc <xtime>
 8000f86:	4603      	mov	r3, r0
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff fd1f 	bl	80009cc <xtime>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	461a      	mov	r2, r3
 8000f92:	7afb      	ldrb	r3, [r7, #11]
 8000f94:	4053      	eors	r3, r2
 8000f96:	b2dc      	uxtb	r4, r3
 8000f98:	7afb      	ldrb	r3, [r7, #11]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fd16 	bl	80009cc <xtime>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fd12 	bl	80009cc <xtime>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fd0e 	bl	80009cc <xtime>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	4063      	eors	r3, r4
 8000fb4:	b2dc      	uxtb	r4, r3
 8000fb6:	7abb      	ldrb	r3, [r7, #10]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff fd07 	bl	80009cc <xtime>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fd03 	bl	80009cc <xtime>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fcff 	bl	80009cc <xtime>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	7abb      	ldrb	r3, [r7, #10]
 8000fd4:	4053      	eors	r3, r2
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	4063      	eors	r3, r4
 8000fda:	b2dc      	uxtb	r4, r3
 8000fdc:	7a7b      	ldrb	r3, [r7, #9]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fcf4 	bl	80009cc <xtime>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	461d      	mov	r5, r3
 8000fe8:	7a7b      	ldrb	r3, [r7, #9]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff fcee 	bl	80009cc <xtime>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fcea 	bl	80009cc <xtime>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	406b      	eors	r3, r5
 8000ffc:	b2dd      	uxtb	r5, r3
 8000ffe:	7a7b      	ldrb	r3, [r7, #9]
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fce3 	bl	80009cc <xtime>
 8001006:	4603      	mov	r3, r0
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fcdf 	bl	80009cc <xtime>
 800100e:	4603      	mov	r3, r0
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fcdb 	bl	80009cc <xtime>
 8001016:	4603      	mov	r3, r0
 8001018:	406b      	eors	r3, r5
 800101a:	b2db      	uxtb	r3, r3
 800101c:	4063      	eors	r3, r4
 800101e:	b2dc      	uxtb	r4, r3
 8001020:	7a3b      	ldrb	r3, [r7, #8]
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff fcd2 	bl	80009cc <xtime>
 8001028:	4603      	mov	r3, r0
 800102a:	461a      	mov	r2, r3
 800102c:	7a3b      	ldrb	r3, [r7, #8]
 800102e:	4053      	eors	r3, r2
 8001030:	b2dd      	uxtb	r5, r3
 8001032:	7a3b      	ldrb	r3, [r7, #8]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fcc9 	bl	80009cc <xtime>
 800103a:	4603      	mov	r3, r0
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fcc5 	bl	80009cc <xtime>
 8001042:	4603      	mov	r3, r0
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fcc1 	bl	80009cc <xtime>
 800104a:	4603      	mov	r3, r0
 800104c:	406b      	eors	r3, r5
 800104e:	b2db      	uxtb	r3, r3
 8001050:	4063      	eors	r3, r4
 8001052:	b2d9      	uxtb	r1, r3
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	4413      	add	r3, r2
 800105c:	460a      	mov	r2, r1
 800105e:	709a      	strb	r2, [r3, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 8001060:	7afb      	ldrb	r3, [r7, #11]
 8001062:	4618      	mov	r0, r3
 8001064:	f7ff fcb2 	bl	80009cc <xtime>
 8001068:	4603      	mov	r3, r0
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff fcae 	bl	80009cc <xtime>
 8001070:	7afb      	ldrb	r3, [r7, #11]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fcaa 	bl	80009cc <xtime>
 8001078:	4603      	mov	r3, r0
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fca6 	bl	80009cc <xtime>
 8001080:	4603      	mov	r3, r0
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fca2 	bl	80009cc <xtime>
 8001088:	4603      	mov	r3, r0
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fc9e 	bl	80009cc <xtime>
 8001090:	7abb      	ldrb	r3, [r7, #10]
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff fc9a 	bl	80009cc <xtime>
 8001098:	7abb      	ldrb	r3, [r7, #10]
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fc96 	bl	80009cc <xtime>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fc92 	bl	80009cc <xtime>
 80010a8:	4603      	mov	r3, r0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f7ff fc8e 	bl	80009cc <xtime>
 80010b0:	4603      	mov	r3, r0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fc8a 	bl	80009cc <xtime>
 80010b8:	7a7b      	ldrb	r3, [r7, #9]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fc86 	bl	80009cc <xtime>
 80010c0:	7a7b      	ldrb	r3, [r7, #9]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fc82 	bl	80009cc <xtime>
 80010c8:	4603      	mov	r3, r0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fc7e 	bl	80009cc <xtime>
 80010d0:	7a7b      	ldrb	r3, [r7, #9]
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fc7a 	bl	80009cc <xtime>
 80010d8:	4603      	mov	r3, r0
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fc76 	bl	80009cc <xtime>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fc72 	bl	80009cc <xtime>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fc6e 	bl	80009cc <xtime>
 80010f0:	7a3b      	ldrb	r3, [r7, #8]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fc6a 	bl	80009cc <xtime>
 80010f8:	4603      	mov	r3, r0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fc66 	bl	80009cc <xtime>
 8001100:	4603      	mov	r3, r0
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff fc62 	bl	80009cc <xtime>
 8001108:	4603      	mov	r3, r0
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fc5e 	bl	80009cc <xtime>
 8001110:	7afb      	ldrb	r3, [r7, #11]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fc5a 	bl	80009cc <xtime>
 8001118:	4603      	mov	r3, r0
 800111a:	461a      	mov	r2, r3
 800111c:	7afb      	ldrb	r3, [r7, #11]
 800111e:	4053      	eors	r3, r2
 8001120:	b2dc      	uxtb	r4, r3
 8001122:	7afb      	ldrb	r3, [r7, #11]
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff fc51 	bl	80009cc <xtime>
 800112a:	4603      	mov	r3, r0
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff fc4d 	bl	80009cc <xtime>
 8001132:	4603      	mov	r3, r0
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff fc49 	bl	80009cc <xtime>
 800113a:	4603      	mov	r3, r0
 800113c:	4063      	eors	r3, r4
 800113e:	b2dc      	uxtb	r4, r3
 8001140:	7abb      	ldrb	r3, [r7, #10]
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fc42 	bl	80009cc <xtime>
 8001148:	4603      	mov	r3, r0
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff fc3e 	bl	80009cc <xtime>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	7abb      	ldrb	r3, [r7, #10]
 8001156:	4053      	eors	r3, r2
 8001158:	b2dd      	uxtb	r5, r3
 800115a:	7abb      	ldrb	r3, [r7, #10]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fc35 	bl	80009cc <xtime>
 8001162:	4603      	mov	r3, r0
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fc31 	bl	80009cc <xtime>
 800116a:	4603      	mov	r3, r0
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff fc2d 	bl	80009cc <xtime>
 8001172:	4603      	mov	r3, r0
 8001174:	406b      	eors	r3, r5
 8001176:	b2db      	uxtb	r3, r3
 8001178:	4063      	eors	r3, r4
 800117a:	b2dc      	uxtb	r4, r3
 800117c:	7a7b      	ldrb	r3, [r7, #9]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fc24 	bl	80009cc <xtime>
 8001184:	4603      	mov	r3, r0
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fc20 	bl	80009cc <xtime>
 800118c:	4603      	mov	r3, r0
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fc1c 	bl	80009cc <xtime>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	7a7b      	ldrb	r3, [r7, #9]
 800119a:	4053      	eors	r3, r2
 800119c:	b2db      	uxtb	r3, r3
 800119e:	4063      	eors	r3, r4
 80011a0:	b2dc      	uxtb	r4, r3
 80011a2:	7a3b      	ldrb	r3, [r7, #8]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff fc11 	bl	80009cc <xtime>
 80011aa:	4603      	mov	r3, r0
 80011ac:	461d      	mov	r5, r3
 80011ae:	7a3b      	ldrb	r3, [r7, #8]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fc0b 	bl	80009cc <xtime>
 80011b6:	4603      	mov	r3, r0
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fc07 	bl	80009cc <xtime>
 80011be:	4603      	mov	r3, r0
 80011c0:	406b      	eors	r3, r5
 80011c2:	b2dd      	uxtb	r5, r3
 80011c4:	7a3b      	ldrb	r3, [r7, #8]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fc00 	bl	80009cc <xtime>
 80011cc:	4603      	mov	r3, r0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fbfc 	bl	80009cc <xtime>
 80011d4:	4603      	mov	r3, r0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fbf8 	bl	80009cc <xtime>
 80011dc:	4603      	mov	r3, r0
 80011de:	406b      	eors	r3, r5
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	4063      	eors	r3, r4
 80011e4:	b2d9      	uxtb	r1, r3
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	460a      	mov	r2, r1
 80011f0:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < 4; ++i)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	3301      	adds	r3, #1
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	f77f acc0 	ble.w	8000b80 <InvMixColumns+0xe>
  }
}
 8001200:	bf00      	nop
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800120c <InvSubBytes>:


// The SubBytes Function Substitutes the values in the
// state matrix with values in an S-box.
static void InvSubBytes(state_t* state)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint8_t i, j;
  for (i = 0; i < 4; ++i)
 8001214:	2300      	movs	r3, #0
 8001216:	73fb      	strb	r3, [r7, #15]
 8001218:	e01d      	b.n	8001256 <InvSubBytes+0x4a>
  {
    for (j = 0; j < 4; ++j)
 800121a:	2300      	movs	r3, #0
 800121c:	73bb      	strb	r3, [r7, #14]
 800121e:	e014      	b.n	800124a <InvSubBytes+0x3e>
    {
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 8001220:	7bba      	ldrb	r2, [r7, #14]
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	6879      	ldr	r1, [r7, #4]
 8001226:	0092      	lsls	r2, r2, #2
 8001228:	440a      	add	r2, r1
 800122a:	4413      	add	r3, r2
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	7bba      	ldrb	r2, [r7, #14]
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	490d      	ldr	r1, [pc, #52]	; (800126c <InvSubBytes+0x60>)
 8001236:	5c08      	ldrb	r0, [r1, r0]
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	0092      	lsls	r2, r2, #2
 800123c:	440a      	add	r2, r1
 800123e:	4413      	add	r3, r2
 8001240:	4602      	mov	r2, r0
 8001242:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < 4; ++j)
 8001244:	7bbb      	ldrb	r3, [r7, #14]
 8001246:	3301      	adds	r3, #1
 8001248:	73bb      	strb	r3, [r7, #14]
 800124a:	7bbb      	ldrb	r3, [r7, #14]
 800124c:	2b03      	cmp	r3, #3
 800124e:	d9e7      	bls.n	8001220 <InvSubBytes+0x14>
  for (i = 0; i < 4; ++i)
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	3301      	adds	r3, #1
 8001254:	73fb      	strb	r3, [r7, #15]
 8001256:	7bfb      	ldrb	r3, [r7, #15]
 8001258:	2b03      	cmp	r3, #3
 800125a:	d9de      	bls.n	800121a <InvSubBytes+0xe>
    }
  }
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	08008eac 	.word	0x08008eac

08001270 <InvShiftRows>:

static void InvShiftRows(state_t* state)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  uint8_t temp;

  // Rotate first row 1 columns to right  
  temp = (*state)[3][1];
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	7b5b      	ldrb	r3, [r3, #13]
 800127c:	73fb      	strb	r3, [r7, #15]
  (*state)[3][1] = (*state)[2][1];
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	7a5a      	ldrb	r2, [r3, #9]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	735a      	strb	r2, [r3, #13]
  (*state)[2][1] = (*state)[1][1];
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	795a      	ldrb	r2, [r3, #5]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	725a      	strb	r2, [r3, #9]
  (*state)[1][1] = (*state)[0][1];
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	785a      	ldrb	r2, [r3, #1]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	715a      	strb	r2, [r3, #5]
  (*state)[0][1] = temp;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	7bfa      	ldrb	r2, [r7, #15]
 800129a:	705a      	strb	r2, [r3, #1]

  // Rotate second row 2 columns to right 
  temp = (*state)[0][2];
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	789b      	ldrb	r3, [r3, #2]
 80012a0:	73fb      	strb	r3, [r7, #15]
  (*state)[0][2] = (*state)[2][2];
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	7a9a      	ldrb	r2, [r3, #10]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	709a      	strb	r2, [r3, #2]
  (*state)[2][2] = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7bfa      	ldrb	r2, [r7, #15]
 80012ae:	729a      	strb	r2, [r3, #10]

  temp = (*state)[1][2];
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	799b      	ldrb	r3, [r3, #6]
 80012b4:	73fb      	strb	r3, [r7, #15]
  (*state)[1][2] = (*state)[3][2];
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	7b9a      	ldrb	r2, [r3, #14]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	719a      	strb	r2, [r3, #6]
  (*state)[3][2] = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	7bfa      	ldrb	r2, [r7, #15]
 80012c2:	739a      	strb	r2, [r3, #14]

  // Rotate third row 3 columns to right
  temp = (*state)[0][3];
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	78db      	ldrb	r3, [r3, #3]
 80012c8:	73fb      	strb	r3, [r7, #15]
  (*state)[0][3] = (*state)[1][3];
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	79da      	ldrb	r2, [r3, #7]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	70da      	strb	r2, [r3, #3]
  (*state)[1][3] = (*state)[2][3];
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	7ada      	ldrb	r2, [r3, #11]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	71da      	strb	r2, [r3, #7]
  (*state)[2][3] = (*state)[3][3];
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7bda      	ldrb	r2, [r3, #15]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	72da      	strb	r2, [r3, #11]
  (*state)[3][3] = temp;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	7bfa      	ldrb	r2, [r7, #15]
 80012e6:	73da      	strb	r2, [r3, #15]
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <Cipher>:
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(0, state, RoundKey);
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	6879      	ldr	r1, [r7, #4]
 8001306:	2000      	movs	r0, #0
 8001308:	f7ff fab0 	bl	800086c <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 800130c:	2301      	movs	r3, #1
 800130e:	73fb      	strb	r3, [r7, #15]
  {
    SubBytes(state);
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff fae7 	bl	80008e4 <SubBytes>
    ShiftRows(state);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff fb16 	bl	8000948 <ShiftRows>
    if (round == Nr) {
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	2b0a      	cmp	r3, #10
 8001320:	d00c      	beq.n	800133c <Cipher+0x48>
      break;
    }
    MixColumns(state);
 8001322:	6878      	ldr	r0, [r7, #4]
 8001324:	f7ff fb70 	bl	8000a08 <MixColumns>
    AddRoundKey(round, state, RoundKey);
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	683a      	ldr	r2, [r7, #0]
 800132c:	6879      	ldr	r1, [r7, #4]
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fa9c 	bl	800086c <AddRoundKey>
  for (round = 1; ; ++round)
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	3301      	adds	r3, #1
 8001338:	73fb      	strb	r3, [r7, #15]
    SubBytes(state);
 800133a:	e7e9      	b.n	8001310 <Cipher+0x1c>
      break;
 800133c:	bf00      	nop
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	6879      	ldr	r1, [r7, #4]
 8001342:	200a      	movs	r0, #10
 8001344:	f7ff fa92 	bl	800086c <AddRoundKey>
}
 8001348:	bf00      	nop
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <InvCipher>:

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  uint8_t round = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	73fb      	strb	r3, [r7, #15]

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	200a      	movs	r0, #10
 8001364:	f7ff fa82 	bl	800086c <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 8001368:	2309      	movs	r3, #9
 800136a:	73fb      	strb	r3, [r7, #15]
  {
    InvShiftRows(state);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff ff7f 	bl	8001270 <InvShiftRows>
    InvSubBytes(state);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ff4a 	bl	800120c <InvSubBytes>
    AddRoundKey(round, state, RoundKey);
 8001378:	7bfb      	ldrb	r3, [r7, #15]
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fa74 	bl	800086c <AddRoundKey>
    if (round == 0) {
 8001384:	7bfb      	ldrb	r3, [r7, #15]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d006      	beq.n	8001398 <InvCipher+0x48>
      break;
    }
    InvMixColumns(state);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff fbf1 	bl	8000b72 <InvMixColumns>
  for (round = (Nr - 1); ; --round)
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	3b01      	subs	r3, #1
 8001394:	73fb      	strb	r3, [r7, #15]
    InvShiftRows(state);
 8001396:	e7e9      	b.n	800136c <InvCipher+0x1c>
      break;
 8001398:	bf00      	nop
  }

}
 800139a:	bf00      	nop
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <AES_ECB_encrypt>:
/*****************************************************************************/
#if defined(ECB) && (ECB == 1)


void AES_ECB_encrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
 80013aa:	6039      	str	r1, [r7, #0]
  // The next function call encrypts the PlainText with the Key using AES algorithm.
  Cipher((state_t*)buf, ctx->RoundKey);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4619      	mov	r1, r3
 80013b0:	6838      	ldr	r0, [r7, #0]
 80013b2:	f7ff ff9f 	bl	80012f4 <Cipher>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <AES_ECB_decrypt>:

void AES_ECB_decrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
 80013c6:	6039      	str	r1, [r7, #0]
  // The next function call decrypts the PlainText with the Key using AES algorithm.
  InvCipher((state_t*)buf, ctx->RoundKey);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4619      	mov	r1, r3
 80013cc:	6838      	ldr	r0, [r7, #0]
 80013ce:	f7ff ffbf 	bl	8001350 <InvCipher>
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <AES_setup>:
    0
};



void AES_setup(enum AES_data_type data_type) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
  switch(data_type) {
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d056      	beq.n	800149a <AES_setup+0xbe>
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	f300 8084 	bgt.w	80014fa <AES_setup+0x11e>
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d002      	beq.n	80013fc <AES_setup+0x20>
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d01f      	beq.n	800143a <AES_setup+0x5e>
      aes_op_context.encrypt_configured = 0; // for continuous op detection
      send_ok();
    }
    break;
  }
}
 80013fa:	e07e      	b.n	80014fa <AES_setup+0x11e>
    if (strlen(cmds[2]) != 32) {
 80013fc:	4b41      	ldr	r3, [pc, #260]	; (8001504 <AES_setup+0x128>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	4618      	mov	r0, r3
 8001402:	f7fe feed 	bl	80001e0 <strlen>
 8001406:	4603      	mov	r3, r0
 8001408:	2b20      	cmp	r3, #32
 800140a:	d004      	beq.n	8001416 <AES_setup+0x3a>
      send_answer("Error: wrong key size\r\n", 23);
 800140c:	2117      	movs	r1, #23
 800140e:	483e      	ldr	r0, [pc, #248]	; (8001508 <AES_setup+0x12c>)
 8001410:	f000 fcd0 	bl	8001db4 <send_answer>
    break;
 8001414:	e071      	b.n	80014fa <AES_setup+0x11e>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.key, 16);
 8001416:	4b3b      	ldr	r3, [pc, #236]	; (8001504 <AES_setup+0x128>)
 8001418:	6898      	ldr	r0, [r3, #8]
 800141a:	2310      	movs	r3, #16
 800141c:	4a3b      	ldr	r2, [pc, #236]	; (800150c <AES_setup+0x130>)
 800141e:	2120      	movs	r1, #32
 8001420:	f001 f8dc 	bl	80025dc <hex2bytes>
      AES_init_ctx(&(aes_op_context.aes_ctx_struct), aes_op_context.key);
 8001424:	4939      	ldr	r1, [pc, #228]	; (800150c <AES_setup+0x130>)
 8001426:	483a      	ldr	r0, [pc, #232]	; (8001510 <AES_setup+0x134>)
 8001428:	f7ff fa12 	bl	8000850 <AES_init_ctx>
      aes_op_context.key_configured = 1;
 800142c:	4b38      	ldr	r3, [pc, #224]	; (8001510 <AES_setup+0x134>)
 800142e:	2201      	movs	r2, #1
 8001430:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      send_ok();
 8001434:	f000 fd08 	bl	8001e48 <send_ok>
    break;
 8001438:	e05f      	b.n	80014fa <AES_setup+0x11e>
    if (cmd_is(3, "trig", 4)) {
 800143a:	2204      	movs	r2, #4
 800143c:	4935      	ldr	r1, [pc, #212]	; (8001514 <AES_setup+0x138>)
 800143e:	2003      	movs	r0, #3
 8001440:	f000 fbf6 	bl	8001c30 <cmd_is>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d004      	beq.n	8001454 <AES_setup+0x78>
      aes_op_context.do_trig = 1;
 800144a:	4b31      	ldr	r3, [pc, #196]	; (8001510 <AES_setup+0x134>)
 800144c:	2201      	movs	r2, #1
 800144e:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8001452:	e003      	b.n	800145c <AES_setup+0x80>
      aes_op_context.do_trig = 0;
 8001454:	4b2e      	ldr	r3, [pc, #184]	; (8001510 <AES_setup+0x134>)
 8001456:	2200      	movs	r2, #0
 8001458:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    if (strlen(cmds[2]) != 32) {
 800145c:	4b29      	ldr	r3, [pc, #164]	; (8001504 <AES_setup+0x128>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	4618      	mov	r0, r3
 8001462:	f7fe febd 	bl	80001e0 <strlen>
 8001466:	4603      	mov	r3, r0
 8001468:	2b20      	cmp	r3, #32
 800146a:	d004      	beq.n	8001476 <AES_setup+0x9a>
      send_answer("Error: wrong plaintext size\r\n", 29);
 800146c:	211d      	movs	r1, #29
 800146e:	482a      	ldr	r0, [pc, #168]	; (8001518 <AES_setup+0x13c>)
 8001470:	f000 fca0 	bl	8001db4 <send_answer>
    break;
 8001474:	e041      	b.n	80014fa <AES_setup+0x11e>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.plain, 16);
 8001476:	4b23      	ldr	r3, [pc, #140]	; (8001504 <AES_setup+0x128>)
 8001478:	6898      	ldr	r0, [r3, #8]
 800147a:	2310      	movs	r3, #16
 800147c:	4a27      	ldr	r2, [pc, #156]	; (800151c <AES_setup+0x140>)
 800147e:	2120      	movs	r1, #32
 8001480:	f001 f8ac 	bl	80025dc <hex2bytes>
      aes_op_context.encrypt_configured = 1;
 8001484:	4b22      	ldr	r3, [pc, #136]	; (8001510 <AES_setup+0x134>)
 8001486:	2201      	movs	r2, #1
 8001488:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      aes_op_context.decrypt_configured = 0; // for continuous op detection
 800148c:	4b20      	ldr	r3, [pc, #128]	; (8001510 <AES_setup+0x134>)
 800148e:	2200      	movs	r2, #0
 8001490:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      send_ok();
 8001494:	f000 fcd8 	bl	8001e48 <send_ok>
    break;
 8001498:	e02f      	b.n	80014fa <AES_setup+0x11e>
    if (cmd_is(3, "trig", 4)) {
 800149a:	2204      	movs	r2, #4
 800149c:	491d      	ldr	r1, [pc, #116]	; (8001514 <AES_setup+0x138>)
 800149e:	2003      	movs	r0, #3
 80014a0:	f000 fbc6 	bl	8001c30 <cmd_is>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d004      	beq.n	80014b4 <AES_setup+0xd8>
      aes_op_context.do_trig = 1;
 80014aa:	4b19      	ldr	r3, [pc, #100]	; (8001510 <AES_setup+0x134>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 80014b2:	e003      	b.n	80014bc <AES_setup+0xe0>
      aes_op_context.do_trig = 0;
 80014b4:	4b16      	ldr	r3, [pc, #88]	; (8001510 <AES_setup+0x134>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    if (strlen(cmds[2]) != 32) {
 80014bc:	4b11      	ldr	r3, [pc, #68]	; (8001504 <AES_setup+0x128>)
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7fe fe8d 	bl	80001e0 <strlen>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b20      	cmp	r3, #32
 80014ca:	d004      	beq.n	80014d6 <AES_setup+0xfa>
      send_answer("Error: wrong ciphertext size\r\n", 30);
 80014cc:	211e      	movs	r1, #30
 80014ce:	4814      	ldr	r0, [pc, #80]	; (8001520 <AES_setup+0x144>)
 80014d0:	f000 fc70 	bl	8001db4 <send_answer>
    break;
 80014d4:	e010      	b.n	80014f8 <AES_setup+0x11c>
      hex2bytes((const uint8_t *) cmds[2], 32, aes_op_context.cipher, 16);
 80014d6:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <AES_setup+0x128>)
 80014d8:	6898      	ldr	r0, [r3, #8]
 80014da:	2310      	movs	r3, #16
 80014dc:	4a11      	ldr	r2, [pc, #68]	; (8001524 <AES_setup+0x148>)
 80014de:	2120      	movs	r1, #32
 80014e0:	f001 f87c 	bl	80025dc <hex2bytes>
      aes_op_context.decrypt_configured = 1;
 80014e4:	4b0a      	ldr	r3, [pc, #40]	; (8001510 <AES_setup+0x134>)
 80014e6:	2201      	movs	r2, #1
 80014e8:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      aes_op_context.encrypt_configured = 0; // for continuous op detection
 80014ec:	4b08      	ldr	r3, [pc, #32]	; (8001510 <AES_setup+0x134>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
      send_ok();
 80014f4:	f000 fca8 	bl	8001e48 <send_ok>
    break;
 80014f8:	bf00      	nop
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000208 	.word	0x20000208
 8001508:	08008b1c 	.word	0x08008b1c
 800150c:	200000c3 	.word	0x200000c3
 8001510:	20000000 	.word	0x20000000
 8001514:	08008b34 	.word	0x08008b34
 8001518:	08008b3c 	.word	0x08008b3c
 800151c:	200000d3 	.word	0x200000d3
 8001520:	08008b5c 	.word	0x08008b5c
 8001524:	200000e3 	.word	0x200000e3

08001528 <AES_continuous_start>:

uint8_t AES_continuous_start(void) {
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(2, "trig", 4)) {
 800152c:	2204      	movs	r2, #4
 800152e:	4931      	ldr	r1, [pc, #196]	; (80015f4 <AES_continuous_start+0xcc>)
 8001530:	2002      	movs	r0, #2
 8001532:	f000 fb7d 	bl	8001c30 <cmd_is>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d004      	beq.n	8001546 <AES_continuous_start+0x1e>
    aes_op_context.do_trig = 1;
 800153c:	4b2e      	ldr	r3, [pc, #184]	; (80015f8 <AES_continuous_start+0xd0>)
 800153e:	2201      	movs	r2, #1
 8001540:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
 8001544:	e003      	b.n	800154e <AES_continuous_start+0x26>
  }
  else {
    aes_op_context.do_trig = 0;
 8001546:	4b2c      	ldr	r3, [pc, #176]	; (80015f8 <AES_continuous_start+0xd0>)
 8001548:	2200      	movs	r2, #0
 800154a:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
  }

  if (aes_op_context.key_configured) {
 800154e:	4b2a      	ldr	r3, [pc, #168]	; (80015f8 <AES_continuous_start+0xd0>)
 8001550:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d049      	beq.n	80015ec <AES_continuous_start+0xc4>
    if (aes_op_context.encrypt_configured) {
 8001558:	4b27      	ldr	r3, [pc, #156]	; (80015f8 <AES_continuous_start+0xd0>)
 800155a:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800155e:	2b00      	cmp	r3, #0
 8001560:	d01f      	beq.n	80015a2 <AES_continuous_start+0x7a>
      aes_op_context.is_encrypt = 1;
 8001562:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <AES_continuous_start+0xd0>)
 8001564:	2201      	movs	r2, #1
 8001566:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      aes_op_context.configured = 1;
 800156a:	4b23      	ldr	r3, [pc, #140]	; (80015f8 <AES_continuous_start+0xd0>)
 800156c:	2201      	movs	r2, #1
 800156e:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

      // start timer ITs
      HAL_TIM_PWM_Init(timer);
 8001572:	4b22      	ldr	r3, [pc, #136]	; (80015fc <AES_continuous_start+0xd4>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f003 f949 	bl	800480e <HAL_TIM_PWM_Init>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 800157c:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <AES_continuous_start+0xd4>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f003 f99c 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 8001588:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <AES_continuous_start+0xd4>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2104      	movs	r1, #4
 800158e:	4618      	mov	r0, r3
 8001590:	f003 f996 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_Base_Start_IT(timer);
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <AES_continuous_start+0xd4>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f003 f8a7 	bl	80046ec <HAL_TIM_Base_Start_IT>
      return 1;
 800159e:	2301      	movs	r3, #1
 80015a0:	e025      	b.n	80015ee <AES_continuous_start+0xc6>
    }
    else if (aes_op_context.decrypt_configured) {
 80015a2:	4b15      	ldr	r3, [pc, #84]	; (80015f8 <AES_continuous_start+0xd0>)
 80015a4:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d01f      	beq.n	80015ec <AES_continuous_start+0xc4>
      aes_op_context.is_encrypt = 0;
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <AES_continuous_start+0xd0>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      aes_op_context.configured = 1;
 80015b4:	4b10      	ldr	r3, [pc, #64]	; (80015f8 <AES_continuous_start+0xd0>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

      // start timer ITs
      HAL_TIM_PWM_Init(timer);
 80015bc:	4b0f      	ldr	r3, [pc, #60]	; (80015fc <AES_continuous_start+0xd4>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f003 f924 	bl	800480e <HAL_TIM_PWM_Init>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 80015c6:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <AES_continuous_start+0xd4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2100      	movs	r1, #0
 80015cc:	4618      	mov	r0, r3
 80015ce:	f003 f977 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 80015d2:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <AES_continuous_start+0xd4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	2104      	movs	r1, #4
 80015d8:	4618      	mov	r0, r3
 80015da:	f003 f971 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
      HAL_TIM_Base_Start_IT(timer);
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <AES_continuous_start+0xd4>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f003 f882 	bl	80046ec <HAL_TIM_Base_Start_IT>
      return 1;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <AES_continuous_start+0xc6>
    }
  }
  return 0; // Wrong configuration sequence
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	08008b34 	.word	0x08008b34
 80015f8:	20000000 	.word	0x20000000
 80015fc:	20000230 	.word	0x20000230

08001600 <AES_encrypt>:

void AES_encrypt(uint8_t verbose) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b090      	sub	sp, #64	; 0x40
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  uint8_t buf[17];

  if (aes_op_context.key_configured == 0) {
 800160a:	4b3a      	ldr	r3, [pc, #232]	; (80016f4 <AES_encrypt+0xf4>)
 800160c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d107      	bne.n	8001624 <AES_encrypt+0x24>
    if (verbose)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d068      	beq.n	80016ec <AES_encrypt+0xec>
      send_answer("Error: unknown key\r\n", 20);
 800161a:	2114      	movs	r1, #20
 800161c:	4836      	ldr	r0, [pc, #216]	; (80016f8 <AES_encrypt+0xf8>)
 800161e:	f000 fbc9 	bl	8001db4 <send_answer>
      send_answer(answer, 16);
      send_answer(answer+16, 16);
      send_answer(answer+32, 2);
    }
  }
}
 8001622:	e063      	b.n	80016ec <AES_encrypt+0xec>
    for(i = 0; i < 16;++i)
 8001624:	2300      	movs	r3, #0
 8001626:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800162a:	e010      	b.n	800164e <AES_encrypt+0x4e>
      buf[i] = aes_op_context.plain[i];
 800162c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001630:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001634:	492f      	ldr	r1, [pc, #188]	; (80016f4 <AES_encrypt+0xf4>)
 8001636:	440a      	add	r2, r1
 8001638:	f892 20d3 	ldrb.w	r2, [r2, #211]	; 0xd3
 800163c:	3340      	adds	r3, #64	; 0x40
 800163e:	443b      	add	r3, r7
 8001640:	f803 2c14 	strb.w	r2, [r3, #-20]
    for(i = 0; i < 16;++i)
 8001644:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001648:	3301      	adds	r3, #1
 800164a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800164e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001652:	2b0f      	cmp	r3, #15
 8001654:	d9ea      	bls.n	800162c <AES_encrypt+0x2c>
    trigger_high(5);
 8001656:	2005      	movs	r0, #5
 8001658:	f000 fdc0 	bl	80021dc <trigger_high>
    AES_ECB_encrypt(&(aes_op_context.aes_ctx_struct), buf);
 800165c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001660:	4619      	mov	r1, r3
 8001662:	4824      	ldr	r0, [pc, #144]	; (80016f4 <AES_encrypt+0xf4>)
 8001664:	f7ff fe9d 	bl	80013a2 <AES_ECB_encrypt>
    trigger_low(1);
 8001668:	2001      	movs	r0, #1
 800166a:	f000 fdc9 	bl	8002200 <trigger_low>
    for(i = 0; i < 16; ++i)
 800166e:	2300      	movs	r3, #0
 8001670:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001674:	e011      	b.n	800169a <AES_encrypt+0x9a>
        aes_op_context.cipher[i] = buf[i];
 8001676:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800167a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800167e:	3240      	adds	r2, #64	; 0x40
 8001680:	443a      	add	r2, r7
 8001682:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8001686:	4a1b      	ldr	r2, [pc, #108]	; (80016f4 <AES_encrypt+0xf4>)
 8001688:	4413      	add	r3, r2
 800168a:	460a      	mov	r2, r1
 800168c:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    for(i = 0; i < 16; ++i)
 8001690:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001694:	3301      	adds	r3, #1
 8001696:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800169a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800169e:	2b0f      	cmp	r3, #15
 80016a0:	d9e9      	bls.n	8001676 <AES_encrypt+0x76>
    if (verbose) {
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d021      	beq.n	80016ec <AES_encrypt+0xec>
      bytes2hex(buf, 16, (uint8_t *) answer, 32);
 80016a8:	f107 0208 	add.w	r2, r7, #8
 80016ac:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80016b0:	2320      	movs	r3, #32
 80016b2:	2110      	movs	r1, #16
 80016b4:	f000 ffd4 	bl	8002660 <bytes2hex>
      answer[32] = '\r';
 80016b8:	230d      	movs	r3, #13
 80016ba:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
      answer[33] = '\n';
 80016be:	230a      	movs	r3, #10
 80016c0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      send_answer(answer, 16);
 80016c4:	f107 0308 	add.w	r3, r7, #8
 80016c8:	2110      	movs	r1, #16
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fb72 	bl	8001db4 <send_answer>
      send_answer(answer+16, 16);
 80016d0:	f107 0308 	add.w	r3, r7, #8
 80016d4:	3310      	adds	r3, #16
 80016d6:	2110      	movs	r1, #16
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fb6b 	bl	8001db4 <send_answer>
      send_answer(answer+32, 2);
 80016de:	f107 0308 	add.w	r3, r7, #8
 80016e2:	3320      	adds	r3, #32
 80016e4:	2102      	movs	r1, #2
 80016e6:	4618      	mov	r0, r3
 80016e8:	f000 fb64 	bl	8001db4 <send_answer>
}
 80016ec:	bf00      	nop
 80016ee:	3740      	adds	r7, #64	; 0x40
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000000 	.word	0x20000000
 80016f8:	08008b7c 	.word	0x08008b7c

080016fc <AES_decrypt>:

void AES_decrypt(uint8_t verbose) {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b090      	sub	sp, #64	; 0x40
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  uint8_t buf[16];

  if (aes_op_context.key_configured == 0) {
 8001706:	4b3a      	ldr	r3, [pc, #232]	; (80017f0 <AES_decrypt+0xf4>)
 8001708:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d107      	bne.n	8001720 <AES_decrypt+0x24>
    if (verbose)
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d068      	beq.n	80017e8 <AES_decrypt+0xec>
      send_answer("Error: unknown key\r\n", 20);
 8001716:	2114      	movs	r1, #20
 8001718:	4836      	ldr	r0, [pc, #216]	; (80017f4 <AES_decrypt+0xf8>)
 800171a:	f000 fb4b 	bl	8001db4 <send_answer>
      send_answer(answer, 16);
      send_answer(answer+16, 16);
      send_answer(answer+32, 2);
    }
  }
}
 800171e:	e063      	b.n	80017e8 <AES_decrypt+0xec>
    for(i = 0; i < 16;++i)
 8001720:	2300      	movs	r3, #0
 8001722:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001726:	e010      	b.n	800174a <AES_decrypt+0x4e>
      buf[i] = aes_op_context.cipher[i];
 8001728:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800172c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001730:	492f      	ldr	r1, [pc, #188]	; (80017f0 <AES_decrypt+0xf4>)
 8001732:	440a      	add	r2, r1
 8001734:	f892 20e3 	ldrb.w	r2, [r2, #227]	; 0xe3
 8001738:	3340      	adds	r3, #64	; 0x40
 800173a:	443b      	add	r3, r7
 800173c:	f803 2c14 	strb.w	r2, [r3, #-20]
    for(i = 0; i < 16;++i)
 8001740:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001744:	3301      	adds	r3, #1
 8001746:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800174a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800174e:	2b0f      	cmp	r3, #15
 8001750:	d9ea      	bls.n	8001728 <AES_decrypt+0x2c>
    trigger_high(5);
 8001752:	2005      	movs	r0, #5
 8001754:	f000 fd42 	bl	80021dc <trigger_high>
    AES_ECB_decrypt(&(aes_op_context.aes_ctx_struct), buf);
 8001758:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800175c:	4619      	mov	r1, r3
 800175e:	4824      	ldr	r0, [pc, #144]	; (80017f0 <AES_decrypt+0xf4>)
 8001760:	f7ff fe2d 	bl	80013be <AES_ECB_decrypt>
    trigger_low(1);
 8001764:	2001      	movs	r0, #1
 8001766:	f000 fd4b 	bl	8002200 <trigger_low>
    for(i = 0; i < 16; ++i)
 800176a:	2300      	movs	r3, #0
 800176c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001770:	e011      	b.n	8001796 <AES_decrypt+0x9a>
      aes_op_context.plain[i] = buf[i];
 8001772:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001776:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800177a:	3240      	adds	r2, #64	; 0x40
 800177c:	443a      	add	r2, r7
 800177e:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8001782:	4a1b      	ldr	r2, [pc, #108]	; (80017f0 <AES_decrypt+0xf4>)
 8001784:	4413      	add	r3, r2
 8001786:	460a      	mov	r2, r1
 8001788:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
    for(i = 0; i < 16; ++i)
 800178c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001790:	3301      	adds	r3, #1
 8001792:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001796:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800179a:	2b0f      	cmp	r3, #15
 800179c:	d9e9      	bls.n	8001772 <AES_decrypt+0x76>
    if (verbose) {
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d021      	beq.n	80017e8 <AES_decrypt+0xec>
      bytes2hex(buf, 16, (uint8_t *) answer, 32);
 80017a4:	f107 0208 	add.w	r2, r7, #8
 80017a8:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80017ac:	2320      	movs	r3, #32
 80017ae:	2110      	movs	r1, #16
 80017b0:	f000 ff56 	bl	8002660 <bytes2hex>
      answer[32] = '\r';
 80017b4:	230d      	movs	r3, #13
 80017b6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
      answer[33] = '\n';
 80017ba:	230a      	movs	r3, #10
 80017bc:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
      send_answer(answer, 16);
 80017c0:	f107 0308 	add.w	r3, r7, #8
 80017c4:	2110      	movs	r1, #16
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 faf4 	bl	8001db4 <send_answer>
      send_answer(answer+16, 16);
 80017cc:	f107 0308 	add.w	r3, r7, #8
 80017d0:	3310      	adds	r3, #16
 80017d2:	2110      	movs	r1, #16
 80017d4:	4618      	mov	r0, r3
 80017d6:	f000 faed 	bl	8001db4 <send_answer>
      send_answer(answer+32, 2);
 80017da:	f107 0308 	add.w	r3, r7, #8
 80017de:	3320      	adds	r3, #32
 80017e0:	2102      	movs	r1, #2
 80017e2:	4618      	mov	r0, r3
 80017e4:	f000 fae6 	bl	8001db4 <send_answer>
}
 80017e8:	bf00      	nop
 80017ea:	3740      	adds	r7, #64	; 0x40
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000000 	.word	0x20000000
 80017f4:	08008b7c 	.word	0x08008b7c

080017f8 <Init_Cmd_Handling>:
/*
 * It is mandatory to call this function in main before any other function of this file is called.
 * It will associate the timer, uart and dma tx channel to the right pointers (to make it easier to port code to
 * other STM microcontrollers or to change which timer/uart is being used).
 */
void Init_Cmd_Handling(TIM_HandleTypeDef *p_timer, UART_HandleTypeDef *p_uart, DMA_HandleTypeDef *p_dma_uart_tx) {
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
  timer = p_timer;
 8001804:	4a07      	ldr	r2, [pc, #28]	; (8001824 <Init_Cmd_Handling+0x2c>)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6013      	str	r3, [r2, #0]
  uart = p_uart;
 800180a:	4a07      	ldr	r2, [pc, #28]	; (8001828 <Init_Cmd_Handling+0x30>)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	6013      	str	r3, [r2, #0]
  dma_uart_tx = p_dma_uart_tx;
 8001810:	4a06      	ldr	r2, [pc, #24]	; (800182c <Init_Cmd_Handling+0x34>)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6013      	str	r3, [r2, #0]
}
 8001816:	bf00      	nop
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	20000230 	.word	0x20000230
 8001828:	20000234 	.word	0x20000234
 800182c:	20000238 	.word	0x20000238

08001830 <Start_Cmd_Reception>:

/* It is mendatory to call this function after Init_Cmd_Handling() was called for the UART interruption to be fired.
 *
 */
void Start_Cmd_Reception(void) {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  HAL_UART_Receive_DMA(uart, Rx_data, RX_LEN);
 8001834:	4b04      	ldr	r3, [pc, #16]	; (8001848 <Start_Cmd_Reception+0x18>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2240      	movs	r2, #64	; 0x40
 800183a:	4904      	ldr	r1, [pc, #16]	; (800184c <Start_Cmd_Reception+0x1c>)
 800183c:	4618      	mov	r0, r3
 800183e:	f004 f8d6 	bl	80059ee <HAL_UART_Receive_DMA>
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000234 	.word	0x20000234
 800184c:	20000188 	.word	0x20000188

08001850 <HAL_UART_RxCpltCallback>:

/*
 * This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received .
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]

  // Verify that the huart that triggered the IT is the right one
  if (huart->Instance == uart->Instance) {
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4bae      	ldr	r3, [pc, #696]	; (8001b18 <HAL_UART_RxCpltCallback+0x2c8>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	f040 8153 	bne.w	8001b0e <HAL_UART_RxCpltCallback+0x2be>

    // Split cmd string into an array of strings
    split_cmds();
 8001868:	f000 fac2 	bl	8001df0 <split_cmds>

    if (state == CONTINUOUS_IN_PROGRESS) {
 800186c:	4bab      	ldr	r3, [pc, #684]	; (8001b1c <HAL_UART_RxCpltCallback+0x2cc>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	2b01      	cmp	r3, #1
 8001874:	d129      	bne.n	80018ca <HAL_UART_RxCpltCallback+0x7a>

      if (cmd_is(0, "STOP", 4)) {
 8001876:	2204      	movs	r2, #4
 8001878:	49a9      	ldr	r1, [pc, #676]	; (8001b20 <HAL_UART_RxCpltCallback+0x2d0>)
 800187a:	2000      	movs	r0, #0
 800187c:	f000 f9d8 	bl	8001c30 <cmd_is>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d01c      	beq.n	80018c0 <HAL_UART_RxCpltCallback+0x70>
        // Stop timer interrupts and PWM output
        HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001886:	4ba7      	ldr	r3, [pc, #668]	; (8001b24 <HAL_UART_RxCpltCallback+0x2d4>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2104      	movs	r1, #4
 800188c:	4618      	mov	r0, r3
 800188e:	f003 f915 	bl	8004abc <HAL_TIM_PWM_Stop_IT>
        HAL_TIM_Base_Stop_IT(timer);
 8001892:	4ba4      	ldr	r3, [pc, #656]	; (8001b24 <HAL_UART_RxCpltCallback+0x2d4>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f002 ff8a 	bl	80047b0 <HAL_TIM_Base_Stop_IT>

        sram_op_context.configured = 0;
 800189c:	4ba2      	ldr	r3, [pc, #648]	; (8001b28 <HAL_UART_RxCpltCallback+0x2d8>)
 800189e:	2200      	movs	r2, #0
 80018a0:	755a      	strb	r2, [r3, #21]
        flash_op_context.configured = 0;
 80018a2:	4ba2      	ldr	r3, [pc, #648]	; (8001b2c <HAL_UART_RxCpltCallback+0x2dc>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	749a      	strb	r2, [r3, #18]
        aes_op_context.configured = 0;
 80018a8:	4ba1      	ldr	r3, [pc, #644]	; (8001b30 <HAL_UART_RxCpltCallback+0x2e0>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	f883 20f5 	strb.w	r2, [r3, #245]	; 0xf5

        state = IDLE;
 80018b0:	4b9a      	ldr	r3, [pc, #616]	; (8001b1c <HAL_UART_RxCpltCallback+0x2cc>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
        send_answer("Continuous was stopped\r\n", 24);
 80018b6:	2118      	movs	r1, #24
 80018b8:	489e      	ldr	r0, [pc, #632]	; (8001b34 <HAL_UART_RxCpltCallback+0x2e4>)
 80018ba:	f000 fa7b 	bl	8001db4 <send_answer>
 80018be:	e11f      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else {
        send_answer("Error: Continuous in progress\r\n", 31);
 80018c0:	211f      	movs	r1, #31
 80018c2:	489d      	ldr	r0, [pc, #628]	; (8001b38 <HAL_UART_RxCpltCallback+0x2e8>)
 80018c4:	f000 fa76 	bl	8001db4 <send_answer>
 80018c8:	e11a      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
    }

    else if (state == IDLE) {
 80018ca:	4b94      	ldr	r3, [pc, #592]	; (8001b1c <HAL_UART_RxCpltCallback+0x2cc>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f040 8115 	bne.w	8001b00 <HAL_UART_RxCpltCallback+0x2b0>

      if (cmd_is(0, "TIMER_PSC", 9)) {
 80018d6:	2209      	movs	r2, #9
 80018d8:	4998      	ldr	r1, [pc, #608]	; (8001b3c <HAL_UART_RxCpltCallback+0x2ec>)
 80018da:	2000      	movs	r0, #0
 80018dc:	f000 f9a8 	bl	8001c30 <cmd_is>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d00d      	beq.n	8001902 <HAL_UART_RxCpltCallback+0xb2>
        // TIMER_PSC>psc
        uint16_t psc = atoi(cmds[1]);
 80018e6:	4b96      	ldr	r3, [pc, #600]	; (8001b40 <HAL_UART_RxCpltCallback+0x2f0>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f005 f9c0 	bl	8006c70 <atoi>
 80018f0:	4603      	mov	r3, r0
 80018f2:	817b      	strh	r3, [r7, #10]
        Update_Timer_Prescaler(psc);
 80018f4:	897b      	ldrh	r3, [r7, #10]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 f9b6 	bl	8001c68 <Update_Timer_Prescaler>
        send_ok();
 80018fc:	f000 faa4 	bl	8001e48 <send_ok>
 8001900:	e0fe      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "TIMER_PWM_WIDTH", 15)) {
 8001902:	220f      	movs	r2, #15
 8001904:	498f      	ldr	r1, [pc, #572]	; (8001b44 <HAL_UART_RxCpltCallback+0x2f4>)
 8001906:	2000      	movs	r0, #0
 8001908:	f000 f992 	bl	8001c30 <cmd_is>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00d      	beq.n	800192e <HAL_UART_RxCpltCallback+0xde>
        // TIMER_PWM_WIDTH>width
        uint16_t width = atoi(cmds[1]);
 8001912:	4b8b      	ldr	r3, [pc, #556]	; (8001b40 <HAL_UART_RxCpltCallback+0x2f0>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	4618      	mov	r0, r3
 8001918:	f005 f9aa 	bl	8006c70 <atoi>
 800191c:	4603      	mov	r3, r0
 800191e:	81bb      	strh	r3, [r7, #12]
        Update_Timer_PwmWidth(width);
 8001920:	89bb      	ldrh	r3, [r7, #12]
 8001922:	4618      	mov	r0, r3
 8001924:	f000 f9d8 	bl	8001cd8 <Update_Timer_PwmWidth>
        send_ok();
 8001928:	f000 fa8e 	bl	8001e48 <send_ok>
 800192c:	e0e8      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "TIMER_ARR", 9)) {
 800192e:	2209      	movs	r2, #9
 8001930:	4985      	ldr	r1, [pc, #532]	; (8001b48 <HAL_UART_RxCpltCallback+0x2f8>)
 8001932:	2000      	movs	r0, #0
 8001934:	f000 f97c 	bl	8001c30 <cmd_is>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00d      	beq.n	800195a <HAL_UART_RxCpltCallback+0x10a>
        // TIMER_ARR>arr
        uint16_t arr = atoi(cmds[1]);
 800193e:	4b80      	ldr	r3, [pc, #512]	; (8001b40 <HAL_UART_RxCpltCallback+0x2f0>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	4618      	mov	r0, r3
 8001944:	f005 f994 	bl	8006c70 <atoi>
 8001948:	4603      	mov	r3, r0
 800194a:	81fb      	strh	r3, [r7, #14]
        Update_Timer_Autoreload(arr);
 800194c:	89fb      	ldrh	r3, [r7, #14]
 800194e:	4618      	mov	r0, r3
 8001950:	f000 f9f8 	bl	8001d44 <Update_Timer_Autoreload>
        send_ok();
 8001954:	f000 fa78 	bl	8001e48 <send_ok>
 8001958:	e0d2      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "START", 5)) {
 800195a:	2205      	movs	r2, #5
 800195c:	497b      	ldr	r1, [pc, #492]	; (8001b4c <HAL_UART_RxCpltCallback+0x2fc>)
 800195e:	2000      	movs	r0, #0
 8001960:	f000 f966 	bl	8001c30 <cmd_is>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d03e      	beq.n	80019e8 <HAL_UART_RxCpltCallback+0x198>
        if (cmd_is(1, "SRAM", 4)) {
 800196a:	2204      	movs	r2, #4
 800196c:	4978      	ldr	r1, [pc, #480]	; (8001b50 <HAL_UART_RxCpltCallback+0x300>)
 800196e:	2001      	movs	r0, #1
 8001970:	f000 f95e 	bl	8001c30 <cmd_is>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d009      	beq.n	800198e <HAL_UART_RxCpltCallback+0x13e>
          SRAM_continuous_start();
 800197a:	f000 fc53 	bl	8002224 <SRAM_continuous_start>
          state = CONTINUOUS_IN_PROGRESS;
 800197e:	4b67      	ldr	r3, [pc, #412]	; (8001b1c <HAL_UART_RxCpltCallback+0x2cc>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
          send_answer("Continuous started\r\n", 20);
 8001984:	2114      	movs	r1, #20
 8001986:	4873      	ldr	r0, [pc, #460]	; (8001b54 <HAL_UART_RxCpltCallback+0x304>)
 8001988:	f000 fa14 	bl	8001db4 <send_answer>
 800198c:	e0b8      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "FLASH", 5)) {
 800198e:	2205      	movs	r2, #5
 8001990:	4971      	ldr	r1, [pc, #452]	; (8001b58 <HAL_UART_RxCpltCallback+0x308>)
 8001992:	2001      	movs	r0, #1
 8001994:	f000 f94c 	bl	8001c30 <cmd_is>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d009      	beq.n	80019b2 <HAL_UART_RxCpltCallback+0x162>
          FLASH_continuous_start();
 800199e:	f000 fa5d 	bl	8001e5c <FLASH_continuous_start>
          state = CONTINUOUS_IN_PROGRESS;
 80019a2:	4b5e      	ldr	r3, [pc, #376]	; (8001b1c <HAL_UART_RxCpltCallback+0x2cc>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
          send_answer("Continuous started\r\n", 20);
 80019a8:	2114      	movs	r1, #20
 80019aa:	486a      	ldr	r0, [pc, #424]	; (8001b54 <HAL_UART_RxCpltCallback+0x304>)
 80019ac:	f000 fa02 	bl	8001db4 <send_answer>
 80019b0:	e0a6      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "AES", 3)) {
 80019b2:	2203      	movs	r2, #3
 80019b4:	4969      	ldr	r1, [pc, #420]	; (8001b5c <HAL_UART_RxCpltCallback+0x30c>)
 80019b6:	2001      	movs	r0, #1
 80019b8:	f000 f93a 	bl	8001c30 <cmd_is>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f000 809e 	beq.w	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
          if (AES_continuous_start()) {
 80019c4:	f7ff fdb0 	bl	8001528 <AES_continuous_start>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d007      	beq.n	80019de <HAL_UART_RxCpltCallback+0x18e>
            state = CONTINUOUS_IN_PROGRESS;
 80019ce:	4b53      	ldr	r3, [pc, #332]	; (8001b1c <HAL_UART_RxCpltCallback+0x2cc>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	701a      	strb	r2, [r3, #0]
            send_answer("Continuous started\r\n", 20);
 80019d4:	2114      	movs	r1, #20
 80019d6:	485f      	ldr	r0, [pc, #380]	; (8001b54 <HAL_UART_RxCpltCallback+0x304>)
 80019d8:	f000 f9ec 	bl	8001db4 <send_answer>
 80019dc:	e090      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
          }
          else {
            send_answer("Could not start continuous aes\r\n", 32);
 80019de:	2120      	movs	r1, #32
 80019e0:	485f      	ldr	r0, [pc, #380]	; (8001b60 <HAL_UART_RxCpltCallback+0x310>)
 80019e2:	f000 f9e7 	bl	8001db4 <send_answer>
 80019e6:	e08b      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
          }
        }
      }
      else if (cmd_is(0, "STOP", 4)) {
 80019e8:	2204      	movs	r2, #4
 80019ea:	494d      	ldr	r1, [pc, #308]	; (8001b20 <HAL_UART_RxCpltCallback+0x2d0>)
 80019ec:	2000      	movs	r0, #0
 80019ee:	f000 f91f 	bl	8001c30 <cmd_is>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d004      	beq.n	8001a02 <HAL_UART_RxCpltCallback+0x1b2>
        send_answer("Error: Nothing to stop\r\n", 24);
 80019f8:	2118      	movs	r1, #24
 80019fa:	485a      	ldr	r0, [pc, #360]	; (8001b64 <HAL_UART_RxCpltCallback+0x314>)
 80019fc:	f000 f9da 	bl	8001db4 <send_answer>
 8001a00:	e07e      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "HANDSHAKE", 4)) {
 8001a02:	2204      	movs	r2, #4
 8001a04:	4958      	ldr	r1, [pc, #352]	; (8001b68 <HAL_UART_RxCpltCallback+0x318>)
 8001a06:	2000      	movs	r0, #0
 8001a08:	f000 f912 	bl	8001c30 <cmd_is>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d002      	beq.n	8001a18 <HAL_UART_RxCpltCallback+0x1c8>
        send_ok();
 8001a12:	f000 fa19 	bl	8001e48 <send_ok>
 8001a16:	e073      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "trig", 4)) {
 8001a18:	2204      	movs	r2, #4
 8001a1a:	4954      	ldr	r1, [pc, #336]	; (8001b6c <HAL_UART_RxCpltCallback+0x31c>)
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f000 f907 	bl	8001c30 <cmd_is>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d008      	beq.n	8001a3a <HAL_UART_RxCpltCallback+0x1ea>
        trigger_high(0);
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f000 fbd7 	bl	80021dc <trigger_high>
        trigger_low(0);
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f000 fbe6 	bl	8002200 <trigger_low>
        send_ok();
 8001a34:	f000 fa08 	bl	8001e48 <send_ok>
 8001a38:	e062      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }

      else if (cmd_is(0, "ONESHOT", 7)) {
 8001a3a:	2207      	movs	r2, #7
 8001a3c:	494c      	ldr	r1, [pc, #304]	; (8001b70 <HAL_UART_RxCpltCallback+0x320>)
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 f8f6 	bl	8001c30 <cmd_is>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d01a      	beq.n	8001a80 <HAL_UART_RxCpltCallback+0x230>
        if (cmd_is(1, "SRAM", 4)) {
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	4940      	ldr	r1, [pc, #256]	; (8001b50 <HAL_UART_RxCpltCallback+0x300>)
 8001a4e:	2001      	movs	r0, #1
 8001a50:	f000 f8ee 	bl	8001c30 <cmd_is>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d002      	beq.n	8001a60 <HAL_UART_RxCpltCallback+0x210>
          SRAM_oneshot();
 8001a5a:	f000 fc69 	bl	8002330 <SRAM_oneshot>
 8001a5e:	e04f      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else if (cmd_is(1, "FLASH", 5)) {
 8001a60:	2205      	movs	r2, #5
 8001a62:	493d      	ldr	r1, [pc, #244]	; (8001b58 <HAL_UART_RxCpltCallback+0x308>)
 8001a64:	2001      	movs	r0, #1
 8001a66:	f000 f8e3 	bl	8001c30 <cmd_is>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d002      	beq.n	8001a76 <HAL_UART_RxCpltCallback+0x226>
          FLASH_oneshot();
 8001a70:	f000 fa8e 	bl	8001f90 <FLASH_oneshot>
 8001a74:	e044      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        }
        else {
          send_answer("Error: Unknown cmd\r\n", 20);
 8001a76:	2114      	movs	r1, #20
 8001a78:	483e      	ldr	r0, [pc, #248]	; (8001b74 <HAL_UART_RxCpltCallback+0x324>)
 8001a7a:	f000 f99b 	bl	8001db4 <send_answer>
 8001a7e:	e03f      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        }
      }
      else if (cmd_is(0, "AES_SETUP", 9)) {
 8001a80:	2209      	movs	r2, #9
 8001a82:	493d      	ldr	r1, [pc, #244]	; (8001b78 <HAL_UART_RxCpltCallback+0x328>)
 8001a84:	2000      	movs	r0, #0
 8001a86:	f000 f8d3 	bl	8001c30 <cmd_is>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d01b      	beq.n	8001ac8 <HAL_UART_RxCpltCallback+0x278>
        if (cmd_is(1, "KEY", 3))
 8001a90:	2203      	movs	r2, #3
 8001a92:	493a      	ldr	r1, [pc, #232]	; (8001b7c <HAL_UART_RxCpltCallback+0x32c>)
 8001a94:	2001      	movs	r0, #1
 8001a96:	f000 f8cb 	bl	8001c30 <cmd_is>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <HAL_UART_RxCpltCallback+0x258>
          AES_setup(KEY);
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f7ff fc9b 	bl	80013dc <AES_setup>
 8001aa6:	e02b      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        else if (cmd_is(1, "PLAIN", 5))
 8001aa8:	2205      	movs	r2, #5
 8001aaa:	4935      	ldr	r1, [pc, #212]	; (8001b80 <HAL_UART_RxCpltCallback+0x330>)
 8001aac:	2001      	movs	r0, #1
 8001aae:	f000 f8bf 	bl	8001c30 <cmd_is>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_UART_RxCpltCallback+0x270>
          AES_setup(PLAIN);
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f7ff fc8f 	bl	80013dc <AES_setup>
 8001abe:	e01f      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
        else
          AES_setup(CIPHER);
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f7ff fc8b 	bl	80013dc <AES_setup>
 8001ac6:	e01b      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "AES_ENCRYPT", 11)) {
 8001ac8:	220b      	movs	r2, #11
 8001aca:	492e      	ldr	r1, [pc, #184]	; (8001b84 <HAL_UART_RxCpltCallback+0x334>)
 8001acc:	2000      	movs	r0, #0
 8001ace:	f000 f8af 	bl	8001c30 <cmd_is>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_UART_RxCpltCallback+0x290>
        AES_encrypt(1);
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f7ff fd91 	bl	8001600 <AES_encrypt>
 8001ade:	e00f      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }
      else if (cmd_is(0, "AES_DECRYPT", 11)) {
 8001ae0:	220b      	movs	r2, #11
 8001ae2:	4929      	ldr	r1, [pc, #164]	; (8001b88 <HAL_UART_RxCpltCallback+0x338>)
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f000 f8a3 	bl	8001c30 <cmd_is>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <HAL_UART_RxCpltCallback+0x2a8>
        AES_decrypt(1);
 8001af0:	2001      	movs	r0, #1
 8001af2:	f7ff fe03 	bl	80016fc <AES_decrypt>
 8001af6:	e003      	b.n	8001b00 <HAL_UART_RxCpltCallback+0x2b0>
      }

      else {
        send_answer("Error: Unknown cmd\r\n", 20);
 8001af8:	2114      	movs	r1, #20
 8001afa:	481e      	ldr	r0, [pc, #120]	; (8001b74 <HAL_UART_RxCpltCallback+0x324>)
 8001afc:	f000 f95a 	bl	8001db4 <send_answer>
      }
    }

    HAL_UART_Receive_DMA(uart, Rx_data, RX_LEN);
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <HAL_UART_RxCpltCallback+0x2c8>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2240      	movs	r2, #64	; 0x40
 8001b06:	4921      	ldr	r1, [pc, #132]	; (8001b8c <HAL_UART_RxCpltCallback+0x33c>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 ff70 	bl	80059ee <HAL_UART_Receive_DMA>
  }
}
 8001b0e:	bf00      	nop
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000234 	.word	0x20000234
 8001b1c:	20000184 	.word	0x20000184
 8001b20:	08008b94 	.word	0x08008b94
 8001b24:	20000230 	.word	0x20000230
 8001b28:	20000250 	.word	0x20000250
 8001b2c:	2000023c 	.word	0x2000023c
 8001b30:	20000000 	.word	0x20000000
 8001b34:	08008b9c 	.word	0x08008b9c
 8001b38:	08008bb8 	.word	0x08008bb8
 8001b3c:	08008bd8 	.word	0x08008bd8
 8001b40:	20000208 	.word	0x20000208
 8001b44:	08008be4 	.word	0x08008be4
 8001b48:	08008bf4 	.word	0x08008bf4
 8001b4c:	08008c00 	.word	0x08008c00
 8001b50:	08008c08 	.word	0x08008c08
 8001b54:	08008c10 	.word	0x08008c10
 8001b58:	08008c28 	.word	0x08008c28
 8001b5c:	08008c30 	.word	0x08008c30
 8001b60:	08008c34 	.word	0x08008c34
 8001b64:	08008c58 	.word	0x08008c58
 8001b68:	08008c74 	.word	0x08008c74
 8001b6c:	08008c80 	.word	0x08008c80
 8001b70:	08008c88 	.word	0x08008c88
 8001b74:	08008c90 	.word	0x08008c90
 8001b78:	08008ca8 	.word	0x08008ca8
 8001b7c:	08008cb4 	.word	0x08008cb4
 8001b80:	08008cb8 	.word	0x08008cb8
 8001b84:	08008cc0 	.word	0x08008cc0
 8001b88:	08008ccc 	.word	0x08008ccc
 8001b8c:	20000188 	.word	0x20000188

08001b90 <HAL_TIM_PeriodElapsedCallback>:
 * Timer overflow interruption callback. Will be enabled only when a continuous experiment was started through serial com command.
 * Typically only one continuous experiment is configured at a time, thus only one function should be called (SRAM_write, SRAM_read, FLASH_erase, ...).
 * When the command to stop an ongoing continuous experiment is issued through serial com, the timer's interruption is disabled and this function does not trigger
 * anymore.
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  if (htim->Instance == timer->Instance) {
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	4b20      	ldr	r3, [pc, #128]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d138      	bne.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>

    // =================== SRAM EXPERIMENT ======================
    if (sram_op_context.configured) {
 8001ba6:	4b1f      	ldr	r3, [pc, #124]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001ba8:	7d5b      	ldrb	r3, [r3, #21]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d00b      	beq.n	8001bc6 <HAL_TIM_PeriodElapsedCallback+0x36>
      if (sram_op_context.is_write) {
 8001bae:	4b1d      	ldr	r3, [pc, #116]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <HAL_TIM_PeriodElapsedCallback+0x2e>
        SRAM_write(0);
 8001bb6:	2000      	movs	r0, #0
 8001bb8:	f000 fc2e 	bl	8002418 <SRAM_write>
        AES_decrypt(0);
      }
    }
    // =================== =============== ======================
  }
}
 8001bbc:	e02c      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
        SRAM_read(0);
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f000 fc7c 	bl	80024bc <SRAM_read>
}
 8001bc4:	e028      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
    else if (flash_op_context.configured) {
 8001bc6:	4b18      	ldr	r3, [pc, #96]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001bc8:	7c9b      	ldrb	r3, [r3, #18]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d013      	beq.n	8001bf6 <HAL_TIM_PeriodElapsedCallback+0x66>
      if (flash_op_context.is_erase) {
 8001bce:	4b16      	ldr	r3, [pc, #88]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001bd0:	785b      	ldrb	r3, [r3, #1]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_TIM_PeriodElapsedCallback+0x4e>
        FLASH_erase(0);
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	f000 fae4 	bl	80021a4 <FLASH_erase>
}
 8001bdc:	e01c      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
        if (flash_op_context.is_write) {
 8001bde:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <HAL_TIM_PeriodElapsedCallback+0x5e>
          FLASH_write(0);
 8001be6:	2000      	movs	r0, #0
 8001be8:	f000 fa54 	bl	8002094 <FLASH_write>
}
 8001bec:	e014      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
          FLASH_read(0);
 8001bee:	2000      	movs	r0, #0
 8001bf0:	f000 fa7a 	bl	80020e8 <FLASH_read>
}
 8001bf4:	e010      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
    else if (aes_op_context.configured) {
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001bf8:	f893 30f5 	ldrb.w	r3, [r3, #245]	; 0xf5
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00b      	beq.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
      if (aes_op_context.is_encrypt) {
 8001c00:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001c02:	f893 30f3 	ldrb.w	r3, [r3, #243]	; 0xf3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_TIM_PeriodElapsedCallback+0x82>
        AES_encrypt(0);
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f7ff fcf8 	bl	8001600 <AES_encrypt>
}
 8001c10:	e002      	b.n	8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>
        AES_decrypt(0);
 8001c12:	2000      	movs	r0, #0
 8001c14:	f7ff fd72 	bl	80016fc <AES_decrypt>
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20000230 	.word	0x20000230
 8001c24:	20000250 	.word	0x20000250
 8001c28:	2000023c 	.word	0x2000023c
 8001c2c:	20000000 	.word	0x20000000

08001c30 <cmd_is>:

/*
 * Compares cmds_from_UART[cmd_index] with cmd_ref and returns result.
 */
int cmd_is(uint8_t cmd_index, const char *cmd_ref, size_t len) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
 8001c3c:	73fb      	strb	r3, [r7, #15]
  return (0 == strncmp((const char *) cmds[cmd_index], cmd_ref, len));
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	4a08      	ldr	r2, [pc, #32]	; (8001c64 <cmd_is+0x34>)
 8001c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	68b9      	ldr	r1, [r7, #8]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f005 f8ed 	bl	8006e2a <strncmp>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	bf0c      	ite	eq
 8001c56:	2301      	moveq	r3, #1
 8001c58:	2300      	movne	r3, #0
 8001c5a:	b2db      	uxtb	r3, r3
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000208 	.word	0x20000208

08001c68 <Update_Timer_Prescaler>:

/*
 * Updates the prescaler of the timer used for continuous mode.
 */
void Update_Timer_Prescaler(uint16_t prescaler) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001c72:	4b18      	ldr	r3, [pc, #96]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2104      	movs	r1, #4
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 ff1f 	bl	8004abc <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001c7e:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f002 fd94 	bl	80047b0 <HAL_TIM_Base_Stop_IT>

  timer->Init.Prescaler = prescaler;
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	88fa      	ldrh	r2, [r7, #6]
 8001c8e:	605a      	str	r2, [r3, #4]
  timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c90:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  timer->Init.Period = timer->Instance->ARR;
 8001c98:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681a      	ldr	r2, [r3, #0]
 8001c9e:	4b0d      	ldr	r3, [pc, #52]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ca4:	60da      	str	r2, [r3, #12]
  timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ca6:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2200      	movs	r2, #0
 8001cac:	611a      	str	r2, [r3, #16]
  timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cae:	4b09      	ldr	r3, [pc, #36]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2280      	movs	r2, #128	; 0x80
 8001cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(timer) != HAL_OK)
 8001cb6:	4b07      	ldr	r3, [pc, #28]	; (8001cd4 <Update_Timer_Prescaler+0x6c>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f002 fcc6 	bl	800464c <HAL_TIM_Base_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <Update_Timer_Prescaler+0x62>
  {
    Error_Handler();
 8001cc6:	f000 fe95 	bl	80029f4 <Error_Handler>
  }
}
 8001cca:	bf00      	nop
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000230 	.word	0x20000230

08001cd8 <Update_Timer_PwmWidth>:

/*
 * Updates the number of timer ticks during which the PWM output stays high after a timer overflow interruption.
 */
void Update_Timer_PwmWidth(uint16_t pulsewidth) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	; 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001ce2:	4b17      	ldr	r3, [pc, #92]	; (8001d40 <Update_Timer_PwmWidth+0x68>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2104      	movs	r1, #4
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f002 fee7 	bl	8004abc <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001cee:	4b14      	ldr	r3, [pc, #80]	; (8001d40 <Update_Timer_PwmWidth+0x68>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f002 fd5c 	bl	80047b0 <HAL_TIM_Base_Stop_IT>

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
 8001d08:	615a      	str	r2, [r3, #20]
 8001d0a:	619a      	str	r2, [r3, #24]

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d0c:	2360      	movs	r3, #96	; 0x60
 8001d0e:	60fb      	str	r3, [r7, #12]
  // timer counter value after which the pwm output falls to 0 (ex: if autoreload=10 and pulsewidth=5 -> 50% dutycycle)
  sConfigOC.Pulse = pulsewidth;
 8001d10:	88fb      	ldrh	r3, [r7, #6]
 8001d12:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001d18:	2304      	movs	r3, #4
 8001d1a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_PWM_ConfigChannel(timer, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) // Timer Channel 2
 8001d1c:	4b08      	ldr	r3, [pc, #32]	; (8001d40 <Update_Timer_PwmWidth+0x68>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f107 010c 	add.w	r1, r7, #12
 8001d24:	2204      	movs	r2, #4
 8001d26:	4618      	mov	r0, r3
 8001d28:	f003 f882 	bl	8004e30 <HAL_TIM_PWM_ConfigChannel>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <Update_Timer_PwmWidth+0x5e>
  {
    Error_Handler();
 8001d32:	f000 fe5f 	bl	80029f4 <Error_Handler>
  }
}
 8001d36:	bf00      	nop
 8001d38:	3728      	adds	r7, #40	; 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	20000230 	.word	0x20000230

08001d44 <Update_Timer_Autoreload>:

/*
 * Updates the autoreload register of the timer, effectively changing the overflow frequency.
 */
void Update_Timer_Autoreload(uint16_t autoreload) {
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	80fb      	strh	r3, [r7, #6]
  // Disables ITs in case they were still enabled
  HAL_TIM_PWM_Stop_IT(timer, TIM_CHANNEL_2);
 8001d4e:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2104      	movs	r1, #4
 8001d54:	4618      	mov	r0, r3
 8001d56:	f002 feb1 	bl	8004abc <HAL_TIM_PWM_Stop_IT>
  HAL_TIM_Base_Stop_IT(timer);
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f002 fd26 	bl	80047b0 <HAL_TIM_Base_Stop_IT>

  timer->Init.Prescaler = timer->Instance->PSC;
 8001d64:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	4b11      	ldr	r3, [pc, #68]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001d70:	605a      	str	r2, [r3, #4]
  timer->Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d72:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  timer->Init.Period = autoreload;
 8001d7a:	4b0d      	ldr	r3, [pc, #52]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	88fa      	ldrh	r2, [r7, #6]
 8001d80:	60da      	str	r2, [r3, #12]
  timer->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d82:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
  timer->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2280      	movs	r2, #128	; 0x80
 8001d90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(timer) != HAL_OK)
 8001d92:	4b07      	ldr	r3, [pc, #28]	; (8001db0 <Update_Timer_Autoreload+0x6c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f002 fc58 	bl	800464c <HAL_TIM_Base_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <Update_Timer_Autoreload+0x62>
  {
    Error_Handler();
 8001da2:	f000 fe27 	bl	80029f4 <Error_Handler>
  }
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000230 	.word	0x20000230

08001db4 <send_answer>:
  ******************************************************************************
*/

#include <com_utils.h>

void send_answer(const char* msg, size_t len) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  //while(HAL_DMA_GetState(&hdma_usart2_tx) != HAL_DMA_STATE_READY) ;
  while(HAL_UART_GetState(uart) != HAL_UART_STATE_READY) ;
 8001dbe:	bf00      	nop
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <send_answer+0x38>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f004 f8fb 	bl	8005fc0 <HAL_UART_GetState>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b20      	cmp	r3, #32
 8001dce:	d1f7      	bne.n	8001dc0 <send_answer+0xc>
  // Actually does not use DMA TX request as of now because of
  // errors when chaining DMA UART TX requests.
  HAL_UART_Transmit(uart, (const uint8_t *) msg, len, HAL_MAX_DELAY);
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <send_answer+0x38>)
 8001dd2:	6818      	ldr	r0, [r3, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	b29a      	uxth	r2, r3
 8001dd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ddc:	6879      	ldr	r1, [r7, #4]
 8001dde:	f003 fd74 	bl	80058ca <HAL_UART_Transmit>
}
 8001de2:	bf00      	nop
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20000234 	.word	0x20000234

08001df0 <split_cmds>:

void split_cmds(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
	int i = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	607b      	str	r3, [r7, #4]
	strcpy((char *) Rx_data_copy, (char *) Rx_data);  // leave RX_data intact
 8001dfa:	490f      	ldr	r1, [pc, #60]	; (8001e38 <split_cmds+0x48>)
 8001dfc:	480f      	ldr	r0, [pc, #60]	; (8001e3c <split_cmds+0x4c>)
 8001dfe:	f005 f80c 	bl	8006e1a <strcpy>
	char *p = strtok ((char *) Rx_data_copy, ">");
 8001e02:	490f      	ldr	r1, [pc, #60]	; (8001e40 <split_cmds+0x50>)
 8001e04:	480d      	ldr	r0, [pc, #52]	; (8001e3c <split_cmds+0x4c>)
 8001e06:	f005 f825 	bl	8006e54 <strtok>
 8001e0a:	6038      	str	r0, [r7, #0]

	while (p != NULL)
 8001e0c:	e00b      	b.n	8001e26 <split_cmds+0x36>
	{
		cmds[i++] = p;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	1c5a      	adds	r2, r3, #1
 8001e12:	607a      	str	r2, [r7, #4]
 8001e14:	490b      	ldr	r1, [pc, #44]	; (8001e44 <split_cmds+0x54>)
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		p = strtok (NULL, ">");
 8001e1c:	4908      	ldr	r1, [pc, #32]	; (8001e40 <split_cmds+0x50>)
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f005 f818 	bl	8006e54 <strtok>
 8001e24:	6038      	str	r0, [r7, #0]
	while (p != NULL)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1f0      	bne.n	8001e0e <split_cmds+0x1e>
	}
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000188 	.word	0x20000188
 8001e3c:	200001c8 	.word	0x200001c8
 8001e40:	08008cd8 	.word	0x08008cd8
 8001e44:	20000208 	.word	0x20000208

08001e48 <send_ok>:

void send_ok(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  send_answer("OK\r\n", 4);
 8001e4c:	2104      	movs	r1, #4
 8001e4e:	4802      	ldr	r0, [pc, #8]	; (8001e58 <send_ok+0x10>)
 8001e50:	f7ff ffb0 	bl	8001db4 <send_answer>
}
 8001e54:	bf00      	nop
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	08008cdc 	.word	0x08008cdc

08001e5c <FLASH_continuous_start>:
#include "flash_operation.h"

struct FLASH_op_context flash_op_context = {0, 0, 0, 0, 0, 0, 0};


void FLASH_continuous_start(void) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
  // ================================ If sector erase operation:
  if (cmd_is(2, "erase", 5)) {
 8001e62:	2205      	movs	r2, #5
 8001e64:	4940      	ldr	r1, [pc, #256]	; (8001f68 <FLASH_continuous_start+0x10c>)
 8001e66:	2002      	movs	r0, #2
 8001e68:	f7ff fee2 	bl	8001c30 <cmd_is>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d00c      	beq.n	8001e8c <FLASH_continuous_start+0x30>
    // START>FLASH>erase>sector
    flash_op_context.is_erase = 1;
 8001e72:	4b3e      	ldr	r3, [pc, #248]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	705a      	strb	r2, [r3, #1]

    flash_op_context.sector = atoi(cmds[3]);
 8001e78:	4b3d      	ldr	r3, [pc, #244]	; (8001f70 <FLASH_continuous_start+0x114>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f004 fef7 	bl	8006c70 <atoi>
 8001e82:	4603      	mov	r3, r0
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4b39      	ldr	r3, [pc, #228]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001e88:	741a      	strb	r2, [r3, #16]
 8001e8a:	e050      	b.n	8001f2e <FLASH_continuous_start+0xd2>
  }
  else {
    // ================================ Should we rise a trigger during operation ?
    if (cmd_is(3, "trig", 4)) {
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	4939      	ldr	r1, [pc, #228]	; (8001f74 <FLASH_continuous_start+0x118>)
 8001e90:	2003      	movs	r0, #3
 8001e92:	f7ff fecd 	bl	8001c30 <cmd_is>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <FLASH_continuous_start+0x48>
      flash_op_context.do_trig = 1;
 8001e9c:	4b33      	ldr	r3, [pc, #204]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	745a      	strb	r2, [r3, #17]
 8001ea2:	e002      	b.n	8001eaa <FLASH_continuous_start+0x4e>
    }
    else {
      flash_op_context.do_trig = 0;
 8001ea4:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	745a      	strb	r2, [r3, #17]
    }

    // ================================ Starting address of operation ?
    char *addr_str = cmds[4];
 8001eaa:	4b31      	ldr	r3, [pc, #196]	; (8001f70 <FLASH_continuous_start+0x114>)
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	607b      	str	r3, [r7, #4]
    str2num(addr_str, (uint32_t *) &(flash_op_context.addr), "%8x");
 8001eb0:	4a31      	ldr	r2, [pc, #196]	; (8001f78 <FLASH_continuous_start+0x11c>)
 8001eb2:	4932      	ldr	r1, [pc, #200]	; (8001f7c <FLASH_continuous_start+0x120>)
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 fb81 	bl	80025bc <str2num>

    // ================================ If write operation:
    if (cmd_is(2, "write", 5)) {
 8001eba:	2205      	movs	r2, #5
 8001ebc:	4930      	ldr	r1, [pc, #192]	; (8001f80 <FLASH_continuous_start+0x124>)
 8001ebe:	2002      	movs	r0, #2
 8001ec0:	f7ff feb6 	bl	8001c30 <cmd_is>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d017      	beq.n	8001efa <FLASH_continuous_start+0x9e>
      // START>FLASH>write>trig>0xaddr>0xdata>span
      flash_op_context.is_write = 1;
 8001eca:	4b28      	ldr	r3, [pc, #160]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]
      flash_op_context.is_erase = 0;
 8001ed0:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	705a      	strb	r2, [r3, #1]

      char *data_str = cmds[5];
 8001ed6:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <FLASH_continuous_start+0x114>)
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	603b      	str	r3, [r7, #0]
      str2num(data_str, &(flash_op_context.data), "%8x");
 8001edc:	4a26      	ldr	r2, [pc, #152]	; (8001f78 <FLASH_continuous_start+0x11c>)
 8001ede:	4929      	ldr	r1, [pc, #164]	; (8001f84 <FLASH_continuous_start+0x128>)
 8001ee0:	6838      	ldr	r0, [r7, #0]
 8001ee2:	f000 fb6b 	bl	80025bc <str2num>
      flash_op_context.span = atoi(cmds[5]);
 8001ee6:	4b22      	ldr	r3, [pc, #136]	; (8001f70 <FLASH_continuous_start+0x114>)
 8001ee8:	695b      	ldr	r3, [r3, #20]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f004 fec0 	bl	8006c70 <atoi>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b1d      	ldr	r3, [pc, #116]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001ef6:	605a      	str	r2, [r3, #4]
 8001ef8:	e019      	b.n	8001f2e <FLASH_continuous_start+0xd2>
    }
    // ================================ If read operation:
    else if (cmd_is(2, "read", 4)) {
 8001efa:	2204      	movs	r2, #4
 8001efc:	4922      	ldr	r1, [pc, #136]	; (8001f88 <FLASH_continuous_start+0x12c>)
 8001efe:	2002      	movs	r0, #2
 8001f00:	f7ff fe96 	bl	8001c30 <cmd_is>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d011      	beq.n	8001f2e <FLASH_continuous_start+0xd2>
      // START>FLASH>read>trig>0xaddr>span
      flash_op_context.is_write = 0;
 8001f0a:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]
      flash_op_context.is_erase = 0;
 8001f10:	4b16      	ldr	r3, [pc, #88]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	705a      	strb	r2, [r3, #1]

      flash_op_context.data = 0;
 8001f16:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
      flash_op_context.span = atoi(cmds[5]);
 8001f1c:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <FLASH_continuous_start+0x114>)
 8001f1e:	695b      	ldr	r3, [r3, #20]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f004 fea5 	bl	8006c70 <atoi>
 8001f26:	4603      	mov	r3, r0
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b10      	ldr	r3, [pc, #64]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001f2c:	605a      	str	r2, [r3, #4]
    }
  }

  flash_op_context.configured = 1;
 8001f2e:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <FLASH_continuous_start+0x110>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	749a      	strb	r2, [r3, #18]

  // start timer ITs
  HAL_TIM_PWM_Init(timer);
 8001f34:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <FLASH_continuous_start+0x130>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f002 fc68 	bl	800480e <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 8001f3e:	4b13      	ldr	r3, [pc, #76]	; (8001f8c <FLASH_continuous_start+0x130>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 fcbb 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 8001f4a:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <FLASH_continuous_start+0x130>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2104      	movs	r1, #4
 8001f50:	4618      	mov	r0, r3
 8001f52:	f002 fcb5 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(timer);
 8001f56:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <FLASH_continuous_start+0x130>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f002 fbc6 	bl	80046ec <HAL_TIM_Base_Start_IT>
}
 8001f60:	bf00      	nop
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	08008cfc 	.word	0x08008cfc
 8001f6c:	2000023c 	.word	0x2000023c
 8001f70:	20000208 	.word	0x20000208
 8001f74:	08008d04 	.word	0x08008d04
 8001f78:	08008d0c 	.word	0x08008d0c
 8001f7c:	20000248 	.word	0x20000248
 8001f80:	08008d10 	.word	0x08008d10
 8001f84:	20000244 	.word	0x20000244
 8001f88:	08008d18 	.word	0x08008d18
 8001f8c:	20000230 	.word	0x20000230

08001f90 <FLASH_oneshot>:

void FLASH_oneshot(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
  // configure context structure
  flash_op_context.configured = 1;
 8001f96:	4b36      	ldr	r3, [pc, #216]	; (8002070 <FLASH_oneshot+0xe0>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	749a      	strb	r2, [r3, #18]

  if (cmd_is(2, "erase", 5)) {
 8001f9c:	2205      	movs	r2, #5
 8001f9e:	4935      	ldr	r1, [pc, #212]	; (8002074 <FLASH_oneshot+0xe4>)
 8001fa0:	2002      	movs	r0, #2
 8001fa2:	f7ff fe45 	bl	8001c30 <cmd_is>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00c      	beq.n	8001fc6 <FLASH_oneshot+0x36>
    // ONESHOT>FLASH>erase>sector
    flash_op_context.sector = atoi(cmds[3]);
 8001fac:	4b32      	ldr	r3, [pc, #200]	; (8002078 <FLASH_oneshot+0xe8>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f004 fe5d 	bl	8006c70 <atoi>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	b2da      	uxtb	r2, r3
 8001fba:	4b2d      	ldr	r3, [pc, #180]	; (8002070 <FLASH_oneshot+0xe0>)
 8001fbc:	741a      	strb	r2, [r3, #16]

    FLASH_erase(1);
 8001fbe:	2001      	movs	r0, #1
 8001fc0:	f000 f8f0 	bl	80021a4 <FLASH_erase>
      flash_op_context.span = atoi(cmds[5]);

      FLASH_read(1);
    }
  }
}
 8001fc4:	e050      	b.n	8002068 <FLASH_oneshot+0xd8>
    if (cmd_is(3, "trig", 4)) {
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	492c      	ldr	r1, [pc, #176]	; (800207c <FLASH_oneshot+0xec>)
 8001fca:	2003      	movs	r0, #3
 8001fcc:	f7ff fe30 	bl	8001c30 <cmd_is>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d003      	beq.n	8001fde <FLASH_oneshot+0x4e>
      flash_op_context.do_trig = 1;
 8001fd6:	4b26      	ldr	r3, [pc, #152]	; (8002070 <FLASH_oneshot+0xe0>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	745a      	strb	r2, [r3, #17]
 8001fdc:	e002      	b.n	8001fe4 <FLASH_oneshot+0x54>
      flash_op_context.do_trig = 0;
 8001fde:	4b24      	ldr	r3, [pc, #144]	; (8002070 <FLASH_oneshot+0xe0>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	745a      	strb	r2, [r3, #17]
    char *addr_str = cmds[4];
 8001fe4:	4b24      	ldr	r3, [pc, #144]	; (8002078 <FLASH_oneshot+0xe8>)
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	607b      	str	r3, [r7, #4]
    str2num(addr_str, (uint32_t *) &(flash_op_context.addr), "%8x");
 8001fea:	4a25      	ldr	r2, [pc, #148]	; (8002080 <FLASH_oneshot+0xf0>)
 8001fec:	4925      	ldr	r1, [pc, #148]	; (8002084 <FLASH_oneshot+0xf4>)
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 fae4 	bl	80025bc <str2num>
    if (cmd_is(2, "write", 5)) {
 8001ff4:	2205      	movs	r2, #5
 8001ff6:	4924      	ldr	r1, [pc, #144]	; (8002088 <FLASH_oneshot+0xf8>)
 8001ff8:	2002      	movs	r0, #2
 8001ffa:	f7ff fe19 	bl	8001c30 <cmd_is>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d017      	beq.n	8002034 <FLASH_oneshot+0xa4>
      flash_op_context.is_write = 1;
 8002004:	4b1a      	ldr	r3, [pc, #104]	; (8002070 <FLASH_oneshot+0xe0>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
      char *data_str = cmds[5];
 800200a:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <FLASH_oneshot+0xe8>)
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	603b      	str	r3, [r7, #0]
      str2num(data_str, &(flash_op_context.data), "%8x");
 8002010:	4a1b      	ldr	r2, [pc, #108]	; (8002080 <FLASH_oneshot+0xf0>)
 8002012:	491e      	ldr	r1, [pc, #120]	; (800208c <FLASH_oneshot+0xfc>)
 8002014:	6838      	ldr	r0, [r7, #0]
 8002016:	f000 fad1 	bl	80025bc <str2num>
      flash_op_context.span = atoi(cmds[6]);
 800201a:	4b17      	ldr	r3, [pc, #92]	; (8002078 <FLASH_oneshot+0xe8>)
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	4618      	mov	r0, r3
 8002020:	f004 fe26 	bl	8006c70 <atoi>
 8002024:	4603      	mov	r3, r0
 8002026:	461a      	mov	r2, r3
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <FLASH_oneshot+0xe0>)
 800202a:	605a      	str	r2, [r3, #4]
      FLASH_write(1);
 800202c:	2001      	movs	r0, #1
 800202e:	f000 f831 	bl	8002094 <FLASH_write>
}
 8002032:	e019      	b.n	8002068 <FLASH_oneshot+0xd8>
    else if (cmd_is(2, "read", 4)) {
 8002034:	2204      	movs	r2, #4
 8002036:	4916      	ldr	r1, [pc, #88]	; (8002090 <FLASH_oneshot+0x100>)
 8002038:	2002      	movs	r0, #2
 800203a:	f7ff fdf9 	bl	8001c30 <cmd_is>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d011      	beq.n	8002068 <FLASH_oneshot+0xd8>
      flash_op_context.is_write = 0;
 8002044:	4b0a      	ldr	r3, [pc, #40]	; (8002070 <FLASH_oneshot+0xe0>)
 8002046:	2200      	movs	r2, #0
 8002048:	701a      	strb	r2, [r3, #0]
      flash_op_context.data = 0;
 800204a:	4b09      	ldr	r3, [pc, #36]	; (8002070 <FLASH_oneshot+0xe0>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
      flash_op_context.span = atoi(cmds[5]);
 8002050:	4b09      	ldr	r3, [pc, #36]	; (8002078 <FLASH_oneshot+0xe8>)
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	4618      	mov	r0, r3
 8002056:	f004 fe0b 	bl	8006c70 <atoi>
 800205a:	4603      	mov	r3, r0
 800205c:	461a      	mov	r2, r3
 800205e:	4b04      	ldr	r3, [pc, #16]	; (8002070 <FLASH_oneshot+0xe0>)
 8002060:	605a      	str	r2, [r3, #4]
      FLASH_read(1);
 8002062:	2001      	movs	r0, #1
 8002064:	f000 f840 	bl	80020e8 <FLASH_read>
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	2000023c 	.word	0x2000023c
 8002074:	08008cfc 	.word	0x08008cfc
 8002078:	20000208 	.word	0x20000208
 800207c:	08008d04 	.word	0x08008d04
 8002080:	08008d0c 	.word	0x08008d0c
 8002084:	20000248 	.word	0x20000248
 8002088:	08008d10 	.word	0x08008d10
 800208c:	20000244 	.word	0x20000244
 8002090:	08008d18 	.word	0x08008d18

08002094 <FLASH_write>:

// ====================================================================

void FLASH_write(uint8_t verbose) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
  if (flash_op_context.configured == 0) {
 800209e:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <FLASH_write+0x4c>)
 80020a0:	7c9b      	ldrb	r3, [r3, #18]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d107      	bne.n	80020b6 <FLASH_write+0x22>
    if (verbose)
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d014      	beq.n	80020d6 <FLASH_write+0x42>
      send_answer("Error: undefined flash op context\r\n", 34);
 80020ac:	2122      	movs	r1, #34	; 0x22
 80020ae:	480d      	ldr	r0, [pc, #52]	; (80020e4 <FLASH_write+0x50>)
 80020b0:	f7ff fe80 	bl	8001db4 <send_answer>
    FPEC_Program(flash_op_context.addr, (uint32_t) flash_op_context.data, flash_op_context.do_trig, flash_op_context.span);

    if (verbose)
      send_ok();
  }
}
 80020b4:	e00f      	b.n	80020d6 <FLASH_write+0x42>
    FPEC_Program(flash_op_context.addr, (uint32_t) flash_op_context.data, flash_op_context.do_trig, flash_op_context.span);
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <FLASH_write+0x4c>)
 80020b8:	68d8      	ldr	r0, [r3, #12]
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <FLASH_write+0x4c>)
 80020bc:	6899      	ldr	r1, [r3, #8]
 80020be:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <FLASH_write+0x4c>)
 80020c0:	7c5b      	ldrb	r3, [r3, #17]
 80020c2:	b29a      	uxth	r2, r3
 80020c4:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <FLASH_write+0x4c>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f7fe fa72 	bl	80005b0 <FPEC_Program>
    if (verbose)
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <FLASH_write+0x42>
      send_ok();
 80020d2:	f7ff feb9 	bl	8001e48 <send_ok>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	2000023c 	.word	0x2000023c
 80020e4:	08008d20 	.word	0x08008d20

080020e8 <FLASH_read>:

void FLASH_read(uint8_t verbose) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b088      	sub	sp, #32
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	71fb      	strb	r3, [r7, #7]
  if (flash_op_context.configured == 0) {
 80020f2:	4b29      	ldr	r3, [pc, #164]	; (8002198 <FLASH_read+0xb0>)
 80020f4:	7c9b      	ldrb	r3, [r3, #18]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d107      	bne.n	800210a <FLASH_read+0x22>
    if (verbose)
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d046      	beq.n	800218e <FLASH_read+0xa6>
      send_answer("Error: undefined flash op context\r\n", 34);
 8002100:	2122      	movs	r1, #34	; 0x22
 8002102:	4826      	ldr	r0, [pc, #152]	; (800219c <FLASH_read+0xb4>)
 8002104:	f7ff fe56 	bl	8001db4 <send_answer>

    // Send the value read back to UART
    if (verbose)
      send_answer(read_value_str, sizeof(read_value_str));
  }
}
 8002108:	e041      	b.n	800218e <FLASH_read+0xa6>
    if (flash_op_context.do_trig)
 800210a:	4b23      	ldr	r3, [pc, #140]	; (8002198 <FLASH_read+0xb0>)
 800210c:	7c5b      	ldrb	r3, [r3, #17]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d019      	beq.n	8002146 <FLASH_read+0x5e>
      trigger_high(2);
 8002112:	2002      	movs	r0, #2
 8002114:	f000 f862 	bl	80021dc <trigger_high>
      for (i = 0; i < flash_op_context.span; i++)
 8002118:	2300      	movs	r3, #0
 800211a:	61fb      	str	r3, [r7, #28]
 800211c:	e00a      	b.n	8002134 <FLASH_read+0x4c>
        flash_op_context.data = *((volatile uint32_t*) (flash_op_context.addr + i));
 800211e:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <FLASH_read+0xb0>)
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a1b      	ldr	r2, [pc, #108]	; (8002198 <FLASH_read+0xb0>)
 800212c:	6093      	str	r3, [r2, #8]
      for (i = 0; i < flash_op_context.span; i++)
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3301      	adds	r3, #1
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	4b18      	ldr	r3, [pc, #96]	; (8002198 <FLASH_read+0xb0>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	69fa      	ldr	r2, [r7, #28]
 800213a:	429a      	cmp	r2, r3
 800213c:	d3ef      	bcc.n	800211e <FLASH_read+0x36>
      trigger_low(1);
 800213e:	2001      	movs	r0, #1
 8002140:	f000 f85e 	bl	8002200 <trigger_low>
 8002144:	e012      	b.n	800216c <FLASH_read+0x84>
      for (i = 0; i < flash_op_context.span; i++)
 8002146:	2300      	movs	r3, #0
 8002148:	61bb      	str	r3, [r7, #24]
 800214a:	e00a      	b.n	8002162 <FLASH_read+0x7a>
        flash_op_context.data = *((volatile uint32_t*) (flash_op_context.addr + i));
 800214c:	4b12      	ldr	r3, [pc, #72]	; (8002198 <FLASH_read+0xb0>)
 800214e:	68da      	ldr	r2, [r3, #12]
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0f      	ldr	r2, [pc, #60]	; (8002198 <FLASH_read+0xb0>)
 800215a:	6093      	str	r3, [r2, #8]
      for (i = 0; i < flash_op_context.span; i++)
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	3301      	adds	r3, #1
 8002160:	61bb      	str	r3, [r7, #24]
 8002162:	4b0d      	ldr	r3, [pc, #52]	; (8002198 <FLASH_read+0xb0>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	429a      	cmp	r2, r3
 800216a:	d3ef      	bcc.n	800214c <FLASH_read+0x64>
    sprintf(read_value_str, "%08X\r\n", (unsigned int) flash_op_context.data);
 800216c:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <FLASH_read+0xb0>)
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	f107 030c 	add.w	r3, r7, #12
 8002174:	490a      	ldr	r1, [pc, #40]	; (80021a0 <FLASH_read+0xb8>)
 8002176:	4618      	mov	r0, r3
 8002178:	f004 fdbe 	bl	8006cf8 <siprintf>
    if (verbose)
 800217c:	79fb      	ldrb	r3, [r7, #7]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d005      	beq.n	800218e <FLASH_read+0xa6>
      send_answer(read_value_str, sizeof(read_value_str));
 8002182:	f107 030c 	add.w	r3, r7, #12
 8002186:	210b      	movs	r1, #11
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff fe13 	bl	8001db4 <send_answer>
}
 800218e:	bf00      	nop
 8002190:	3720      	adds	r7, #32
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	2000023c 	.word	0x2000023c
 800219c:	08008d20 	.word	0x08008d20
 80021a0:	08008d44 	.word	0x08008d44

080021a4 <FLASH_erase>:

void FLASH_erase(uint8_t verbose) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
  // sector in [0; 7]
  if (5 < flash_op_context.sector) {
 80021ae:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <FLASH_erase+0x34>)
 80021b0:	7c1b      	ldrb	r3, [r3, #16]
 80021b2:	2b05      	cmp	r3, #5
 80021b4:	d902      	bls.n	80021bc <FLASH_erase+0x18>
    flash_op_context.sector = 5;
 80021b6:	4b08      	ldr	r3, [pc, #32]	; (80021d8 <FLASH_erase+0x34>)
 80021b8:	2205      	movs	r2, #5
 80021ba:	741a      	strb	r2, [r3, #16]
  }

  FPEC_SectorErase(flash_op_context.sector);
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <FLASH_erase+0x34>)
 80021be:	7c1b      	ldrb	r3, [r3, #16]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe f9e7 	bl	8000594 <FPEC_SectorErase>

  if (verbose)
 80021c6:	79fb      	ldrb	r3, [r7, #7]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <FLASH_erase+0x2c>
    send_ok();
 80021cc:	f7ff fe3c 	bl	8001e48 <send_ok>
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	2000023c 	.word	0x2000023c

080021dc <trigger_high>:
/**
  * @brief  This function is responsible for setting the trigger.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void trigger_high(uint32_t n_nops)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(TRIG_OUT0_GPIO_Port, TRIG_OUT0_Pin, GPIO_PIN_SET);
 80021e4:	2201      	movs	r2, #1
 80021e6:	2120      	movs	r1, #32
 80021e8:	4804      	ldr	r0, [pc, #16]	; (80021fc <trigger_high+0x20>)
 80021ea:	f001 fdbd 	bl	8003d68 <HAL_GPIO_WritePin>
    do_NOP(n_nops);
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f000 f9ce 	bl	8002590 <do_NOP>
}
 80021f4:	bf00      	nop
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40020400 	.word	0x40020400

08002200 <trigger_low>:
/**
  * @brief  This function is responsible for resetting the trigger.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void trigger_low(uint32_t n_nops)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
    do_NOP(n_nops);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f9c1 	bl	8002590 <do_NOP>
    HAL_GPIO_WritePin(TRIG_OUT0_GPIO_Port, TRIG_OUT0_Pin, GPIO_PIN_RESET);
 800220e:	2200      	movs	r2, #0
 8002210:	2120      	movs	r1, #32
 8002212:	4803      	ldr	r0, [pc, #12]	; (8002220 <trigger_low+0x20>)
 8002214:	f001 fda8 	bl	8003d68 <HAL_GPIO_WritePin>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40020400 	.word	0x40020400

08002224 <SRAM_continuous_start>:

#include "sram_operation.h"

struct SRAM_op_context sram_op_context = {0, 0, 0, 0, 0, 0, 0};

void SRAM_continuous_start(void) {
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
  // ================================ Should we rise a trigger during operation ?
  if (cmd_is(3, "trig", 4)) {
 800222a:	2204      	movs	r2, #4
 800222c:	4937      	ldr	r1, [pc, #220]	; (800230c <SRAM_continuous_start+0xe8>)
 800222e:	2003      	movs	r0, #3
 8002230:	f7ff fcfe 	bl	8001c30 <cmd_is>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d003      	beq.n	8002242 <SRAM_continuous_start+0x1e>
    sram_op_context.do_trig = 1;
 800223a:	4b35      	ldr	r3, [pc, #212]	; (8002310 <SRAM_continuous_start+0xec>)
 800223c:	2201      	movs	r2, #1
 800223e:	751a      	strb	r2, [r3, #20]
 8002240:	e002      	b.n	8002248 <SRAM_continuous_start+0x24>
  }
  else {
    sram_op_context.do_trig = 0;
 8002242:	4b33      	ldr	r3, [pc, #204]	; (8002310 <SRAM_continuous_start+0xec>)
 8002244:	2200      	movs	r2, #0
 8002246:	751a      	strb	r2, [r3, #20]
  }

  // ================================ Over how many consecutive addresses should we apply the operation ?
  sram_op_context.span = atoi(cmds[4]);
 8002248:	4b32      	ldr	r3, [pc, #200]	; (8002314 <SRAM_continuous_start+0xf0>)
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	4618      	mov	r0, r3
 800224e:	f004 fd0f 	bl	8006c70 <atoi>
 8002252:	4603      	mov	r3, r0
 8002254:	461a      	mov	r2, r3
 8002256:	4b2e      	ldr	r3, [pc, #184]	; (8002310 <SRAM_continuous_start+0xec>)
 8002258:	605a      	str	r2, [r3, #4]

  // ================================ How many NOP instructions should be inserted before each single operation (write/read) ?
  sram_op_context.nb_nops = atoi(cmds[5]);
 800225a:	4b2e      	ldr	r3, [pc, #184]	; (8002314 <SRAM_continuous_start+0xf0>)
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	4618      	mov	r0, r3
 8002260:	f004 fd06 	bl	8006c70 <atoi>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	4b29      	ldr	r3, [pc, #164]	; (8002310 <SRAM_continuous_start+0xec>)
 800226a:	611a      	str	r2, [r3, #16]

  // ================================ Starting address of operation ?
  char *addr_str = cmds[6];
 800226c:	4b29      	ldr	r3, [pc, #164]	; (8002314 <SRAM_continuous_start+0xf0>)
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	60fb      	str	r3, [r7, #12]
  str2num(addr_str, (uint32_t *) &(sram_op_context.addr), "%8x");
 8002272:	4a29      	ldr	r2, [pc, #164]	; (8002318 <SRAM_continuous_start+0xf4>)
 8002274:	4929      	ldr	r1, [pc, #164]	; (800231c <SRAM_continuous_start+0xf8>)
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 f9a0 	bl	80025bc <str2num>

  // ================================ If write operation:
  if (cmd_is(2, "write", 5)) {
 800227c:	2205      	movs	r2, #5
 800227e:	4928      	ldr	r1, [pc, #160]	; (8002320 <SRAM_continuous_start+0xfc>)
 8002280:	2002      	movs	r0, #2
 8002282:	f7ff fcd5 	bl	8001c30 <cmd_is>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d00b      	beq.n	80022a4 <SRAM_continuous_start+0x80>
    // START>SRAM>write>trig>span>nb_nops>0xaddr>0xdata
    sram_op_context.is_write = 1;
 800228c:	4b20      	ldr	r3, [pc, #128]	; (8002310 <SRAM_continuous_start+0xec>)
 800228e:	2201      	movs	r2, #1
 8002290:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 8002292:	4b20      	ldr	r3, [pc, #128]	; (8002314 <SRAM_continuous_start+0xf0>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	607b      	str	r3, [r7, #4]
    str2num(data_str, &(sram_op_context.data), "%8x");
 8002298:	4a1f      	ldr	r2, [pc, #124]	; (8002318 <SRAM_continuous_start+0xf4>)
 800229a:	4922      	ldr	r1, [pc, #136]	; (8002324 <SRAM_continuous_start+0x100>)
 800229c:	6878      	ldr	r0, [r7, #4]
 800229e:	f000 f98d 	bl	80025bc <str2num>
 80022a2:	e015      	b.n	80022d0 <SRAM_continuous_start+0xac>
  }
  // ================================ If read operation:
  else if (cmd_is(2, "read", 4)) {
 80022a4:	2204      	movs	r2, #4
 80022a6:	4920      	ldr	r1, [pc, #128]	; (8002328 <SRAM_continuous_start+0x104>)
 80022a8:	2002      	movs	r0, #2
 80022aa:	f7ff fcc1 	bl	8001c30 <cmd_is>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d00d      	beq.n	80022d0 <SRAM_continuous_start+0xac>
    // START>SRAM>read>trig>span>nb_nops>0xaddr
    sram_op_context.is_write = 0;
 80022b4:	4b16      	ldr	r3, [pc, #88]	; (8002310 <SRAM_continuous_start+0xec>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 80022ba:	4b16      	ldr	r3, [pc, #88]	; (8002314 <SRAM_continuous_start+0xf0>)
 80022bc:	69db      	ldr	r3, [r3, #28]
 80022be:	60bb      	str	r3, [r7, #8]
    str2num(data_str, &(sram_op_context.data), "%8x");
 80022c0:	4a15      	ldr	r2, [pc, #84]	; (8002318 <SRAM_continuous_start+0xf4>)
 80022c2:	4918      	ldr	r1, [pc, #96]	; (8002324 <SRAM_continuous_start+0x100>)
 80022c4:	68b8      	ldr	r0, [r7, #8]
 80022c6:	f000 f979 	bl	80025bc <str2num>
    sram_op_context.data = 0;
 80022ca:	4b11      	ldr	r3, [pc, #68]	; (8002310 <SRAM_continuous_start+0xec>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	609a      	str	r2, [r3, #8]
  }
  sram_op_context.configured = 1;
 80022d0:	4b0f      	ldr	r3, [pc, #60]	; (8002310 <SRAM_continuous_start+0xec>)
 80022d2:	2201      	movs	r2, #1
 80022d4:	755a      	strb	r2, [r3, #21]

  // start timer ITs
  HAL_TIM_PWM_Init(timer);
 80022d6:	4b15      	ldr	r3, [pc, #84]	; (800232c <SRAM_continuous_start+0x108>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f002 fa97 	bl	800480e <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_1);
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <SRAM_continuous_start+0x108>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2100      	movs	r1, #0
 80022e6:	4618      	mov	r0, r3
 80022e8:	f002 faea 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(timer, TIM_CHANNEL_2);
 80022ec:	4b0f      	ldr	r3, [pc, #60]	; (800232c <SRAM_continuous_start+0x108>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2104      	movs	r1, #4
 80022f2:	4618      	mov	r0, r3
 80022f4:	f002 fae4 	bl	80048c0 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(timer);
 80022f8:	4b0c      	ldr	r3, [pc, #48]	; (800232c <SRAM_continuous_start+0x108>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f002 f9f5 	bl	80046ec <HAL_TIM_Base_Start_IT>
}
 8002302:	bf00      	nop
 8002304:	3710      	adds	r7, #16
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	08008d4c 	.word	0x08008d4c
 8002310:	20000250 	.word	0x20000250
 8002314:	20000208 	.word	0x20000208
 8002318:	08008d54 	.word	0x08008d54
 800231c:	2000025c 	.word	0x2000025c
 8002320:	08008d58 	.word	0x08008d58
 8002324:	20000258 	.word	0x20000258
 8002328:	08008d60 	.word	0x08008d60
 800232c:	20000230 	.word	0x20000230

08002330 <SRAM_oneshot>:

void SRAM_oneshot(void) {
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
  // configure context structure
  if (cmd_is(3, "trig", 4)) {
 8002336:	2204      	movs	r2, #4
 8002338:	492f      	ldr	r1, [pc, #188]	; (80023f8 <SRAM_oneshot+0xc8>)
 800233a:	2003      	movs	r0, #3
 800233c:	f7ff fc78 	bl	8001c30 <cmd_is>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <SRAM_oneshot+0x1e>
    sram_op_context.do_trig = 1;
 8002346:	4b2d      	ldr	r3, [pc, #180]	; (80023fc <SRAM_oneshot+0xcc>)
 8002348:	2201      	movs	r2, #1
 800234a:	751a      	strb	r2, [r3, #20]
 800234c:	e002      	b.n	8002354 <SRAM_oneshot+0x24>
  }
  else {
    sram_op_context.do_trig = 0;
 800234e:	4b2b      	ldr	r3, [pc, #172]	; (80023fc <SRAM_oneshot+0xcc>)
 8002350:	2200      	movs	r2, #0
 8002352:	751a      	strb	r2, [r3, #20]
  }

  sram_op_context.span = atoi(cmds[4]);
 8002354:	4b2a      	ldr	r3, [pc, #168]	; (8002400 <SRAM_oneshot+0xd0>)
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	4618      	mov	r0, r3
 800235a:	f004 fc89 	bl	8006c70 <atoi>
 800235e:	4603      	mov	r3, r0
 8002360:	461a      	mov	r2, r3
 8002362:	4b26      	ldr	r3, [pc, #152]	; (80023fc <SRAM_oneshot+0xcc>)
 8002364:	605a      	str	r2, [r3, #4]
  sram_op_context.nb_nops = atoi(cmds[5]);
 8002366:	4b26      	ldr	r3, [pc, #152]	; (8002400 <SRAM_oneshot+0xd0>)
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	4618      	mov	r0, r3
 800236c:	f004 fc80 	bl	8006c70 <atoi>
 8002370:	4603      	mov	r3, r0
 8002372:	461a      	mov	r2, r3
 8002374:	4b21      	ldr	r3, [pc, #132]	; (80023fc <SRAM_oneshot+0xcc>)
 8002376:	611a      	str	r2, [r3, #16]

  char *addr_str = cmds[6];
 8002378:	4b21      	ldr	r3, [pc, #132]	; (8002400 <SRAM_oneshot+0xd0>)
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	60fb      	str	r3, [r7, #12]
  str2num(addr_str, (uint32_t *) &(sram_op_context.addr), "%8x");
 800237e:	4a21      	ldr	r2, [pc, #132]	; (8002404 <SRAM_oneshot+0xd4>)
 8002380:	4921      	ldr	r1, [pc, #132]	; (8002408 <SRAM_oneshot+0xd8>)
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f000 f91a 	bl	80025bc <str2num>

  sram_op_context.configured = 1;
 8002388:	4b1c      	ldr	r3, [pc, #112]	; (80023fc <SRAM_oneshot+0xcc>)
 800238a:	2201      	movs	r2, #1
 800238c:	755a      	strb	r2, [r3, #21]

  if (cmd_is(2, "write", 5)) {
 800238e:	2205      	movs	r2, #5
 8002390:	491e      	ldr	r1, [pc, #120]	; (800240c <SRAM_oneshot+0xdc>)
 8002392:	2002      	movs	r0, #2
 8002394:	f7ff fc4c 	bl	8001c30 <cmd_is>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d00e      	beq.n	80023bc <SRAM_oneshot+0x8c>
    // ONESHOT>SRAM>write>trig>span>nb_nops>0xaddr>0xdata
    sram_op_context.is_write = 1;
 800239e:	4b17      	ldr	r3, [pc, #92]	; (80023fc <SRAM_oneshot+0xcc>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]

    char *data_str = cmds[7];
 80023a4:	4b16      	ldr	r3, [pc, #88]	; (8002400 <SRAM_oneshot+0xd0>)
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	607b      	str	r3, [r7, #4]
    str2num(data_str, &(sram_op_context.data), "%8x");
 80023aa:	4a16      	ldr	r2, [pc, #88]	; (8002404 <SRAM_oneshot+0xd4>)
 80023ac:	4918      	ldr	r1, [pc, #96]	; (8002410 <SRAM_oneshot+0xe0>)
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 f904 	bl	80025bc <str2num>

    SRAM_write(1);
 80023b4:	2001      	movs	r0, #1
 80023b6:	f000 f82f 	bl	8002418 <SRAM_write>
    str2num(data_str, &(sram_op_context.data), "%8x");
    sram_op_context.data = 0;

    SRAM_read(1);
  }
}
 80023ba:	e018      	b.n	80023ee <SRAM_oneshot+0xbe>
  else if (cmd_is(2, "read", 4)) {
 80023bc:	2204      	movs	r2, #4
 80023be:	4915      	ldr	r1, [pc, #84]	; (8002414 <SRAM_oneshot+0xe4>)
 80023c0:	2002      	movs	r0, #2
 80023c2:	f7ff fc35 	bl	8001c30 <cmd_is>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d010      	beq.n	80023ee <SRAM_oneshot+0xbe>
    sram_op_context.is_write = 0;
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <SRAM_oneshot+0xcc>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	701a      	strb	r2, [r3, #0]
    char *data_str = cmds[7];
 80023d2:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <SRAM_oneshot+0xd0>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	60bb      	str	r3, [r7, #8]
    str2num(data_str, &(sram_op_context.data), "%8x");
 80023d8:	4a0a      	ldr	r2, [pc, #40]	; (8002404 <SRAM_oneshot+0xd4>)
 80023da:	490d      	ldr	r1, [pc, #52]	; (8002410 <SRAM_oneshot+0xe0>)
 80023dc:	68b8      	ldr	r0, [r7, #8]
 80023de:	f000 f8ed 	bl	80025bc <str2num>
    sram_op_context.data = 0;
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <SRAM_oneshot+0xcc>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	609a      	str	r2, [r3, #8]
    SRAM_read(1);
 80023e8:	2001      	movs	r0, #1
 80023ea:	f000 f867 	bl	80024bc <SRAM_read>
}
 80023ee:	bf00      	nop
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	08008d4c 	.word	0x08008d4c
 80023fc:	20000250 	.word	0x20000250
 8002400:	20000208 	.word	0x20000208
 8002404:	08008d54 	.word	0x08008d54
 8002408:	2000025c 	.word	0x2000025c
 800240c:	08008d58 	.word	0x08008d58
 8002410:	20000258 	.word	0x20000258
 8002414:	08008d60 	.word	0x08008d60

08002418 <SRAM_write>:

// ====================================================================

void SRAM_write(uint8_t verbose) {
 8002418:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800241c:	b084      	sub	sp, #16
 800241e:	af00      	add	r7, sp, #0
 8002420:	4603      	mov	r3, r0
 8002422:	71fb      	strb	r3, [r7, #7]
  uint64_t i;
  //uint64_t j;
  if (sram_op_context.configured == 0) {
 8002424:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <SRAM_write+0x9c>)
 8002426:	7d5b      	ldrb	r3, [r3, #21]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d107      	bne.n	800243c <SRAM_write+0x24>
    if (verbose)
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d03b      	beq.n	80024aa <SRAM_write+0x92>
      send_answer("Error: undefined sram op context\r\n", 34);
 8002432:	2122      	movs	r1, #34	; 0x22
 8002434:	4820      	ldr	r0, [pc, #128]	; (80024b8 <SRAM_write+0xa0>)
 8002436:	f7ff fcbd 	bl	8001db4 <send_answer>
    //sram_op_context.configured = 0; // clear context
    if (verbose) {
      send_ok();
    }
  }
}
 800243a:	e036      	b.n	80024aa <SRAM_write+0x92>
    if (sram_op_context.do_trig)
 800243c:	4b1d      	ldr	r3, [pc, #116]	; (80024b4 <SRAM_write+0x9c>)
 800243e:	7d1b      	ldrb	r3, [r3, #20]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00c      	beq.n	800245e <SRAM_write+0x46>
      trigger_high(1);
 8002444:	2001      	movs	r0, #1
 8002446:	f7ff fec9 	bl	80021dc <trigger_high>
        *((volatile uint32_t *) sram_op_context.addr) = 0x00000000;
 800244a:	4b1a      	ldr	r3, [pc, #104]	; (80024b4 <SRAM_write+0x9c>)
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
        *((volatile uint32_t *) sram_op_context.addr) = 0xFFFFFFFF;
 8002452:	4b18      	ldr	r3, [pc, #96]	; (80024b4 <SRAM_write+0x9c>)
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800245a:	601a      	str	r2, [r3, #0]
        *((volatile uint32_t *) sram_op_context.addr) = 0x00000000;
 800245c:	e7f5      	b.n	800244a <SRAM_write+0x32>
      for(i = 0; i < sram_op_context.span; ++i) {
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	f04f 0300 	mov.w	r3, #0
 8002466:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800246a:	e00f      	b.n	800248c <SRAM_write+0x74>
        *((volatile uint32_t *) sram_op_context.addr + i) = sram_op_context.data;
 800246c:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <SRAM_write+0x9c>)
 800246e:	68da      	ldr	r2, [r3, #12]
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4413      	add	r3, r2
 8002476:	4a0f      	ldr	r2, [pc, #60]	; (80024b4 <SRAM_write+0x9c>)
 8002478:	6892      	ldr	r2, [r2, #8]
 800247a:	601a      	str	r2, [r3, #0]
      for(i = 0; i < sram_op_context.span; ++i) {
 800247c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002480:	f112 0801 	adds.w	r8, r2, #1
 8002484:	f143 0900 	adc.w	r9, r3, #0
 8002488:	e9c7 8902 	strd	r8, r9, [r7, #8]
 800248c:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <SRAM_write+0x9c>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	461c      	mov	r4, r3
 8002494:	4615      	mov	r5, r2
 8002496:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800249a:	42a2      	cmp	r2, r4
 800249c:	41ab      	sbcs	r3, r5
 800249e:	d3e5      	bcc.n	800246c <SRAM_write+0x54>
    if (verbose) {
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <SRAM_write+0x92>
      send_ok();
 80024a6:	f7ff fccf 	bl	8001e48 <send_ok>
}
 80024aa:	bf00      	nop
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80024b4:	20000250 	.word	0x20000250
 80024b8:	08008d68 	.word	0x08008d68

080024bc <SRAM_read>:

void SRAM_read(uint8_t verbose) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	b088      	sub	sp, #32
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	71fb      	strb	r3, [r7, #7]
  int i, j;
  if (sram_op_context.configured == 0) {
 80024c6:	4b2f      	ldr	r3, [pc, #188]	; (8002584 <SRAM_read+0xc8>)
 80024c8:	7d5b      	ldrb	r3, [r3, #21]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d107      	bne.n	80024de <SRAM_read+0x22>
    if (verbose)
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d053      	beq.n	800257c <SRAM_read+0xc0>
      send_answer("Error: undefined sram op context\r\n", 34);
 80024d4:	2122      	movs	r1, #34	; 0x22
 80024d6:	482c      	ldr	r0, [pc, #176]	; (8002588 <SRAM_read+0xcc>)
 80024d8:	f7ff fc6c 	bl	8001db4 <send_answer>
    if (verbose) {
      send_answer(read_value_str, sizeof(read_value_str));
    }

  }
}
 80024dc:	e04e      	b.n	800257c <SRAM_read+0xc0>
    if (sram_op_context.do_trig)
 80024de:	4b29      	ldr	r3, [pc, #164]	; (8002584 <SRAM_read+0xc8>)
 80024e0:	7d1b      	ldrb	r3, [r3, #20]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d026      	beq.n	8002534 <SRAM_read+0x78>
      for(i = 0; i < sram_op_context.span; ++i) {
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
 80024ea:	e01d      	b.n	8002528 <SRAM_read+0x6c>
        trigger_high(1);
 80024ec:	2001      	movs	r0, #1
 80024ee:	f7ff fe75 	bl	80021dc <trigger_high>
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 80024f2:	2300      	movs	r3, #0
 80024f4:	61bb      	str	r3, [r7, #24]
 80024f6:	e003      	b.n	8002500 <SRAM_read+0x44>
          __asm("NOP");
 80024f8:	bf00      	nop
        for(j = 0; j < sram_op_context.nb_nops; ++j) {
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	3301      	adds	r3, #1
 80024fe:	61bb      	str	r3, [r7, #24]
 8002500:	4b20      	ldr	r3, [pc, #128]	; (8002584 <SRAM_read+0xc8>)
 8002502:	691a      	ldr	r2, [r3, #16]
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	429a      	cmp	r2, r3
 8002508:	d8f6      	bhi.n	80024f8 <SRAM_read+0x3c>
        sram_op_context.data = *(sram_op_context.addr + i);
 800250a:	4b1e      	ldr	r3, [pc, #120]	; (8002584 <SRAM_read+0xc8>)
 800250c:	68da      	ldr	r2, [r3, #12]
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a1b      	ldr	r2, [pc, #108]	; (8002584 <SRAM_read+0xc8>)
 8002518:	6093      	str	r3, [r2, #8]
        __asm("NOP");
 800251a:	bf00      	nop
        trigger_low(1);
 800251c:	2001      	movs	r0, #1
 800251e:	f7ff fe6f 	bl	8002200 <trigger_low>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3301      	adds	r3, #1
 8002526:	61fb      	str	r3, [r7, #28]
 8002528:	4b16      	ldr	r3, [pc, #88]	; (8002584 <SRAM_read+0xc8>)
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	429a      	cmp	r2, r3
 8002530:	d8dc      	bhi.n	80024ec <SRAM_read+0x30>
 8002532:	e012      	b.n	800255a <SRAM_read+0x9e>
      for(i = 0; i < sram_op_context.span; ++i) {
 8002534:	2300      	movs	r3, #0
 8002536:	61fb      	str	r3, [r7, #28]
 8002538:	e00a      	b.n	8002550 <SRAM_read+0x94>
        sram_op_context.data = *(sram_op_context.addr + i);
 800253a:	4b12      	ldr	r3, [pc, #72]	; (8002584 <SRAM_read+0xc8>)
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	4413      	add	r3, r2
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a0f      	ldr	r2, [pc, #60]	; (8002584 <SRAM_read+0xc8>)
 8002548:	6093      	str	r3, [r2, #8]
      for(i = 0; i < sram_op_context.span; ++i) {
 800254a:	69fb      	ldr	r3, [r7, #28]
 800254c:	3301      	adds	r3, #1
 800254e:	61fb      	str	r3, [r7, #28]
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <SRAM_read+0xc8>)
 8002552:	685a      	ldr	r2, [r3, #4]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	429a      	cmp	r2, r3
 8002558:	d8ef      	bhi.n	800253a <SRAM_read+0x7e>
    sprintf(read_value_str, "%08X\r\n", (unsigned int) sram_op_context.data);
 800255a:	4b0a      	ldr	r3, [pc, #40]	; (8002584 <SRAM_read+0xc8>)
 800255c:	689a      	ldr	r2, [r3, #8]
 800255e:	f107 030c 	add.w	r3, r7, #12
 8002562:	490a      	ldr	r1, [pc, #40]	; (800258c <SRAM_read+0xd0>)
 8002564:	4618      	mov	r0, r3
 8002566:	f004 fbc7 	bl	8006cf8 <siprintf>
    if (verbose) {
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d005      	beq.n	800257c <SRAM_read+0xc0>
      send_answer(read_value_str, sizeof(read_value_str));
 8002570:	f107 030c 	add.w	r3, r7, #12
 8002574:	210b      	movs	r1, #11
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff fc1c 	bl	8001db4 <send_answer>
}
 800257c:	bf00      	nop
 800257e:	3720      	adds	r7, #32
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000250 	.word	0x20000250
 8002588:	08008d68 	.word	0x08008d68
 800258c:	08008d8c 	.word	0x08008d8c

08002590 <do_NOP>:
/**
  * @brief  This function is responsible for calling NOP commands.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void do_NOP(uint32_t ntimes)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	int i;

	for (i = 1; i <= ntimes; ++i)
 8002598:	2301      	movs	r3, #1
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	e003      	b.n	80025a6 <do_NOP+0x16>
	{
		__asm("NOP");
 800259e:	bf00      	nop
	for (i = 1; i <= ntimes; ++i)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	3301      	adds	r3, #1
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d2f7      	bcs.n	800259e <do_NOP+0xe>
	}
}
 80025ae:	bf00      	nop
 80025b0:	bf00      	nop
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <str2num>:
/**
  * @brief  This function is responsible for converting string to number.
  * @author Raphael Viera (raphael.viera@emse.fr)
  */
void str2num(char *str, uint32_t *dest, const char* type)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	60b9      	str	r1, [r7, #8]
 80025c6:	607a      	str	r2, [r7, #4]
	sscanf((const char*) str, type, dest);
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f004 fbb3 	bl	8006d38 <siscanf>
}
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <hex2bytes>:

/**
 * @brief This function is used for AES operation to transform incoming hex string key/plain/cipher into an array of bytes (ex: "FD" -> 253)
 * @author Hugo Perrin (h.perrin@emse.fr)
 */
void hex2bytes(const uint8_t *src_str, size_t src_len, uint8_t *dest_array, size_t dest_len) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	603b      	str	r3, [r7, #0]
  uint8_t i;
  uint8_t buf[3] = "\0\0\0";
 80025ea:	4a1c      	ldr	r2, [pc, #112]	; (800265c <hex2bytes+0x80>)
 80025ec:	f107 0314 	add.w	r3, r7, #20
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	4611      	mov	r1, r2
 80025f4:	8019      	strh	r1, [r3, #0]
 80025f6:	3302      	adds	r3, #2
 80025f8:	0c12      	lsrs	r2, r2, #16
 80025fa:	701a      	strb	r2, [r3, #0]

  // Infinite loop in case of length mismatch
  while (src_len != 2 * dest_len) ;
 80025fc:	bf00      	nop
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	429a      	cmp	r2, r3
 8002606:	d1fa      	bne.n	80025fe <hex2bytes+0x22>

  for (i = 0; i < dest_len; ++i) {
 8002608:	2300      	movs	r3, #0
 800260a:	75fb      	strb	r3, [r7, #23]
 800260c:	e01d      	b.n	800264a <hex2bytes+0x6e>
    buf[0] = src_str[2 * i];
 800260e:	7dfb      	ldrb	r3, [r7, #23]
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	461a      	mov	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	4413      	add	r3, r2
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	753b      	strb	r3, [r7, #20]
    buf[1] = src_str[2 * i + 1];
 800261c:	7dfb      	ldrb	r3, [r7, #23]
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	3301      	adds	r3, #1
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	4413      	add	r3, r2
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	757b      	strb	r3, [r7, #21]
    dest_array[i] = strtol((const char *) buf, 0, 16);
 800262a:	f107 0314 	add.w	r3, r7, #20
 800262e:	2210      	movs	r2, #16
 8002630:	2100      	movs	r1, #0
 8002632:	4618      	mov	r0, r3
 8002634:	f004 fcee 	bl	8007014 <strtol>
 8002638:	4601      	mov	r1, r0
 800263a:	7dfb      	ldrb	r3, [r7, #23]
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	4413      	add	r3, r2
 8002640:	b2ca      	uxtb	r2, r1
 8002642:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < dest_len; ++i) {
 8002644:	7dfb      	ldrb	r3, [r7, #23]
 8002646:	3301      	adds	r3, #1
 8002648:	75fb      	strb	r3, [r7, #23]
 800264a:	7dfb      	ldrb	r3, [r7, #23]
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d8dd      	bhi.n	800260e <hex2bytes+0x32>
  }
}
 8002652:	bf00      	nop
 8002654:	bf00      	nop
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	08008d94 	.word	0x08008d94

08002660 <bytes2hex>:

/**
 * @brief This function is used for AES operation to transform incoming hex string key/plain/cipher into an array of bytes (ex: "FD" -> 253)
 * @author Hugo Perrin (h.perrin@emse.fr)
 */
void bytes2hex(const uint8_t *src_array, size_t src_len, uint8_t *dest_str, size_t dest_len) {
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
  uint8_t i;
  uint8_t buf[3] = "\0\0\0";
 800266e:	4a1b      	ldr	r2, [pc, #108]	; (80026dc <bytes2hex+0x7c>)
 8002670:	f107 0314 	add.w	r3, r7, #20
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	4611      	mov	r1, r2
 8002678:	8019      	strh	r1, [r3, #0]
 800267a:	3302      	adds	r3, #2
 800267c:	0c12      	lsrs	r2, r2, #16
 800267e:	701a      	strb	r2, [r3, #0]

  // Infinite loop in case of length mismatch
  while (2 * src_len != dest_len) ;
 8002680:	bf00      	nop
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	429a      	cmp	r2, r3
 800268a:	d1fa      	bne.n	8002682 <bytes2hex+0x22>

  for (i = 0; i < src_len; ++i) {
 800268c:	2300      	movs	r3, #0
 800268e:	75fb      	strb	r3, [r7, #23]
 8002690:	e01b      	b.n	80026ca <bytes2hex+0x6a>
    sprintf((char *) buf, "%02X", (unsigned int) src_array[i]);
 8002692:	7dfb      	ldrb	r3, [r7, #23]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	4413      	add	r3, r2
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	461a      	mov	r2, r3
 800269c:	f107 0314 	add.w	r3, r7, #20
 80026a0:	490f      	ldr	r1, [pc, #60]	; (80026e0 <bytes2hex+0x80>)
 80026a2:	4618      	mov	r0, r3
 80026a4:	f004 fb28 	bl	8006cf8 <siprintf>
    dest_str[2 * i] = buf[0];
 80026a8:	7dfb      	ldrb	r3, [r7, #23]
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	461a      	mov	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4413      	add	r3, r2
 80026b2:	7d3a      	ldrb	r2, [r7, #20]
 80026b4:	701a      	strb	r2, [r3, #0]
    dest_str[2 * i + 1] = buf[1];
 80026b6:	7dfb      	ldrb	r3, [r7, #23]
 80026b8:	005b      	lsls	r3, r3, #1
 80026ba:	3301      	adds	r3, #1
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	4413      	add	r3, r2
 80026c0:	7d7a      	ldrb	r2, [r7, #21]
 80026c2:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < src_len; ++i) {
 80026c4:	7dfb      	ldrb	r3, [r7, #23]
 80026c6:	3301      	adds	r3, #1
 80026c8:	75fb      	strb	r3, [r7, #23]
 80026ca:	7dfb      	ldrb	r3, [r7, #23]
 80026cc:	68ba      	ldr	r2, [r7, #8]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d8df      	bhi.n	8002692 <bytes2hex+0x32>
  }
}
 80026d2:	bf00      	nop
 80026d4:	bf00      	nop
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	08008d94 	.word	0x08008d94
 80026e0:	08008d98 	.word	0x08008d98

080026e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026e8:	f000 fbec 	bl	8002ec4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026ec:	f000 f816 	bl	800271c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026f0:	f000 f91e 	bl	8002930 <MX_GPIO_Init>
  MX_DMA_Init();
 80026f4:	f000 f8f4 	bl	80028e0 <MX_DMA_Init>
  MX_TIM3_Init();
 80026f8:	f000 f87a 	bl	80027f0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80026fc:	f000 f8c6 	bl	800288c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Cmd_Handling(&htim3, &huart1, &hdma_usart1_tx); // Just associate the correct pointers to local ones
 8002700:	4a03      	ldr	r2, [pc, #12]	; (8002710 <main+0x2c>)
 8002702:	4904      	ldr	r1, [pc, #16]	; (8002714 <main+0x30>)
 8002704:	4804      	ldr	r0, [pc, #16]	; (8002718 <main+0x34>)
 8002706:	f7ff f877 	bl	80017f8 <Init_Cmd_Handling>

  Start_Cmd_Reception();
 800270a:	f7ff f891 	bl	8001830 <Start_Cmd_Reception>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800270e:	e7fe      	b.n	800270e <main+0x2a>
 8002710:	20000354 	.word	0x20000354
 8002714:	200002b0 	.word	0x200002b0
 8002718:	20000268 	.word	0x20000268

0800271c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b094      	sub	sp, #80	; 0x50
 8002720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002722:	f107 0320 	add.w	r3, r7, #32
 8002726:	2230      	movs	r2, #48	; 0x30
 8002728:	2100      	movs	r1, #0
 800272a:	4618      	mov	r0, r3
 800272c:	f004 fadc 	bl	8006ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002730:	f107 030c 	add.w	r3, r7, #12
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002740:	2300      	movs	r3, #0
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	4b28      	ldr	r3, [pc, #160]	; (80027e8 <SystemClock_Config+0xcc>)
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	4a27      	ldr	r2, [pc, #156]	; (80027e8 <SystemClock_Config+0xcc>)
 800274a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800274e:	6413      	str	r3, [r2, #64]	; 0x40
 8002750:	4b25      	ldr	r3, [pc, #148]	; (80027e8 <SystemClock_Config+0xcc>)
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002758:	60bb      	str	r3, [r7, #8]
 800275a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800275c:	2300      	movs	r3, #0
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	4b22      	ldr	r3, [pc, #136]	; (80027ec <SystemClock_Config+0xd0>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002768:	4a20      	ldr	r2, [pc, #128]	; (80027ec <SystemClock_Config+0xd0>)
 800276a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	4b1e      	ldr	r3, [pc, #120]	; (80027ec <SystemClock_Config+0xd0>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002778:	607b      	str	r3, [r7, #4]
 800277a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800277c:	2302      	movs	r3, #2
 800277e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002780:	2301      	movs	r3, #1
 8002782:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002784:	2310      	movs	r3, #16
 8002786:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002788:	2302      	movs	r3, #2
 800278a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800278c:	2300      	movs	r3, #0
 800278e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002790:	2310      	movs	r3, #16
 8002792:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002794:	23a8      	movs	r3, #168	; 0xa8
 8002796:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002798:	2302      	movs	r3, #2
 800279a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800279c:	2304      	movs	r3, #4
 800279e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027a0:	f107 0320 	add.w	r3, r7, #32
 80027a4:	4618      	mov	r0, r3
 80027a6:	f001 faf9 	bl	8003d9c <HAL_RCC_OscConfig>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80027b0:	f000 f920 	bl	80029f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027b4:	230f      	movs	r3, #15
 80027b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027b8:	2302      	movs	r3, #2
 80027ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80027bc:	2380      	movs	r3, #128	; 0x80
 80027be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027c4:	2300      	movs	r3, #0
 80027c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80027c8:	f107 030c 	add.w	r3, r7, #12
 80027cc:	2101      	movs	r1, #1
 80027ce:	4618      	mov	r0, r3
 80027d0:	f001 fd5c 	bl	800428c <HAL_RCC_ClockConfig>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80027da:	f000 f90b 	bl	80029f4 <Error_Handler>
  }
}
 80027de:	bf00      	nop
 80027e0:	3750      	adds	r7, #80	; 0x50
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40007000 	.word	0x40007000

080027f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f6:	f107 0308 	add.w	r3, r7, #8
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002804:	463b      	mov	r3, r7
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800280c:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <MX_TIM3_Init+0x94>)
 800280e:	4a1e      	ldr	r2, [pc, #120]	; (8002888 <MX_TIM3_Init+0x98>)
 8002810:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15999;
 8002812:	4b1c      	ldr	r3, [pc, #112]	; (8002884 <MX_TIM3_Init+0x94>)
 8002814:	f643 627f 	movw	r2, #15999	; 0x3e7f
 8002818:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281a:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <MX_TIM3_Init+0x94>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8002820:	4b18      	ldr	r3, [pc, #96]	; (8002884 <MX_TIM3_Init+0x94>)
 8002822:	220a      	movs	r2, #10
 8002824:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <MX_TIM3_Init+0x94>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800282c:	4b15      	ldr	r3, [pc, #84]	; (8002884 <MX_TIM3_Init+0x94>)
 800282e:	2280      	movs	r2, #128	; 0x80
 8002830:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002832:	4814      	ldr	r0, [pc, #80]	; (8002884 <MX_TIM3_Init+0x94>)
 8002834:	f001 ff0a 	bl	800464c <HAL_TIM_Base_Init>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800283e:	f000 f8d9 	bl	80029f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002842:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002846:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002848:	f107 0308 	add.w	r3, r7, #8
 800284c:	4619      	mov	r1, r3
 800284e:	480d      	ldr	r0, [pc, #52]	; (8002884 <MX_TIM3_Init+0x94>)
 8002850:	f002 fbb0 	bl	8004fb4 <HAL_TIM_ConfigClockSource>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800285a:	f000 f8cb 	bl	80029f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800285e:	2300      	movs	r3, #0
 8002860:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002862:	2300      	movs	r3, #0
 8002864:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002866:	463b      	mov	r3, r7
 8002868:	4619      	mov	r1, r3
 800286a:	4806      	ldr	r0, [pc, #24]	; (8002884 <MX_TIM3_Init+0x94>)
 800286c:	f002 ff5e 	bl	800572c <HAL_TIMEx_MasterConfigSynchronization>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002876:	f000 f8bd 	bl	80029f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800287a:	bf00      	nop
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000268 	.word	0x20000268
 8002888:	40000400 	.word	0x40000400

0800288c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002890:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 8002892:	4a12      	ldr	r2, [pc, #72]	; (80028dc <MX_USART1_UART_Init+0x50>)
 8002894:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 8002898:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800289c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800289e:	4b0e      	ldr	r3, [pc, #56]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028a4:	4b0c      	ldr	r3, [pc, #48]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028aa:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028b0:	4b09      	ldr	r3, [pc, #36]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028b2:	220c      	movs	r2, #12
 80028b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028b6:	4b08      	ldr	r3, [pc, #32]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028bc:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028be:	2200      	movs	r2, #0
 80028c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <MX_USART1_UART_Init+0x4c>)
 80028c4:	f002 ffb4 	bl	8005830 <HAL_UART_Init>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80028ce:	f000 f891 	bl	80029f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200002b0 	.word	0x200002b0
 80028dc:	40011000 	.word	0x40011000

080028e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	607b      	str	r3, [r7, #4]
 80028ea:	4b10      	ldr	r3, [pc, #64]	; (800292c <MX_DMA_Init+0x4c>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	4a0f      	ldr	r2, [pc, #60]	; (800292c <MX_DMA_Init+0x4c>)
 80028f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028f4:	6313      	str	r3, [r2, #48]	; 0x30
 80028f6:	4b0d      	ldr	r3, [pc, #52]	; (800292c <MX_DMA_Init+0x4c>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028fe:	607b      	str	r3, [r7, #4]
 8002900:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002902:	2200      	movs	r2, #0
 8002904:	2100      	movs	r1, #0
 8002906:	203a      	movs	r0, #58	; 0x3a
 8002908:	f000 fc29 	bl	800315e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800290c:	203a      	movs	r0, #58	; 0x3a
 800290e:	f000 fc42 	bl	8003196 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002912:	2200      	movs	r2, #0
 8002914:	2100      	movs	r1, #0
 8002916:	2046      	movs	r0, #70	; 0x46
 8002918:	f000 fc21 	bl	800315e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800291c:	2046      	movs	r0, #70	; 0x46
 800291e:	f000 fc3a 	bl	8003196 <HAL_NVIC_EnableIRQ>

}
 8002922:	bf00      	nop
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800

08002930 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b088      	sub	sp, #32
 8002934:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002936:	f107 030c 	add.w	r3, r7, #12
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
 800293e:	605a      	str	r2, [r3, #4]
 8002940:	609a      	str	r2, [r3, #8]
 8002942:	60da      	str	r2, [r3, #12]
 8002944:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	4b27      	ldr	r3, [pc, #156]	; (80029e8 <MX_GPIO_Init+0xb8>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294e:	4a26      	ldr	r2, [pc, #152]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002950:	f043 0304 	orr.w	r3, r3, #4
 8002954:	6313      	str	r3, [r2, #48]	; 0x30
 8002956:	4b24      	ldr	r3, [pc, #144]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	f003 0304 	and.w	r3, r3, #4
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002962:	2300      	movs	r3, #0
 8002964:	607b      	str	r3, [r7, #4]
 8002966:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	4a1f      	ldr	r2, [pc, #124]	; (80029e8 <MX_GPIO_Init+0xb8>)
 800296c:	f043 0302 	orr.w	r3, r3, #2
 8002970:	6313      	str	r3, [r2, #48]	; 0x30
 8002972:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	607b      	str	r3, [r7, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	603b      	str	r3, [r7, #0]
 8002982:	4b19      	ldr	r3, [pc, #100]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002986:	4a18      	ldr	r2, [pc, #96]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	6313      	str	r3, [r2, #48]	; 0x30
 800298e:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <MX_GPIO_Init+0xb8>)
 8002990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	603b      	str	r3, [r7, #0]
 8002998:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|TRIG_OUT0_Pin|TRIG_OUT1_Pin, GPIO_PIN_RESET);
 800299a:	2200      	movs	r2, #0
 800299c:	f44f 5183 	mov.w	r1, #4192	; 0x1060
 80029a0:	4812      	ldr	r0, [pc, #72]	; (80029ec <MX_GPIO_Init+0xbc>)
 80029a2:	f001 f9e1 	bl	8003d68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_Pin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 80029a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ac:	2300      	movs	r3, #0
 80029ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 80029b4:	f107 030c 	add.w	r3, r7, #12
 80029b8:	4619      	mov	r1, r3
 80029ba:	480d      	ldr	r0, [pc, #52]	; (80029f0 <MX_GPIO_Init+0xc0>)
 80029bc:	f001 f850 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin TRIG_OUT0_Pin TRIG_OUT1_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TRIG_OUT0_Pin|TRIG_OUT1_Pin;
 80029c0:	f44f 5383 	mov.w	r3, #4192	; 0x1060
 80029c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c6:	2301      	movs	r3, #1
 80029c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d2:	f107 030c 	add.w	r3, r7, #12
 80029d6:	4619      	mov	r1, r3
 80029d8:	4804      	ldr	r0, [pc, #16]	; (80029ec <MX_GPIO_Init+0xbc>)
 80029da:	f001 f841 	bl	8003a60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029de:	bf00      	nop
 80029e0:	3720      	adds	r7, #32
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40020400 	.word	0x40020400
 80029f0:	40020800 	.word	0x40020800

080029f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029f8:	b672      	cpsid	i
}
 80029fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029fc:	e7fe      	b.n	80029fc <Error_Handler+0x8>
	...

08002a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
 8002a0a:	4b10      	ldr	r3, [pc, #64]	; (8002a4c <HAL_MspInit+0x4c>)
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a0e:	4a0f      	ldr	r2, [pc, #60]	; (8002a4c <HAL_MspInit+0x4c>)
 8002a10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a14:	6453      	str	r3, [r2, #68]	; 0x44
 8002a16:	4b0d      	ldr	r3, [pc, #52]	; (8002a4c <HAL_MspInit+0x4c>)
 8002a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a1e:	607b      	str	r3, [r7, #4]
 8002a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	603b      	str	r3, [r7, #0]
 8002a26:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_MspInit+0x4c>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	4a08      	ldr	r2, [pc, #32]	; (8002a4c <HAL_MspInit+0x4c>)
 8002a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a30:	6413      	str	r3, [r2, #64]	; 0x40
 8002a32:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <HAL_MspInit+0x4c>)
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a3a:	603b      	str	r3, [r7, #0]
 8002a3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40023800 	.word	0x40023800

08002a50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0e      	ldr	r2, [pc, #56]	; (8002a98 <HAL_TIM_Base_MspInit+0x48>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d115      	bne.n	8002a8e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	4b0d      	ldr	r3, [pc, #52]	; (8002a9c <HAL_TIM_Base_MspInit+0x4c>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	4a0c      	ldr	r2, [pc, #48]	; (8002a9c <HAL_TIM_Base_MspInit+0x4c>)
 8002a6c:	f043 0302 	orr.w	r3, r3, #2
 8002a70:	6413      	str	r3, [r2, #64]	; 0x40
 8002a72:	4b0a      	ldr	r3, [pc, #40]	; (8002a9c <HAL_TIM_Base_MspInit+0x4c>)
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002a7e:	2200      	movs	r2, #0
 8002a80:	2100      	movs	r1, #0
 8002a82:	201d      	movs	r0, #29
 8002a84:	f000 fb6b 	bl	800315e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002a88:	201d      	movs	r0, #29
 8002a8a:	f000 fb84 	bl	8003196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002a8e:	bf00      	nop
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40000400 	.word	0x40000400
 8002a9c:	40023800 	.word	0x40023800

08002aa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08a      	sub	sp, #40	; 0x28
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa8:	f107 0314 	add.w	r3, r7, #20
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a50      	ldr	r2, [pc, #320]	; (8002c00 <HAL_UART_MspInit+0x160>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	f040 809a 	bne.w	8002bf8 <HAL_UART_MspInit+0x158>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	4b4e      	ldr	r3, [pc, #312]	; (8002c04 <HAL_UART_MspInit+0x164>)
 8002aca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002acc:	4a4d      	ldr	r2, [pc, #308]	; (8002c04 <HAL_UART_MspInit+0x164>)
 8002ace:	f043 0310 	orr.w	r3, r3, #16
 8002ad2:	6453      	str	r3, [r2, #68]	; 0x44
 8002ad4:	4b4b      	ldr	r3, [pc, #300]	; (8002c04 <HAL_UART_MspInit+0x164>)
 8002ad6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad8:	f003 0310 	and.w	r3, r3, #16
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	4b47      	ldr	r3, [pc, #284]	; (8002c04 <HAL_UART_MspInit+0x164>)
 8002ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae8:	4a46      	ldr	r2, [pc, #280]	; (8002c04 <HAL_UART_MspInit+0x164>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	6313      	str	r3, [r2, #48]	; 0x30
 8002af0:	4b44      	ldr	r3, [pc, #272]	; (8002c04 <HAL_UART_MspInit+0x164>)
 8002af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002afc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b02:	2302      	movs	r3, #2
 8002b04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b0e:	2307      	movs	r3, #7
 8002b10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b12:	f107 0314 	add.w	r3, r7, #20
 8002b16:	4619      	mov	r1, r3
 8002b18:	483b      	ldr	r0, [pc, #236]	; (8002c08 <HAL_UART_MspInit+0x168>)
 8002b1a:	f000 ffa1 	bl	8003a60 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002b1e:	4b3b      	ldr	r3, [pc, #236]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b20:	4a3b      	ldr	r2, [pc, #236]	; (8002c10 <HAL_UART_MspInit+0x170>)
 8002b22:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002b24:	4b39      	ldr	r3, [pc, #228]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b2a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b2c:	4b37      	ldr	r3, [pc, #220]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b32:	4b36      	ldr	r3, [pc, #216]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b38:	4b34      	ldr	r3, [pc, #208]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b3e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b40:	4b32      	ldr	r3, [pc, #200]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b46:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002b4c:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b52:	4b2e      	ldr	r3, [pc, #184]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002b58:	4b2c      	ldr	r3, [pc, #176]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b5a:	2204      	movs	r2, #4
 8002b5c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002b5e:	4b2b      	ldr	r3, [pc, #172]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b60:	2203      	movs	r2, #3
 8002b62:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8002b64:	4b29      	ldr	r3, [pc, #164]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002b70:	4826      	ldr	r0, [pc, #152]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b72:	f000 fb2b 	bl	80031cc <HAL_DMA_Init>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002b7c:	f7ff ff3a 	bl	80029f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a22      	ldr	r2, [pc, #136]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b84:	639a      	str	r2, [r3, #56]	; 0x38
 8002b86:	4a21      	ldr	r2, [pc, #132]	; (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002b8c:	4b21      	ldr	r3, [pc, #132]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002b8e:	4a22      	ldr	r2, [pc, #136]	; (8002c18 <HAL_UART_MspInit+0x178>)
 8002b90:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002b92:	4b20      	ldr	r3, [pc, #128]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002b94:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b98:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b9a:	4b1e      	ldr	r3, [pc, #120]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002b9c:	2240      	movs	r2, #64	; 0x40
 8002b9e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ba0:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ba6:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002ba8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bac:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bae:	4b19      	ldr	r3, [pc, #100]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bb4:	4b17      	ldr	r3, [pc, #92]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002bba:	4b16      	ldr	r3, [pc, #88]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bc0:	4b14      	ldr	r3, [pc, #80]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bc6:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002bcc:	4811      	ldr	r0, [pc, #68]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002bce:	f000 fafd 	bl	80031cc <HAL_DMA_Init>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 8002bd8:	f7ff ff0c 	bl	80029f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a0d      	ldr	r2, [pc, #52]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002be0:	635a      	str	r2, [r3, #52]	; 0x34
 8002be2:	4a0c      	ldr	r2, [pc, #48]	; (8002c14 <HAL_UART_MspInit+0x174>)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002be8:	2200      	movs	r2, #0
 8002bea:	2100      	movs	r1, #0
 8002bec:	2025      	movs	r0, #37	; 0x25
 8002bee:	f000 fab6 	bl	800315e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002bf2:	2025      	movs	r0, #37	; 0x25
 8002bf4:	f000 facf 	bl	8003196 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002bf8:	bf00      	nop
 8002bfa:	3728      	adds	r7, #40	; 0x28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	40011000 	.word	0x40011000
 8002c04:	40023800 	.word	0x40023800
 8002c08:	40020000 	.word	0x40020000
 8002c0c:	200002f4 	.word	0x200002f4
 8002c10:	40026440 	.word	0x40026440
 8002c14:	20000354 	.word	0x20000354
 8002c18:	400264b8 	.word	0x400264b8

08002c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c20:	e7fe      	b.n	8002c20 <NMI_Handler+0x4>

08002c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c22:	b480      	push	{r7}
 8002c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c26:	e7fe      	b.n	8002c26 <HardFault_Handler+0x4>

08002c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c2c:	e7fe      	b.n	8002c2c <MemManage_Handler+0x4>

08002c2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c32:	e7fe      	b.n	8002c32 <BusFault_Handler+0x4>

08002c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	e7fe      	b.n	8002c38 <UsageFault_Handler+0x4>

08002c3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c56:	b480      	push	{r7}
 8002c58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c68:	f000 f97e 	bl	8002f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c6c:	bf00      	nop
 8002c6e:	bd80      	pop	{r7, pc}

08002c70 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <TIM3_IRQHandler+0x10>)
 8002c76:	f001 ffd3 	bl	8004c20 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000268 	.word	0x20000268

08002c84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c88:	4802      	ldr	r0, [pc, #8]	; (8002c94 <USART1_IRQHandler+0x10>)
 8002c8a:	f002 fee1 	bl	8005a50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200002b0 	.word	0x200002b0

08002c98 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c9c:	4802      	ldr	r0, [pc, #8]	; (8002ca8 <DMA2_Stream2_IRQHandler+0x10>)
 8002c9e:	f000 fc2d 	bl	80034fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	200002f4 	.word	0x200002f4

08002cac <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002cb0:	4802      	ldr	r0, [pc, #8]	; (8002cbc <DMA2_Stream7_IRQHandler+0x10>)
 8002cb2:	f000 fc23 	bl	80034fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000354 	.word	0x20000354

08002cc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
  return 1;
 8002cc4:	2301      	movs	r3, #1
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <_kill>:

int _kill(int pid, int sig)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cda:	f003 ffcd 	bl	8006c78 <__errno>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2216      	movs	r2, #22
 8002ce2:	601a      	str	r2, [r3, #0]
  return -1;
 8002ce4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <_exit>:

void _exit (int status)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7ff ffe7 	bl	8002cd0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d02:	e7fe      	b.n	8002d02 <_exit+0x12>

08002d04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	e00a      	b.n	8002d2c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d16:	f3af 8000 	nop.w
 8002d1a:	4601      	mov	r1, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	60ba      	str	r2, [r7, #8]
 8002d22:	b2ca      	uxtb	r2, r1
 8002d24:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	dbf0      	blt.n	8002d16 <_read+0x12>
  }

  return len;
 8002d34:	687b      	ldr	r3, [r7, #4]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	60f8      	str	r0, [r7, #12]
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	e009      	b.n	8002d64 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	60ba      	str	r2, [r7, #8]
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	3301      	adds	r3, #1
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	dbf1      	blt.n	8002d50 <_write+0x12>
  }
  return len;
 8002d6c:	687b      	ldr	r3, [r7, #4]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <_close>:

int _close(int file)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d9e:	605a      	str	r2, [r3, #4]
  return 0;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <_isatty>:

int _isatty(int file)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002db6:	2301      	movs	r3, #1
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
	...

08002de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002de8:	4a14      	ldr	r2, [pc, #80]	; (8002e3c <_sbrk+0x5c>)
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <_sbrk+0x60>)
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002df4:	4b13      	ldr	r3, [pc, #76]	; (8002e44 <_sbrk+0x64>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d102      	bne.n	8002e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dfc:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <_sbrk+0x64>)
 8002dfe:	4a12      	ldr	r2, [pc, #72]	; (8002e48 <_sbrk+0x68>)
 8002e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e02:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <_sbrk+0x64>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4413      	add	r3, r2
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d207      	bcs.n	8002e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e10:	f003 ff32 	bl	8006c78 <__errno>
 8002e14:	4603      	mov	r3, r0
 8002e16:	220c      	movs	r2, #12
 8002e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e1e:	e009      	b.n	8002e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e20:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <_sbrk+0x64>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e26:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <_sbrk+0x64>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	4a05      	ldr	r2, [pc, #20]	; (8002e44 <_sbrk+0x64>)
 8002e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e32:	68fb      	ldr	r3, [r7, #12]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20010000 	.word	0x20010000
 8002e40:	00000400 	.word	0x00000400
 8002e44:	200003b4 	.word	0x200003b4
 8002e48:	200003d0 	.word	0x200003d0

08002e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e50:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <SystemInit+0x20>)
 8002e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e56:	4a05      	ldr	r2, [pc, #20]	; (8002e6c <SystemInit+0x20>)
 8002e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ea8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e74:	480d      	ldr	r0, [pc, #52]	; (8002eac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e76:	490e      	ldr	r1, [pc, #56]	; (8002eb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e78:	4a0e      	ldr	r2, [pc, #56]	; (8002eb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e7c:	e002      	b.n	8002e84 <LoopCopyDataInit>

08002e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e82:	3304      	adds	r3, #4

08002e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e88:	d3f9      	bcc.n	8002e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e8a:	4a0b      	ldr	r2, [pc, #44]	; (8002eb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e8c:	4c0b      	ldr	r4, [pc, #44]	; (8002ebc <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e90:	e001      	b.n	8002e96 <LoopFillZerobss>

08002e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e94:	3204      	adds	r2, #4

08002e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e98:	d3fb      	bcc.n	8002e92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e9a:	f7ff ffd7 	bl	8002e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e9e:	f003 fef1 	bl	8006c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ea2:	f7ff fc1f 	bl	80026e4 <main>
  bx  lr    
 8002ea6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ea8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002eb0:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8002eb4:	0800924c 	.word	0x0800924c
  ldr r2, =_sbss
 8002eb8:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8002ebc:	200003cc 	.word	0x200003cc

08002ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ec0:	e7fe      	b.n	8002ec0 <ADC_IRQHandler>
	...

08002ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ec8:	4b0e      	ldr	r3, [pc, #56]	; (8002f04 <HAL_Init+0x40>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a0d      	ldr	r2, [pc, #52]	; (8002f04 <HAL_Init+0x40>)
 8002ece:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ed2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <HAL_Init+0x40>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a0a      	ldr	r2, [pc, #40]	; (8002f04 <HAL_Init+0x40>)
 8002eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ede:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ee0:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <HAL_Init+0x40>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a07      	ldr	r2, [pc, #28]	; (8002f04 <HAL_Init+0x40>)
 8002ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eec:	2003      	movs	r0, #3
 8002eee:	f000 f92b 	bl	8003148 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ef2:	200f      	movs	r0, #15
 8002ef4:	f000 f808 	bl	8002f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ef8:	f7ff fd82 	bl	8002a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023c00 	.word	0x40023c00

08002f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f10:	4b12      	ldr	r3, [pc, #72]	; (8002f5c <HAL_InitTick+0x54>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4b12      	ldr	r3, [pc, #72]	; (8002f60 <HAL_InitTick+0x58>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f943 	bl	80031b2 <HAL_SYSTICK_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e00e      	b.n	8002f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b0f      	cmp	r3, #15
 8002f3a:	d80a      	bhi.n	8002f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f44:	f000 f90b 	bl	800315e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f48:	4a06      	ldr	r2, [pc, #24]	; (8002f64 <HAL_InitTick+0x5c>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	e000      	b.n	8002f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	200000f8 	.word	0x200000f8
 8002f60:	20000100 	.word	0x20000100
 8002f64:	200000fc 	.word	0x200000fc

08002f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f6c:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <HAL_IncTick+0x20>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	461a      	mov	r2, r3
 8002f72:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <HAL_IncTick+0x24>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4413      	add	r3, r2
 8002f78:	4a04      	ldr	r2, [pc, #16]	; (8002f8c <HAL_IncTick+0x24>)
 8002f7a:	6013      	str	r3, [r2, #0]
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	20000100 	.word	0x20000100
 8002f8c:	200003b8 	.word	0x200003b8

08002f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return uwTick;
 8002f94:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <HAL_GetTick+0x14>)
 8002f96:	681b      	ldr	r3, [r3, #0]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	200003b8 	.word	0x200003b8

08002fa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b085      	sub	sp, #20
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	f003 0307 	and.w	r3, r3, #7
 8002fb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <__NVIC_SetPriorityGrouping+0x44>)
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fda:	4a04      	ldr	r2, [pc, #16]	; (8002fec <__NVIC_SetPriorityGrouping+0x44>)
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	60d3      	str	r3, [r2, #12]
}
 8002fe0:	bf00      	nop
 8002fe2:	3714      	adds	r7, #20
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	e000ed00 	.word	0xe000ed00

08002ff0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ff4:	4b04      	ldr	r3, [pc, #16]	; (8003008 <__NVIC_GetPriorityGrouping+0x18>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	0a1b      	lsrs	r3, r3, #8
 8002ffa:	f003 0307 	and.w	r3, r3, #7
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	46bd      	mov	sp, r7
 8003002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003006:	4770      	bx	lr
 8003008:	e000ed00 	.word	0xe000ed00

0800300c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	4603      	mov	r3, r0
 8003014:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	2b00      	cmp	r3, #0
 800301c:	db0b      	blt.n	8003036 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	f003 021f 	and.w	r2, r3, #31
 8003024:	4907      	ldr	r1, [pc, #28]	; (8003044 <__NVIC_EnableIRQ+0x38>)
 8003026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	2001      	movs	r0, #1
 800302e:	fa00 f202 	lsl.w	r2, r0, r2
 8003032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
 8003042:	bf00      	nop
 8003044:	e000e100 	.word	0xe000e100

08003048 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	6039      	str	r1, [r7, #0]
 8003052:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003054:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003058:	2b00      	cmp	r3, #0
 800305a:	db0a      	blt.n	8003072 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	b2da      	uxtb	r2, r3
 8003060:	490c      	ldr	r1, [pc, #48]	; (8003094 <__NVIC_SetPriority+0x4c>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	0112      	lsls	r2, r2, #4
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	440b      	add	r3, r1
 800306c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003070:	e00a      	b.n	8003088 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	b2da      	uxtb	r2, r3
 8003076:	4908      	ldr	r1, [pc, #32]	; (8003098 <__NVIC_SetPriority+0x50>)
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	3b04      	subs	r3, #4
 8003080:	0112      	lsls	r2, r2, #4
 8003082:	b2d2      	uxtb	r2, r2
 8003084:	440b      	add	r3, r1
 8003086:	761a      	strb	r2, [r3, #24]
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000e100 	.word	0xe000e100
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800309c:	b480      	push	{r7}
 800309e:	b089      	sub	sp, #36	; 0x24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	f1c3 0307 	rsb	r3, r3, #7
 80030b6:	2b04      	cmp	r3, #4
 80030b8:	bf28      	it	cs
 80030ba:	2304      	movcs	r3, #4
 80030bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	3304      	adds	r3, #4
 80030c2:	2b06      	cmp	r3, #6
 80030c4:	d902      	bls.n	80030cc <NVIC_EncodePriority+0x30>
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	3b03      	subs	r3, #3
 80030ca:	e000      	b.n	80030ce <NVIC_EncodePriority+0x32>
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	43da      	mvns	r2, r3
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	401a      	ands	r2, r3
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	fa01 f303 	lsl.w	r3, r1, r3
 80030ee:	43d9      	mvns	r1, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f4:	4313      	orrs	r3, r2
         );
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3724      	adds	r7, #36	; 0x24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
	...

08003104 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	3b01      	subs	r3, #1
 8003110:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003114:	d301      	bcc.n	800311a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003116:	2301      	movs	r3, #1
 8003118:	e00f      	b.n	800313a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800311a:	4a0a      	ldr	r2, [pc, #40]	; (8003144 <SysTick_Config+0x40>)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3b01      	subs	r3, #1
 8003120:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003122:	210f      	movs	r1, #15
 8003124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003128:	f7ff ff8e 	bl	8003048 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <SysTick_Config+0x40>)
 800312e:	2200      	movs	r2, #0
 8003130:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003132:	4b04      	ldr	r3, [pc, #16]	; (8003144 <SysTick_Config+0x40>)
 8003134:	2207      	movs	r2, #7
 8003136:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	e000e010 	.word	0xe000e010

08003148 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7ff ff29 	bl	8002fa8 <__NVIC_SetPriorityGrouping>
}
 8003156:	bf00      	nop
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800315e:	b580      	push	{r7, lr}
 8003160:	b086      	sub	sp, #24
 8003162:	af00      	add	r7, sp, #0
 8003164:	4603      	mov	r3, r0
 8003166:	60b9      	str	r1, [r7, #8]
 8003168:	607a      	str	r2, [r7, #4]
 800316a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800316c:	2300      	movs	r3, #0
 800316e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003170:	f7ff ff3e 	bl	8002ff0 <__NVIC_GetPriorityGrouping>
 8003174:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	68b9      	ldr	r1, [r7, #8]
 800317a:	6978      	ldr	r0, [r7, #20]
 800317c:	f7ff ff8e 	bl	800309c <NVIC_EncodePriority>
 8003180:	4602      	mov	r2, r0
 8003182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003186:	4611      	mov	r1, r2
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff ff5d 	bl	8003048 <__NVIC_SetPriority>
}
 800318e:	bf00      	nop
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}

08003196 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b082      	sub	sp, #8
 800319a:	af00      	add	r7, sp, #0
 800319c:	4603      	mov	r3, r0
 800319e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7ff ff31 	bl	800300c <__NVIC_EnableIRQ>
}
 80031aa:	bf00      	nop
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7ff ffa2 	bl	8003104 <SysTick_Config>
 80031c0:	4603      	mov	r3, r0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
	...

080031cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b086      	sub	sp, #24
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031d8:	f7ff feda 	bl	8002f90 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e099      	b.n	800331c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2202      	movs	r2, #2
 80031ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0201 	bic.w	r2, r2, #1
 8003206:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003208:	e00f      	b.n	800322a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800320a:	f7ff fec1 	bl	8002f90 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b05      	cmp	r3, #5
 8003216:	d908      	bls.n	800322a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2220      	movs	r2, #32
 800321c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2203      	movs	r2, #3
 8003222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e078      	b.n	800331c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1e8      	bne.n	800320a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	4b38      	ldr	r3, [pc, #224]	; (8003324 <HAL_DMA_Init+0x158>)
 8003244:	4013      	ands	r3, r2
 8003246:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003256:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003262:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	699b      	ldr	r3, [r3, #24]
 8003268:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800326e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	4313      	orrs	r3, r2
 800327a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003280:	2b04      	cmp	r3, #4
 8003282:	d107      	bne.n	8003294 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328c:	4313      	orrs	r3, r2
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	4313      	orrs	r3, r2
 8003292:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	f023 0307 	bic.w	r3, r3, #7
 80032aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d117      	bne.n	80032ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00e      	beq.n	80032ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fb01 	bl	80038d8 <DMA_CheckFifoParam>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d008      	beq.n	80032ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2240      	movs	r2, #64	; 0x40
 80032e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80032ea:	2301      	movs	r3, #1
 80032ec:	e016      	b.n	800331c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 fab8 	bl	800386c <DMA_CalcBaseAndBitshift>
 80032fc:	4603      	mov	r3, r0
 80032fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003304:	223f      	movs	r2, #63	; 0x3f
 8003306:	409a      	lsls	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	f010803f 	.word	0xf010803f

08003328 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
 8003334:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800333e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_DMA_Start_IT+0x26>
 800334a:	2302      	movs	r3, #2
 800334c:	e040      	b.n	80033d0 <HAL_DMA_Start_IT+0xa8>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b01      	cmp	r3, #1
 8003360:	d12f      	bne.n	80033c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	2202      	movs	r2, #2
 8003366:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	68b9      	ldr	r1, [r7, #8]
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 fa4a 	bl	8003810 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003380:	223f      	movs	r2, #63	; 0x3f
 8003382:	409a      	lsls	r2, r3
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0216 	orr.w	r2, r2, #22
 8003396:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339c:	2b00      	cmp	r3, #0
 800339e:	d007      	beq.n	80033b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f042 0208 	orr.w	r2, r2, #8
 80033ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	e005      	b.n	80033ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033ca:	2302      	movs	r3, #2
 80033cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3718      	adds	r7, #24
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033e6:	f7ff fdd3 	bl	8002f90 <HAL_GetTick>
 80033ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d008      	beq.n	800340a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2280      	movs	r2, #128	; 0x80
 80033fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e052      	b.n	80034b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0216 	bic.w	r2, r2, #22
 8003418:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	695a      	ldr	r2, [r3, #20]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003428:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d103      	bne.n	800343a <HAL_DMA_Abort+0x62>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003436:	2b00      	cmp	r3, #0
 8003438:	d007      	beq.n	800344a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f022 0208 	bic.w	r2, r2, #8
 8003448:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f022 0201 	bic.w	r2, r2, #1
 8003458:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800345a:	e013      	b.n	8003484 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800345c:	f7ff fd98 	bl	8002f90 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b05      	cmp	r3, #5
 8003468:	d90c      	bls.n	8003484 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2220      	movs	r2, #32
 800346e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2203      	movs	r2, #3
 8003474:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e015      	b.n	80034b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1e4      	bne.n	800345c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003496:	223f      	movs	r2, #63	; 0x3f
 8003498:	409a      	lsls	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d004      	beq.n	80034d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2280      	movs	r2, #128	; 0x80
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e00c      	b.n	80034f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2205      	movs	r2, #5
 80034da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 0201 	bic.w	r2, r2, #1
 80034ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034ee:	2300      	movs	r3, #0
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003508:	4b8e      	ldr	r3, [pc, #568]	; (8003744 <HAL_DMA_IRQHandler+0x248>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a8e      	ldr	r2, [pc, #568]	; (8003748 <HAL_DMA_IRQHandler+0x24c>)
 800350e:	fba2 2303 	umull	r2, r3, r2, r3
 8003512:	0a9b      	lsrs	r3, r3, #10
 8003514:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800351a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003526:	2208      	movs	r2, #8
 8003528:	409a      	lsls	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d01a      	beq.n	8003568 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	d013      	beq.n	8003568 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0204 	bic.w	r2, r2, #4
 800354e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003554:	2208      	movs	r2, #8
 8003556:	409a      	lsls	r2, r3
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003560:	f043 0201 	orr.w	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356c:	2201      	movs	r2, #1
 800356e:	409a      	lsls	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	4013      	ands	r3, r2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d012      	beq.n	800359e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003582:	2b00      	cmp	r3, #0
 8003584:	d00b      	beq.n	800359e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358a:	2201      	movs	r2, #1
 800358c:	409a      	lsls	r2, r3
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003596:	f043 0202 	orr.w	r2, r3, #2
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a2:	2204      	movs	r2, #4
 80035a4:	409a      	lsls	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4013      	ands	r3, r2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d012      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00b      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035c0:	2204      	movs	r2, #4
 80035c2:	409a      	lsls	r2, r3
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035cc:	f043 0204 	orr.w	r2, r3, #4
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d8:	2210      	movs	r2, #16
 80035da:	409a      	lsls	r2, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4013      	ands	r3, r2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d043      	beq.n	800366c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d03c      	beq.n	800366c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f6:	2210      	movs	r2, #16
 80035f8:	409a      	lsls	r2, r3
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d018      	beq.n	800363e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d108      	bne.n	800362c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d024      	beq.n	800366c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	4798      	blx	r3
 800362a:	e01f      	b.n	800366c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003630:	2b00      	cmp	r3, #0
 8003632:	d01b      	beq.n	800366c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	4798      	blx	r3
 800363c:	e016      	b.n	800366c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003648:	2b00      	cmp	r3, #0
 800364a:	d107      	bne.n	800365c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0208 	bic.w	r2, r2, #8
 800365a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003670:	2220      	movs	r2, #32
 8003672:	409a      	lsls	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	4013      	ands	r3, r2
 8003678:	2b00      	cmp	r3, #0
 800367a:	f000 808f 	beq.w	800379c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0310 	and.w	r3, r3, #16
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 8087 	beq.w	800379c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003692:	2220      	movs	r2, #32
 8003694:	409a      	lsls	r2, r3
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	2b05      	cmp	r3, #5
 80036a4:	d136      	bne.n	8003714 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f022 0216 	bic.w	r2, r2, #22
 80036b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	695a      	ldr	r2, [r3, #20]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d103      	bne.n	80036d6 <HAL_DMA_IRQHandler+0x1da>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d007      	beq.n	80036e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0208 	bic.w	r2, r2, #8
 80036e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ea:	223f      	movs	r2, #63	; 0x3f
 80036ec:	409a      	lsls	r2, r3
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003706:	2b00      	cmp	r3, #0
 8003708:	d07e      	beq.n	8003808 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	4798      	blx	r3
        }
        return;
 8003712:	e079      	b.n	8003808 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d01d      	beq.n	800375e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d10d      	bne.n	800374c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003734:	2b00      	cmp	r3, #0
 8003736:	d031      	beq.n	800379c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	4798      	blx	r3
 8003740:	e02c      	b.n	800379c <HAL_DMA_IRQHandler+0x2a0>
 8003742:	bf00      	nop
 8003744:	200000f8 	.word	0x200000f8
 8003748:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003750:	2b00      	cmp	r3, #0
 8003752:	d023      	beq.n	800379c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	4798      	blx	r3
 800375c:	e01e      	b.n	800379c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10f      	bne.n	800378c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0210 	bic.w	r2, r2, #16
 800377a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d032      	beq.n	800380a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d022      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2205      	movs	r2, #5
 80037b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 0201 	bic.w	r2, r2, #1
 80037c6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	3301      	adds	r3, #1
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d307      	bcc.n	80037e4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f2      	bne.n	80037c8 <HAL_DMA_IRQHandler+0x2cc>
 80037e2:	e000      	b.n	80037e6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037e4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d005      	beq.n	800380a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	4798      	blx	r3
 8003806:	e000      	b.n	800380a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003808:	bf00      	nop
    }
  }
}
 800380a:	3718      	adds	r7, #24
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
 800381c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800382c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	2b40      	cmp	r3, #64	; 0x40
 800383c:	d108      	bne.n	8003850 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800384e:	e007      	b.n	8003860 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	60da      	str	r2, [r3, #12]
}
 8003860:	bf00      	nop
 8003862:	3714      	adds	r7, #20
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	b2db      	uxtb	r3, r3
 800387a:	3b10      	subs	r3, #16
 800387c:	4a14      	ldr	r2, [pc, #80]	; (80038d0 <DMA_CalcBaseAndBitshift+0x64>)
 800387e:	fba2 2303 	umull	r2, r3, r2, r3
 8003882:	091b      	lsrs	r3, r3, #4
 8003884:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003886:	4a13      	ldr	r2, [pc, #76]	; (80038d4 <DMA_CalcBaseAndBitshift+0x68>)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4413      	add	r3, r2
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2b03      	cmp	r3, #3
 8003898:	d909      	bls.n	80038ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038a2:	f023 0303 	bic.w	r3, r3, #3
 80038a6:	1d1a      	adds	r2, r3, #4
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	659a      	str	r2, [r3, #88]	; 0x58
 80038ac:	e007      	b.n	80038be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038b6:	f023 0303 	bic.w	r3, r3, #3
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	aaaaaaab 	.word	0xaaaaaaab
 80038d4:	08008fd0 	.word	0x08008fd0

080038d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	699b      	ldr	r3, [r3, #24]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d11f      	bne.n	8003932 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	2b03      	cmp	r3, #3
 80038f6:	d856      	bhi.n	80039a6 <DMA_CheckFifoParam+0xce>
 80038f8:	a201      	add	r2, pc, #4	; (adr r2, 8003900 <DMA_CheckFifoParam+0x28>)
 80038fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fe:	bf00      	nop
 8003900:	08003911 	.word	0x08003911
 8003904:	08003923 	.word	0x08003923
 8003908:	08003911 	.word	0x08003911
 800390c:	080039a7 	.word	0x080039a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d046      	beq.n	80039aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003920:	e043      	b.n	80039aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003926:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800392a:	d140      	bne.n	80039ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003930:	e03d      	b.n	80039ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800393a:	d121      	bne.n	8003980 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d837      	bhi.n	80039b2 <DMA_CheckFifoParam+0xda>
 8003942:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <DMA_CheckFifoParam+0x70>)
 8003944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003948:	08003959 	.word	0x08003959
 800394c:	0800395f 	.word	0x0800395f
 8003950:	08003959 	.word	0x08003959
 8003954:	08003971 	.word	0x08003971
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	73fb      	strb	r3, [r7, #15]
      break;
 800395c:	e030      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003962:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d025      	beq.n	80039b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800396e:	e022      	b.n	80039b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003974:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003978:	d11f      	bne.n	80039ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800397e:	e01c      	b.n	80039ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d903      	bls.n	800398e <DMA_CheckFifoParam+0xb6>
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	2b03      	cmp	r3, #3
 800398a:	d003      	beq.n	8003994 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800398c:	e018      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	73fb      	strb	r3, [r7, #15]
      break;
 8003992:	e015      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003998:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800399c:	2b00      	cmp	r3, #0
 800399e:	d00e      	beq.n	80039be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e00b      	b.n	80039be <DMA_CheckFifoParam+0xe6>
      break;
 80039a6:	bf00      	nop
 80039a8:	e00a      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      break;
 80039aa:	bf00      	nop
 80039ac:	e008      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      break;
 80039ae:	bf00      	nop
 80039b0:	e006      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      break;
 80039b2:	bf00      	nop
 80039b4:	e004      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      break;
 80039b6:	bf00      	nop
 80039b8:	e002      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80039ba:	bf00      	nop
 80039bc:	e000      	b.n	80039c0 <DMA_CheckFifoParam+0xe8>
      break;
 80039be:	bf00      	nop
    }
  } 
  
  return status; 
 80039c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop

080039d0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	460b      	mov	r3, r1
 80039da:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80039e0:	78fb      	ldrb	r3, [r7, #3]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d102      	bne.n	80039ec <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80039e6:	2300      	movs	r3, #0
 80039e8:	60fb      	str	r3, [r7, #12]
 80039ea:	e010      	b.n	8003a0e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80039ec:	78fb      	ldrb	r3, [r7, #3]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d103      	bne.n	80039fa <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80039f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	e009      	b.n	8003a0e <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80039fa:	78fb      	ldrb	r3, [r7, #3]
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d103      	bne.n	8003a08 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003a00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	e002      	b.n	8003a0e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003a08:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a0c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003a0e:	4b13      	ldr	r3, [pc, #76]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	4a12      	ldr	r2, [pc, #72]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a18:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8003a1a:	4b10      	ldr	r3, [pc, #64]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a1c:	691a      	ldr	r2, [r3, #16]
 8003a1e:	490f      	ldr	r1, [pc, #60]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003a26:	4b0d      	ldr	r3, [pc, #52]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	4a0c      	ldr	r2, [pc, #48]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a2c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003a30:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003a32:	4b0a      	ldr	r3, [pc, #40]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a34:	691a      	ldr	r2, [r3, #16]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	4a07      	ldr	r2, [pc, #28]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a3e:	f043 0302 	orr.w	r3, r3, #2
 8003a42:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	4a04      	ldr	r2, [pc, #16]	; (8003a5c <FLASH_Erase_Sector+0x8c>)
 8003a4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a4e:	6113      	str	r3, [r2, #16]
}
 8003a50:	bf00      	nop
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	40023c00 	.word	0x40023c00

08003a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	; 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	e159      	b.n	8003d30 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	429a      	cmp	r2, r3
 8003a96:	f040 8148 	bne.w	8003d2a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 0303 	and.w	r3, r3, #3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d005      	beq.n	8003ab2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d130      	bne.n	8003b14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	2203      	movs	r2, #3
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43db      	mvns	r3, r3
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	68da      	ldr	r2, [r3, #12]
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ae8:	2201      	movs	r2, #1
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	4013      	ands	r3, r2
 8003af6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	091b      	lsrs	r3, r3, #4
 8003afe:	f003 0201 	and.w	r2, r3, #1
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	69ba      	ldr	r2, [r7, #24]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69ba      	ldr	r2, [r7, #24]
 8003b12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d017      	beq.n	8003b50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	2203      	movs	r2, #3
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	f003 0303 	and.w	r3, r3, #3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d123      	bne.n	8003ba4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	08da      	lsrs	r2, r3, #3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3208      	adds	r2, #8
 8003b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	f003 0307 	and.w	r3, r3, #7
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	220f      	movs	r2, #15
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	43db      	mvns	r3, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	691a      	ldr	r2, [r3, #16]
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	08da      	lsrs	r2, r3, #3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	3208      	adds	r2, #8
 8003b9e:	69b9      	ldr	r1, [r7, #24]
 8003ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	2203      	movs	r2, #3
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f003 0203 	and.w	r2, r3, #3
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 80a2 	beq.w	8003d2a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	4b57      	ldr	r3, [pc, #348]	; (8003d48 <HAL_GPIO_Init+0x2e8>)
 8003bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bee:	4a56      	ldr	r2, [pc, #344]	; (8003d48 <HAL_GPIO_Init+0x2e8>)
 8003bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8003bf6:	4b54      	ldr	r3, [pc, #336]	; (8003d48 <HAL_GPIO_Init+0x2e8>)
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c02:	4a52      	ldr	r2, [pc, #328]	; (8003d4c <HAL_GPIO_Init+0x2ec>)
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	089b      	lsrs	r3, r3, #2
 8003c08:	3302      	adds	r3, #2
 8003c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	f003 0303 	and.w	r3, r3, #3
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	220f      	movs	r2, #15
 8003c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4013      	ands	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a49      	ldr	r2, [pc, #292]	; (8003d50 <HAL_GPIO_Init+0x2f0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d019      	beq.n	8003c62 <HAL_GPIO_Init+0x202>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a48      	ldr	r2, [pc, #288]	; (8003d54 <HAL_GPIO_Init+0x2f4>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d013      	beq.n	8003c5e <HAL_GPIO_Init+0x1fe>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a47      	ldr	r2, [pc, #284]	; (8003d58 <HAL_GPIO_Init+0x2f8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d00d      	beq.n	8003c5a <HAL_GPIO_Init+0x1fa>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a46      	ldr	r2, [pc, #280]	; (8003d5c <HAL_GPIO_Init+0x2fc>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d007      	beq.n	8003c56 <HAL_GPIO_Init+0x1f6>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a45      	ldr	r2, [pc, #276]	; (8003d60 <HAL_GPIO_Init+0x300>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d101      	bne.n	8003c52 <HAL_GPIO_Init+0x1f2>
 8003c4e:	2304      	movs	r3, #4
 8003c50:	e008      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c52:	2307      	movs	r3, #7
 8003c54:	e006      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c56:	2303      	movs	r3, #3
 8003c58:	e004      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c5a:	2302      	movs	r3, #2
 8003c5c:	e002      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <HAL_GPIO_Init+0x204>
 8003c62:	2300      	movs	r3, #0
 8003c64:	69fa      	ldr	r2, [r7, #28]
 8003c66:	f002 0203 	and.w	r2, r2, #3
 8003c6a:	0092      	lsls	r2, r2, #2
 8003c6c:	4093      	lsls	r3, r2
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c74:	4935      	ldr	r1, [pc, #212]	; (8003d4c <HAL_GPIO_Init+0x2ec>)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	089b      	lsrs	r3, r3, #2
 8003c7a:	3302      	adds	r3, #2
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c82:	4b38      	ldr	r3, [pc, #224]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	43db      	mvns	r3, r3
 8003c8c:	69ba      	ldr	r2, [r7, #24]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d003      	beq.n	8003ca6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003c9e:	69ba      	ldr	r2, [r7, #24]
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ca6:	4a2f      	ldr	r2, [pc, #188]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cac:	4b2d      	ldr	r3, [pc, #180]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	69ba      	ldr	r2, [r7, #24]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cd0:	4a24      	ldr	r2, [pc, #144]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cd6:	4b23      	ldr	r3, [pc, #140]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	43db      	mvns	r3, r3
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003cf2:	69ba      	ldr	r2, [r7, #24]
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cfa:	4a1a      	ldr	r2, [pc, #104]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d00:	4b18      	ldr	r3, [pc, #96]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	43db      	mvns	r3, r3
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d1c:	69ba      	ldr	r2, [r7, #24]
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d24:	4a0f      	ldr	r2, [pc, #60]	; (8003d64 <HAL_GPIO_Init+0x304>)
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	61fb      	str	r3, [r7, #28]
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	2b0f      	cmp	r3, #15
 8003d34:	f67f aea2 	bls.w	8003a7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d38:	bf00      	nop
 8003d3a:	bf00      	nop
 8003d3c:	3724      	adds	r7, #36	; 0x24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	40023800 	.word	0x40023800
 8003d4c:	40013800 	.word	0x40013800
 8003d50:	40020000 	.word	0x40020000
 8003d54:	40020400 	.word	0x40020400
 8003d58:	40020800 	.word	0x40020800
 8003d5c:	40020c00 	.word	0x40020c00
 8003d60:	40021000 	.word	0x40021000
 8003d64:	40013c00 	.word	0x40013c00

08003d68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	460b      	mov	r3, r1
 8003d72:	807b      	strh	r3, [r7, #2]
 8003d74:	4613      	mov	r3, r2
 8003d76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d78:	787b      	ldrb	r3, [r7, #1]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d7e:	887a      	ldrh	r2, [r7, #2]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d84:	e003      	b.n	8003d8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d86:	887b      	ldrh	r3, [r7, #2]
 8003d88:	041a      	lsls	r2, r3, #16
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	619a      	str	r2, [r3, #24]
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
	...

08003d9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b086      	sub	sp, #24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e267      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d075      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dba:	4b88      	ldr	r3, [pc, #544]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 030c 	and.w	r3, r3, #12
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	d00c      	beq.n	8003de0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dc6:	4b85      	ldr	r3, [pc, #532]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d112      	bne.n	8003df8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dd2:	4b82      	ldr	r3, [pc, #520]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dde:	d10b      	bne.n	8003df8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de0:	4b7e      	ldr	r3, [pc, #504]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d05b      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x108>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d157      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e242      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e00:	d106      	bne.n	8003e10 <HAL_RCC_OscConfig+0x74>
 8003e02:	4b76      	ldr	r3, [pc, #472]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a75      	ldr	r2, [pc, #468]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	e01d      	b.n	8003e4c <HAL_RCC_OscConfig+0xb0>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e18:	d10c      	bne.n	8003e34 <HAL_RCC_OscConfig+0x98>
 8003e1a:	4b70      	ldr	r3, [pc, #448]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a6f      	ldr	r2, [pc, #444]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e24:	6013      	str	r3, [r2, #0]
 8003e26:	4b6d      	ldr	r3, [pc, #436]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a6c      	ldr	r2, [pc, #432]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e30:	6013      	str	r3, [r2, #0]
 8003e32:	e00b      	b.n	8003e4c <HAL_RCC_OscConfig+0xb0>
 8003e34:	4b69      	ldr	r3, [pc, #420]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a68      	ldr	r2, [pc, #416]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	4b66      	ldr	r3, [pc, #408]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a65      	ldr	r2, [pc, #404]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d013      	beq.n	8003e7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e54:	f7ff f89c 	bl	8002f90 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e5c:	f7ff f898 	bl	8002f90 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b64      	cmp	r3, #100	; 0x64
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e207      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6e:	4b5b      	ldr	r3, [pc, #364]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0f0      	beq.n	8003e5c <HAL_RCC_OscConfig+0xc0>
 8003e7a:	e014      	b.n	8003ea6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7c:	f7ff f888 	bl	8002f90 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e84:	f7ff f884 	bl	8002f90 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b64      	cmp	r3, #100	; 0x64
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e1f3      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e96:	4b51      	ldr	r3, [pc, #324]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1f0      	bne.n	8003e84 <HAL_RCC_OscConfig+0xe8>
 8003ea2:	e000      	b.n	8003ea6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d063      	beq.n	8003f7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003eb2:	4b4a      	ldr	r3, [pc, #296]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f003 030c 	and.w	r3, r3, #12
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00b      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ebe:	4b47      	ldr	r3, [pc, #284]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d11c      	bne.n	8003f04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003eca:	4b44      	ldr	r3, [pc, #272]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d116      	bne.n	8003f04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ed6:	4b41      	ldr	r3, [pc, #260]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d005      	beq.n	8003eee <HAL_RCC_OscConfig+0x152>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d001      	beq.n	8003eee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e1c7      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eee:	4b3b      	ldr	r3, [pc, #236]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	4937      	ldr	r1, [pc, #220]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f02:	e03a      	b.n	8003f7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d020      	beq.n	8003f4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f0c:	4b34      	ldr	r3, [pc, #208]	; (8003fe0 <HAL_RCC_OscConfig+0x244>)
 8003f0e:	2201      	movs	r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f12:	f7ff f83d 	bl	8002f90 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f1a:	f7ff f839 	bl	8002f90 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e1a8      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f2c:	4b2b      	ldr	r3, [pc, #172]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0f0      	beq.n	8003f1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f38:	4b28      	ldr	r3, [pc, #160]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	00db      	lsls	r3, r3, #3
 8003f46:	4925      	ldr	r1, [pc, #148]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	600b      	str	r3, [r1, #0]
 8003f4c:	e015      	b.n	8003f7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f4e:	4b24      	ldr	r3, [pc, #144]	; (8003fe0 <HAL_RCC_OscConfig+0x244>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f54:	f7ff f81c 	bl	8002f90 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f5c:	f7ff f818 	bl	8002f90 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b02      	cmp	r3, #2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e187      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f6e:	4b1b      	ldr	r3, [pc, #108]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1f0      	bne.n	8003f5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0308 	and.w	r3, r3, #8
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d036      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d016      	beq.n	8003fbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f8e:	4b15      	ldr	r3, [pc, #84]	; (8003fe4 <HAL_RCC_OscConfig+0x248>)
 8003f90:	2201      	movs	r2, #1
 8003f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f94:	f7fe fffc 	bl	8002f90 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f9c:	f7fe fff8 	bl	8002f90 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e167      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fae:	4b0b      	ldr	r3, [pc, #44]	; (8003fdc <HAL_RCC_OscConfig+0x240>)
 8003fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0f0      	beq.n	8003f9c <HAL_RCC_OscConfig+0x200>
 8003fba:	e01b      	b.n	8003ff4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fbc:	4b09      	ldr	r3, [pc, #36]	; (8003fe4 <HAL_RCC_OscConfig+0x248>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fc2:	f7fe ffe5 	bl	8002f90 <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc8:	e00e      	b.n	8003fe8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fca:	f7fe ffe1 	bl	8002f90 <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d907      	bls.n	8003fe8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e150      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	42470000 	.word	0x42470000
 8003fe4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fe8:	4b88      	ldr	r3, [pc, #544]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8003fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1ea      	bne.n	8003fca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 8097 	beq.w	8004130 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004002:	2300      	movs	r3, #0
 8004004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004006:	4b81      	ldr	r3, [pc, #516]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10f      	bne.n	8004032 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004012:	2300      	movs	r3, #0
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	4b7d      	ldr	r3, [pc, #500]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	4a7c      	ldr	r2, [pc, #496]	; (800420c <HAL_RCC_OscConfig+0x470>)
 800401c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004020:	6413      	str	r3, [r2, #64]	; 0x40
 8004022:	4b7a      	ldr	r3, [pc, #488]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800402a:	60bb      	str	r3, [r7, #8]
 800402c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800402e:	2301      	movs	r3, #1
 8004030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004032:	4b77      	ldr	r3, [pc, #476]	; (8004210 <HAL_RCC_OscConfig+0x474>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403a:	2b00      	cmp	r3, #0
 800403c:	d118      	bne.n	8004070 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800403e:	4b74      	ldr	r3, [pc, #464]	; (8004210 <HAL_RCC_OscConfig+0x474>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a73      	ldr	r2, [pc, #460]	; (8004210 <HAL_RCC_OscConfig+0x474>)
 8004044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800404a:	f7fe ffa1 	bl	8002f90 <HAL_GetTick>
 800404e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004050:	e008      	b.n	8004064 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004052:	f7fe ff9d 	bl	8002f90 <HAL_GetTick>
 8004056:	4602      	mov	r2, r0
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	2b02      	cmp	r3, #2
 800405e:	d901      	bls.n	8004064 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004060:	2303      	movs	r3, #3
 8004062:	e10c      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004064:	4b6a      	ldr	r3, [pc, #424]	; (8004210 <HAL_RCC_OscConfig+0x474>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d0f0      	beq.n	8004052 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d106      	bne.n	8004086 <HAL_RCC_OscConfig+0x2ea>
 8004078:	4b64      	ldr	r3, [pc, #400]	; (800420c <HAL_RCC_OscConfig+0x470>)
 800407a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407c:	4a63      	ldr	r2, [pc, #396]	; (800420c <HAL_RCC_OscConfig+0x470>)
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	6713      	str	r3, [r2, #112]	; 0x70
 8004084:	e01c      	b.n	80040c0 <HAL_RCC_OscConfig+0x324>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b05      	cmp	r3, #5
 800408c:	d10c      	bne.n	80040a8 <HAL_RCC_OscConfig+0x30c>
 800408e:	4b5f      	ldr	r3, [pc, #380]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004092:	4a5e      	ldr	r2, [pc, #376]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004094:	f043 0304 	orr.w	r3, r3, #4
 8004098:	6713      	str	r3, [r2, #112]	; 0x70
 800409a:	4b5c      	ldr	r3, [pc, #368]	; (800420c <HAL_RCC_OscConfig+0x470>)
 800409c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800409e:	4a5b      	ldr	r2, [pc, #364]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80040a0:	f043 0301 	orr.w	r3, r3, #1
 80040a4:	6713      	str	r3, [r2, #112]	; 0x70
 80040a6:	e00b      	b.n	80040c0 <HAL_RCC_OscConfig+0x324>
 80040a8:	4b58      	ldr	r3, [pc, #352]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80040aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ac:	4a57      	ldr	r2, [pc, #348]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80040ae:	f023 0301 	bic.w	r3, r3, #1
 80040b2:	6713      	str	r3, [r2, #112]	; 0x70
 80040b4:	4b55      	ldr	r3, [pc, #340]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80040b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b8:	4a54      	ldr	r2, [pc, #336]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80040ba:	f023 0304 	bic.w	r3, r3, #4
 80040be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d015      	beq.n	80040f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c8:	f7fe ff62 	bl	8002f90 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ce:	e00a      	b.n	80040e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040d0:	f7fe ff5e 	bl	8002f90 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	f241 3288 	movw	r2, #5000	; 0x1388
 80040de:	4293      	cmp	r3, r2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e0cb      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e6:	4b49      	ldr	r3, [pc, #292]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80040e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0ee      	beq.n	80040d0 <HAL_RCC_OscConfig+0x334>
 80040f2:	e014      	b.n	800411e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040f4:	f7fe ff4c 	bl	8002f90 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040fa:	e00a      	b.n	8004112 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040fc:	f7fe ff48 	bl	8002f90 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	f241 3288 	movw	r2, #5000	; 0x1388
 800410a:	4293      	cmp	r3, r2
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e0b5      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004112:	4b3e      	ldr	r3, [pc, #248]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1ee      	bne.n	80040fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800411e:	7dfb      	ldrb	r3, [r7, #23]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d105      	bne.n	8004130 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004124:	4b39      	ldr	r3, [pc, #228]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004128:	4a38      	ldr	r2, [pc, #224]	; (800420c <HAL_RCC_OscConfig+0x470>)
 800412a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800412e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80a1 	beq.w	800427c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800413a:	4b34      	ldr	r3, [pc, #208]	; (800420c <HAL_RCC_OscConfig+0x470>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b08      	cmp	r3, #8
 8004144:	d05c      	beq.n	8004200 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d141      	bne.n	80041d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800414e:	4b31      	ldr	r3, [pc, #196]	; (8004214 <HAL_RCC_OscConfig+0x478>)
 8004150:	2200      	movs	r2, #0
 8004152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004154:	f7fe ff1c 	bl	8002f90 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800415c:	f7fe ff18 	bl	8002f90 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e087      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800416e:	4b27      	ldr	r3, [pc, #156]	; (800420c <HAL_RCC_OscConfig+0x470>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69da      	ldr	r2, [r3, #28]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	019b      	lsls	r3, r3, #6
 800418a:	431a      	orrs	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004190:	085b      	lsrs	r3, r3, #1
 8004192:	3b01      	subs	r3, #1
 8004194:	041b      	lsls	r3, r3, #16
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419c:	061b      	lsls	r3, r3, #24
 800419e:	491b      	ldr	r1, [pc, #108]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041a4:	4b1b      	ldr	r3, [pc, #108]	; (8004214 <HAL_RCC_OscConfig+0x478>)
 80041a6:	2201      	movs	r2, #1
 80041a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041aa:	f7fe fef1 	bl	8002f90 <HAL_GetTick>
 80041ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041b0:	e008      	b.n	80041c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041b2:	f7fe feed 	bl	8002f90 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d901      	bls.n	80041c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e05c      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041c4:	4b11      	ldr	r3, [pc, #68]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d0f0      	beq.n	80041b2 <HAL_RCC_OscConfig+0x416>
 80041d0:	e054      	b.n	800427c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d2:	4b10      	ldr	r3, [pc, #64]	; (8004214 <HAL_RCC_OscConfig+0x478>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d8:	f7fe feda 	bl	8002f90 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041e0:	f7fe fed6 	bl	8002f90 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e045      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041f2:	4b06      	ldr	r3, [pc, #24]	; (800420c <HAL_RCC_OscConfig+0x470>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x444>
 80041fe:	e03d      	b.n	800427c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d107      	bne.n	8004218 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e038      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
 800420c:	40023800 	.word	0x40023800
 8004210:	40007000 	.word	0x40007000
 8004214:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004218:	4b1b      	ldr	r3, [pc, #108]	; (8004288 <HAL_RCC_OscConfig+0x4ec>)
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d028      	beq.n	8004278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004230:	429a      	cmp	r2, r3
 8004232:	d121      	bne.n	8004278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800423e:	429a      	cmp	r2, r3
 8004240:	d11a      	bne.n	8004278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004248:	4013      	ands	r3, r2
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800424e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004250:	4293      	cmp	r3, r2
 8004252:	d111      	bne.n	8004278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800425e:	085b      	lsrs	r3, r3, #1
 8004260:	3b01      	subs	r3, #1
 8004262:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004264:	429a      	cmp	r2, r3
 8004266:	d107      	bne.n	8004278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004272:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004274:	429a      	cmp	r2, r3
 8004276:	d001      	beq.n	800427c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e000      	b.n	800427e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40023800 	.word	0x40023800

0800428c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e0cc      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042a0:	4b68      	ldr	r3, [pc, #416]	; (8004444 <HAL_RCC_ClockConfig+0x1b8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0307 	and.w	r3, r3, #7
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d90c      	bls.n	80042c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ae:	4b65      	ldr	r3, [pc, #404]	; (8004444 <HAL_RCC_ClockConfig+0x1b8>)
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b6:	4b63      	ldr	r3, [pc, #396]	; (8004444 <HAL_RCC_ClockConfig+0x1b8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0307 	and.w	r3, r3, #7
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0b8      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d020      	beq.n	8004316 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0304 	and.w	r3, r3, #4
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042e0:	4b59      	ldr	r3, [pc, #356]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	4a58      	ldr	r2, [pc, #352]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 80042e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0308 	and.w	r3, r3, #8
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042f8:	4b53      	ldr	r3, [pc, #332]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	4a52      	ldr	r2, [pc, #328]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 80042fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004302:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004304:	4b50      	ldr	r3, [pc, #320]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	494d      	ldr	r1, [pc, #308]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 8004312:	4313      	orrs	r3, r2
 8004314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d044      	beq.n	80043ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	2b01      	cmp	r3, #1
 8004328:	d107      	bne.n	800433a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432a:	4b47      	ldr	r3, [pc, #284]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d119      	bne.n	800436a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e07f      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2b02      	cmp	r3, #2
 8004340:	d003      	beq.n	800434a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004346:	2b03      	cmp	r3, #3
 8004348:	d107      	bne.n	800435a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800434a:	4b3f      	ldr	r3, [pc, #252]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d109      	bne.n	800436a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e06f      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800435a:	4b3b      	ldr	r3, [pc, #236]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e067      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800436a:	4b37      	ldr	r3, [pc, #220]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f023 0203 	bic.w	r2, r3, #3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	4934      	ldr	r1, [pc, #208]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 8004378:	4313      	orrs	r3, r2
 800437a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800437c:	f7fe fe08 	bl	8002f90 <HAL_GetTick>
 8004380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004382:	e00a      	b.n	800439a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004384:	f7fe fe04 	bl	8002f90 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004392:	4293      	cmp	r3, r2
 8004394:	d901      	bls.n	800439a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e04f      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800439a:	4b2b      	ldr	r3, [pc, #172]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f003 020c 	and.w	r2, r3, #12
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d1eb      	bne.n	8004384 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043ac:	4b25      	ldr	r3, [pc, #148]	; (8004444 <HAL_RCC_ClockConfig+0x1b8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0307 	and.w	r3, r3, #7
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d20c      	bcs.n	80043d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ba:	4b22      	ldr	r3, [pc, #136]	; (8004444 <HAL_RCC_ClockConfig+0x1b8>)
 80043bc:	683a      	ldr	r2, [r7, #0]
 80043be:	b2d2      	uxtb	r2, r2
 80043c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043c2:	4b20      	ldr	r3, [pc, #128]	; (8004444 <HAL_RCC_ClockConfig+0x1b8>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0307 	and.w	r3, r3, #7
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d001      	beq.n	80043d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	e032      	b.n	800443a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0304 	and.w	r3, r3, #4
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d008      	beq.n	80043f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043e0:	4b19      	ldr	r3, [pc, #100]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4916      	ldr	r1, [pc, #88]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d009      	beq.n	8004412 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043fe:	4b12      	ldr	r3, [pc, #72]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	490e      	ldr	r1, [pc, #56]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	4313      	orrs	r3, r2
 8004410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004412:	f000 f821 	bl	8004458 <HAL_RCC_GetSysClockFreq>
 8004416:	4602      	mov	r2, r0
 8004418:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	091b      	lsrs	r3, r3, #4
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	490a      	ldr	r1, [pc, #40]	; (800444c <HAL_RCC_ClockConfig+0x1c0>)
 8004424:	5ccb      	ldrb	r3, [r1, r3]
 8004426:	fa22 f303 	lsr.w	r3, r2, r3
 800442a:	4a09      	ldr	r2, [pc, #36]	; (8004450 <HAL_RCC_ClockConfig+0x1c4>)
 800442c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800442e:	4b09      	ldr	r3, [pc, #36]	; (8004454 <HAL_RCC_ClockConfig+0x1c8>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4618      	mov	r0, r3
 8004434:	f7fe fd68 	bl	8002f08 <HAL_InitTick>

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40023c00 	.word	0x40023c00
 8004448:	40023800 	.word	0x40023800
 800444c:	08008fb8 	.word	0x08008fb8
 8004450:	200000f8 	.word	0x200000f8
 8004454:	200000fc 	.word	0x200000fc

08004458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800445c:	b090      	sub	sp, #64	; 0x40
 800445e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	637b      	str	r3, [r7, #52]	; 0x34
 8004464:	2300      	movs	r3, #0
 8004466:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004468:	2300      	movs	r3, #0
 800446a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004470:	4b59      	ldr	r3, [pc, #356]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 030c 	and.w	r3, r3, #12
 8004478:	2b08      	cmp	r3, #8
 800447a:	d00d      	beq.n	8004498 <HAL_RCC_GetSysClockFreq+0x40>
 800447c:	2b08      	cmp	r3, #8
 800447e:	f200 80a1 	bhi.w	80045c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <HAL_RCC_GetSysClockFreq+0x34>
 8004486:	2b04      	cmp	r3, #4
 8004488:	d003      	beq.n	8004492 <HAL_RCC_GetSysClockFreq+0x3a>
 800448a:	e09b      	b.n	80045c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800448c:	4b53      	ldr	r3, [pc, #332]	; (80045dc <HAL_RCC_GetSysClockFreq+0x184>)
 800448e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004490:	e09b      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004492:	4b53      	ldr	r3, [pc, #332]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8004494:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004496:	e098      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004498:	4b4f      	ldr	r3, [pc, #316]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80044a0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044a2:	4b4d      	ldr	r3, [pc, #308]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d028      	beq.n	8004500 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044ae:	4b4a      	ldr	r3, [pc, #296]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	099b      	lsrs	r3, r3, #6
 80044b4:	2200      	movs	r2, #0
 80044b6:	623b      	str	r3, [r7, #32]
 80044b8:	627a      	str	r2, [r7, #36]	; 0x24
 80044ba:	6a3b      	ldr	r3, [r7, #32]
 80044bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80044c0:	2100      	movs	r1, #0
 80044c2:	4b47      	ldr	r3, [pc, #284]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80044c4:	fb03 f201 	mul.w	r2, r3, r1
 80044c8:	2300      	movs	r3, #0
 80044ca:	fb00 f303 	mul.w	r3, r0, r3
 80044ce:	4413      	add	r3, r2
 80044d0:	4a43      	ldr	r2, [pc, #268]	; (80045e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80044d2:	fba0 1202 	umull	r1, r2, r0, r2
 80044d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044d8:	460a      	mov	r2, r1
 80044da:	62ba      	str	r2, [r7, #40]	; 0x28
 80044dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044de:	4413      	add	r3, r2
 80044e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044e4:	2200      	movs	r2, #0
 80044e6:	61bb      	str	r3, [r7, #24]
 80044e8:	61fa      	str	r2, [r7, #28]
 80044ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80044f2:	f7fb fecd 	bl	8000290 <__aeabi_uldivmod>
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4613      	mov	r3, r2
 80044fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044fe:	e053      	b.n	80045a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004500:	4b35      	ldr	r3, [pc, #212]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	099b      	lsrs	r3, r3, #6
 8004506:	2200      	movs	r2, #0
 8004508:	613b      	str	r3, [r7, #16]
 800450a:	617a      	str	r2, [r7, #20]
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004512:	f04f 0b00 	mov.w	fp, #0
 8004516:	4652      	mov	r2, sl
 8004518:	465b      	mov	r3, fp
 800451a:	f04f 0000 	mov.w	r0, #0
 800451e:	f04f 0100 	mov.w	r1, #0
 8004522:	0159      	lsls	r1, r3, #5
 8004524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004528:	0150      	lsls	r0, r2, #5
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	ebb2 080a 	subs.w	r8, r2, sl
 8004532:	eb63 090b 	sbc.w	r9, r3, fp
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004542:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004546:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800454a:	ebb2 0408 	subs.w	r4, r2, r8
 800454e:	eb63 0509 	sbc.w	r5, r3, r9
 8004552:	f04f 0200 	mov.w	r2, #0
 8004556:	f04f 0300 	mov.w	r3, #0
 800455a:	00eb      	lsls	r3, r5, #3
 800455c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004560:	00e2      	lsls	r2, r4, #3
 8004562:	4614      	mov	r4, r2
 8004564:	461d      	mov	r5, r3
 8004566:	eb14 030a 	adds.w	r3, r4, sl
 800456a:	603b      	str	r3, [r7, #0]
 800456c:	eb45 030b 	adc.w	r3, r5, fp
 8004570:	607b      	str	r3, [r7, #4]
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	f04f 0300 	mov.w	r3, #0
 800457a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800457e:	4629      	mov	r1, r5
 8004580:	028b      	lsls	r3, r1, #10
 8004582:	4621      	mov	r1, r4
 8004584:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004588:	4621      	mov	r1, r4
 800458a:	028a      	lsls	r2, r1, #10
 800458c:	4610      	mov	r0, r2
 800458e:	4619      	mov	r1, r3
 8004590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004592:	2200      	movs	r2, #0
 8004594:	60bb      	str	r3, [r7, #8]
 8004596:	60fa      	str	r2, [r7, #12]
 8004598:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800459c:	f7fb fe78 	bl	8000290 <__aeabi_uldivmod>
 80045a0:	4602      	mov	r2, r0
 80045a2:	460b      	mov	r3, r1
 80045a4:	4613      	mov	r3, r2
 80045a6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045a8:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	0c1b      	lsrs	r3, r3, #16
 80045ae:	f003 0303 	and.w	r3, r3, #3
 80045b2:	3301      	adds	r3, #1
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80045b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80045ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80045c2:	e002      	b.n	80045ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045c4:	4b05      	ldr	r3, [pc, #20]	; (80045dc <HAL_RCC_GetSysClockFreq+0x184>)
 80045c6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80045c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3740      	adds	r7, #64	; 0x40
 80045d0:	46bd      	mov	sp, r7
 80045d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045d6:	bf00      	nop
 80045d8:	40023800 	.word	0x40023800
 80045dc:	00f42400 	.word	0x00f42400
 80045e0:	017d7840 	.word	0x017d7840

080045e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045e4:	b480      	push	{r7}
 80045e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045e8:	4b03      	ldr	r3, [pc, #12]	; (80045f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80045ea:	681b      	ldr	r3, [r3, #0]
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop
 80045f8:	200000f8 	.word	0x200000f8

080045fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004600:	f7ff fff0 	bl	80045e4 <HAL_RCC_GetHCLKFreq>
 8004604:	4602      	mov	r2, r0
 8004606:	4b05      	ldr	r3, [pc, #20]	; (800461c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	0a9b      	lsrs	r3, r3, #10
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	4903      	ldr	r1, [pc, #12]	; (8004620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004612:	5ccb      	ldrb	r3, [r1, r3]
 8004614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004618:	4618      	mov	r0, r3
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40023800 	.word	0x40023800
 8004620:	08008fc8 	.word	0x08008fc8

08004624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004628:	f7ff ffdc 	bl	80045e4 <HAL_RCC_GetHCLKFreq>
 800462c:	4602      	mov	r2, r0
 800462e:	4b05      	ldr	r3, [pc, #20]	; (8004644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	0b5b      	lsrs	r3, r3, #13
 8004634:	f003 0307 	and.w	r3, r3, #7
 8004638:	4903      	ldr	r1, [pc, #12]	; (8004648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800463a:	5ccb      	ldrb	r3, [r1, r3]
 800463c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004640:	4618      	mov	r0, r3
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40023800 	.word	0x40023800
 8004648:	08008fc8 	.word	0x08008fc8

0800464c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e041      	b.n	80046e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fe f9ec 	bl	8002a50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3304      	adds	r3, #4
 8004688:	4619      	mov	r1, r3
 800468a:	4610      	mov	r0, r2
 800468c:	f000 fd82 	bl	8005194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d001      	beq.n	8004704 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e044      	b.n	800478e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a1e      	ldr	r2, [pc, #120]	; (800479c <HAL_TIM_Base_Start_IT+0xb0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d018      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0x6c>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800472e:	d013      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0x6c>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a1a      	ldr	r2, [pc, #104]	; (80047a0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d00e      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0x6c>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a19      	ldr	r2, [pc, #100]	; (80047a4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d009      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0x6c>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a17      	ldr	r2, [pc, #92]	; (80047a8 <HAL_TIM_Base_Start_IT+0xbc>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d004      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0x6c>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a16      	ldr	r2, [pc, #88]	; (80047ac <HAL_TIM_Base_Start_IT+0xc0>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d111      	bne.n	800477c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 0307 	and.w	r3, r3, #7
 8004762:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2b06      	cmp	r3, #6
 8004768:	d010      	beq.n	800478c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f042 0201 	orr.w	r2, r2, #1
 8004778:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477a:	e007      	b.n	800478c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f042 0201 	orr.w	r2, r2, #1
 800478a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800478c:	2300      	movs	r3, #0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3714      	adds	r7, #20
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40010000 	.word	0x40010000
 80047a0:	40000400 	.word	0x40000400
 80047a4:	40000800 	.word	0x40000800
 80047a8:	40000c00 	.word	0x40000c00
 80047ac:	40014000 	.word	0x40014000

080047b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68da      	ldr	r2, [r3, #12]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0201 	bic.w	r2, r2, #1
 80047c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6a1a      	ldr	r2, [r3, #32]
 80047ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80047d2:	4013      	ands	r3, r2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10f      	bne.n	80047f8 <HAL_TIM_Base_Stop_IT+0x48>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6a1a      	ldr	r2, [r3, #32]
 80047de:	f240 4344 	movw	r3, #1092	; 0x444
 80047e2:	4013      	ands	r3, r2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d107      	bne.n	80047f8 <HAL_TIM_Base_Stop_IT+0x48>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f022 0201 	bic.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e041      	b.n	80048a4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004826:	b2db      	uxtb	r3, r3
 8004828:	2b00      	cmp	r3, #0
 800482a:	d106      	bne.n	800483a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 f839 	bl	80048ac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2202      	movs	r2, #2
 800483e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	3304      	adds	r3, #4
 800484a:	4619      	mov	r1, r3
 800484c:	4610      	mov	r0, r2
 800484e:	f000 fca1 	bl	8005194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d109      	bne.n	80048e8 <HAL_TIM_PWM_Start_IT+0x28>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b01      	cmp	r3, #1
 80048de:	bf14      	ite	ne
 80048e0:	2301      	movne	r3, #1
 80048e2:	2300      	moveq	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	e022      	b.n	800492e <HAL_TIM_PWM_Start_IT+0x6e>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	2b04      	cmp	r3, #4
 80048ec:	d109      	bne.n	8004902 <HAL_TIM_PWM_Start_IT+0x42>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	bf14      	ite	ne
 80048fa:	2301      	movne	r3, #1
 80048fc:	2300      	moveq	r3, #0
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	e015      	b.n	800492e <HAL_TIM_PWM_Start_IT+0x6e>
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b08      	cmp	r3, #8
 8004906:	d109      	bne.n	800491c <HAL_TIM_PWM_Start_IT+0x5c>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b01      	cmp	r3, #1
 8004912:	bf14      	ite	ne
 8004914:	2301      	movne	r3, #1
 8004916:	2300      	moveq	r3, #0
 8004918:	b2db      	uxtb	r3, r3
 800491a:	e008      	b.n	800492e <HAL_TIM_PWM_Start_IT+0x6e>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b01      	cmp	r3, #1
 8004926:	bf14      	ite	ne
 8004928:	2301      	movne	r3, #1
 800492a:	2300      	moveq	r3, #0
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d001      	beq.n	8004936 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e0b3      	b.n	8004a9e <HAL_TIM_PWM_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d104      	bne.n	8004946 <HAL_TIM_PWM_Start_IT+0x86>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004944:	e013      	b.n	800496e <HAL_TIM_PWM_Start_IT+0xae>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b04      	cmp	r3, #4
 800494a:	d104      	bne.n	8004956 <HAL_TIM_PWM_Start_IT+0x96>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2202      	movs	r2, #2
 8004950:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004954:	e00b      	b.n	800496e <HAL_TIM_PWM_Start_IT+0xae>
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	2b08      	cmp	r3, #8
 800495a:	d104      	bne.n	8004966 <HAL_TIM_PWM_Start_IT+0xa6>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004964:	e003      	b.n	800496e <HAL_TIM_PWM_Start_IT+0xae>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2202      	movs	r2, #2
 800496a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b0c      	cmp	r3, #12
 8004972:	d841      	bhi.n	80049f8 <HAL_TIM_PWM_Start_IT+0x138>
 8004974:	a201      	add	r2, pc, #4	; (adr r2, 800497c <HAL_TIM_PWM_Start_IT+0xbc>)
 8004976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497a:	bf00      	nop
 800497c:	080049b1 	.word	0x080049b1
 8004980:	080049f9 	.word	0x080049f9
 8004984:	080049f9 	.word	0x080049f9
 8004988:	080049f9 	.word	0x080049f9
 800498c:	080049c3 	.word	0x080049c3
 8004990:	080049f9 	.word	0x080049f9
 8004994:	080049f9 	.word	0x080049f9
 8004998:	080049f9 	.word	0x080049f9
 800499c:	080049d5 	.word	0x080049d5
 80049a0:	080049f9 	.word	0x080049f9
 80049a4:	080049f9 	.word	0x080049f9
 80049a8:	080049f9 	.word	0x080049f9
 80049ac:	080049e7 	.word	0x080049e7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0202 	orr.w	r2, r2, #2
 80049be:	60da      	str	r2, [r3, #12]
      break;
 80049c0:	e01d      	b.n	80049fe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68da      	ldr	r2, [r3, #12]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0204 	orr.w	r2, r2, #4
 80049d0:	60da      	str	r2, [r3, #12]
      break;
 80049d2:	e014      	b.n	80049fe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68da      	ldr	r2, [r3, #12]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f042 0208 	orr.w	r2, r2, #8
 80049e2:	60da      	str	r2, [r3, #12]
      break;
 80049e4:	e00b      	b.n	80049fe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68da      	ldr	r2, [r3, #12]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f042 0210 	orr.w	r2, r2, #16
 80049f4:	60da      	str	r2, [r3, #12]
      break;
 80049f6:	e002      	b.n	80049fe <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	73fb      	strb	r3, [r7, #15]
      break;
 80049fc:	bf00      	nop
  }

  if (status == HAL_OK)
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d14b      	bne.n	8004a9c <HAL_TIM_PWM_Start_IT+0x1dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	6839      	ldr	r1, [r7, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f000 fe67 	bl	80056e0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a24      	ldr	r2, [pc, #144]	; (8004aa8 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d107      	bne.n	8004a2c <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a2a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a1d      	ldr	r2, [pc, #116]	; (8004aa8 <HAL_TIM_PWM_Start_IT+0x1e8>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d018      	beq.n	8004a68 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a3e:	d013      	beq.n	8004a68 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a19      	ldr	r2, [pc, #100]	; (8004aac <HAL_TIM_PWM_Start_IT+0x1ec>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d00e      	beq.n	8004a68 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a18      	ldr	r2, [pc, #96]	; (8004ab0 <HAL_TIM_PWM_Start_IT+0x1f0>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d009      	beq.n	8004a68 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a16      	ldr	r2, [pc, #88]	; (8004ab4 <HAL_TIM_PWM_Start_IT+0x1f4>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d004      	beq.n	8004a68 <HAL_TIM_PWM_Start_IT+0x1a8>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a15      	ldr	r2, [pc, #84]	; (8004ab8 <HAL_TIM_PWM_Start_IT+0x1f8>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d111      	bne.n	8004a8c <HAL_TIM_PWM_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b06      	cmp	r3, #6
 8004a78:	d010      	beq.n	8004a9c <HAL_TIM_PWM_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f042 0201 	orr.w	r2, r2, #1
 8004a88:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a8a:	e007      	b.n	8004a9c <HAL_TIM_PWM_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f042 0201 	orr.w	r2, r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3710      	adds	r7, #16
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	40010000 	.word	0x40010000
 8004aac:	40000400 	.word	0x40000400
 8004ab0:	40000800 	.word	0x40000800
 8004ab4:	40000c00 	.word	0x40000c00
 8004ab8:	40014000 	.word	0x40014000

08004abc <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	2b0c      	cmp	r3, #12
 8004ace:	d841      	bhi.n	8004b54 <HAL_TIM_PWM_Stop_IT+0x98>
 8004ad0:	a201      	add	r2, pc, #4	; (adr r2, 8004ad8 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8004ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad6:	bf00      	nop
 8004ad8:	08004b0d 	.word	0x08004b0d
 8004adc:	08004b55 	.word	0x08004b55
 8004ae0:	08004b55 	.word	0x08004b55
 8004ae4:	08004b55 	.word	0x08004b55
 8004ae8:	08004b1f 	.word	0x08004b1f
 8004aec:	08004b55 	.word	0x08004b55
 8004af0:	08004b55 	.word	0x08004b55
 8004af4:	08004b55 	.word	0x08004b55
 8004af8:	08004b31 	.word	0x08004b31
 8004afc:	08004b55 	.word	0x08004b55
 8004b00:	08004b55 	.word	0x08004b55
 8004b04:	08004b55 	.word	0x08004b55
 8004b08:	08004b43 	.word	0x08004b43
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	68da      	ldr	r2, [r3, #12]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f022 0202 	bic.w	r2, r2, #2
 8004b1a:	60da      	str	r2, [r3, #12]
      break;
 8004b1c:	e01d      	b.n	8004b5a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68da      	ldr	r2, [r3, #12]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0204 	bic.w	r2, r2, #4
 8004b2c:	60da      	str	r2, [r3, #12]
      break;
 8004b2e:	e014      	b.n	8004b5a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68da      	ldr	r2, [r3, #12]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0208 	bic.w	r2, r2, #8
 8004b3e:	60da      	str	r2, [r3, #12]
      break;
 8004b40:	e00b      	b.n	8004b5a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68da      	ldr	r2, [r3, #12]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f022 0210 	bic.w	r2, r2, #16
 8004b50:	60da      	str	r2, [r3, #12]
      break;
 8004b52:	e002      	b.n	8004b5a <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	73fb      	strb	r3, [r7, #15]
      break;
 8004b58:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b5a:	7bfb      	ldrb	r3, [r7, #15]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d157      	bne.n	8004c10 <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2200      	movs	r2, #0
 8004b66:	6839      	ldr	r1, [r7, #0]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f000 fdb9 	bl	80056e0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a2a      	ldr	r2, [pc, #168]	; (8004c1c <HAL_TIM_PWM_Stop_IT+0x160>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d117      	bne.n	8004ba8 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6a1a      	ldr	r2, [r3, #32]
 8004b7e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10f      	bne.n	8004ba8 <HAL_TIM_PWM_Stop_IT+0xec>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	6a1a      	ldr	r2, [r3, #32]
 8004b8e:	f240 4344 	movw	r3, #1092	; 0x444
 8004b92:	4013      	ands	r3, r2
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d107      	bne.n	8004ba8 <HAL_TIM_PWM_Stop_IT+0xec>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ba6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6a1a      	ldr	r2, [r3, #32]
 8004bae:	f241 1311 	movw	r3, #4369	; 0x1111
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d10f      	bne.n	8004bd8 <HAL_TIM_PWM_Stop_IT+0x11c>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	6a1a      	ldr	r2, [r3, #32]
 8004bbe:	f240 4344 	movw	r3, #1092	; 0x444
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d107      	bne.n	8004bd8 <HAL_TIM_PWM_Stop_IT+0x11c>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 0201 	bic.w	r2, r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d104      	bne.n	8004be8 <HAL_TIM_PWM_Stop_IT+0x12c>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004be6:	e013      	b.n	8004c10 <HAL_TIM_PWM_Stop_IT+0x154>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	2b04      	cmp	r3, #4
 8004bec:	d104      	bne.n	8004bf8 <HAL_TIM_PWM_Stop_IT+0x13c>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bf6:	e00b      	b.n	8004c10 <HAL_TIM_PWM_Stop_IT+0x154>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	2b08      	cmp	r3, #8
 8004bfc:	d104      	bne.n	8004c08 <HAL_TIM_PWM_Stop_IT+0x14c>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c06:	e003      	b.n	8004c10 <HAL_TIM_PWM_Stop_IT+0x154>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40010000 	.word	0x40010000

08004c20 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d122      	bne.n	8004c7c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d11b      	bne.n	8004c7c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f06f 0202 	mvn.w	r2, #2
 8004c4c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	f003 0303 	and.w	r3, r3, #3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa77 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004c68:	e005      	b.n	8004c76 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fa69 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f000 fa7a 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	f003 0304 	and.w	r3, r3, #4
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	d122      	bne.n	8004cd0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f003 0304 	and.w	r3, r3, #4
 8004c94:	2b04      	cmp	r3, #4
 8004c96:	d11b      	bne.n	8004cd0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f06f 0204 	mvn.w	r2, #4
 8004ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2202      	movs	r2, #2
 8004ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 fa4d 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004cbc:	e005      	b.n	8004cca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 fa3f 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 fa50 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b08      	cmp	r3, #8
 8004cdc:	d122      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b08      	cmp	r3, #8
 8004cea:	d11b      	bne.n	8004d24 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0208 	mvn.w	r2, #8
 8004cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 fa23 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004d10:	e005      	b.n	8004d1e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 fa15 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 fa26 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	f003 0310 	and.w	r3, r3, #16
 8004d2e:	2b10      	cmp	r3, #16
 8004d30:	d122      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	f003 0310 	and.w	r3, r3, #16
 8004d3c:	2b10      	cmp	r3, #16
 8004d3e:	d11b      	bne.n	8004d78 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f06f 0210 	mvn.w	r2, #16
 8004d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2208      	movs	r2, #8
 8004d4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	69db      	ldr	r3, [r3, #28]
 8004d56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d003      	beq.n	8004d66 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f9f9 	bl	8005156 <HAL_TIM_IC_CaptureCallback>
 8004d64:	e005      	b.n	8004d72 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f9eb 	bl	8005142 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f9fc 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	f003 0301 	and.w	r3, r3, #1
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d10e      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d107      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f06f 0201 	mvn.w	r2, #1
 8004d9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7fc fef6 	bl	8001b90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dae:	2b80      	cmp	r3, #128	; 0x80
 8004db0:	d10e      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68db      	ldr	r3, [r3, #12]
 8004db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dbc:	2b80      	cmp	r3, #128	; 0x80
 8004dbe:	d107      	bne.n	8004dd0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004dc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fd26 	bl	800581c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dda:	2b40      	cmp	r3, #64	; 0x40
 8004ddc:	d10e      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de8:	2b40      	cmp	r3, #64	; 0x40
 8004dea:	d107      	bne.n	8004dfc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 f9c1 	bl	800517e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	f003 0320 	and.w	r3, r3, #32
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d10e      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f003 0320 	and.w	r3, r3, #32
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d107      	bne.n	8004e28 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f06f 0220 	mvn.w	r2, #32
 8004e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fcf0 	bl	8005808 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e28:	bf00      	nop
 8004e2a:	3708      	adds	r7, #8
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b086      	sub	sp, #24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d101      	bne.n	8004e4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	e0ae      	b.n	8004fac <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2201      	movs	r2, #1
 8004e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2b0c      	cmp	r3, #12
 8004e5a:	f200 809f 	bhi.w	8004f9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e5e:	a201      	add	r2, pc, #4	; (adr r2, 8004e64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e64:	08004e99 	.word	0x08004e99
 8004e68:	08004f9d 	.word	0x08004f9d
 8004e6c:	08004f9d 	.word	0x08004f9d
 8004e70:	08004f9d 	.word	0x08004f9d
 8004e74:	08004ed9 	.word	0x08004ed9
 8004e78:	08004f9d 	.word	0x08004f9d
 8004e7c:	08004f9d 	.word	0x08004f9d
 8004e80:	08004f9d 	.word	0x08004f9d
 8004e84:	08004f1b 	.word	0x08004f1b
 8004e88:	08004f9d 	.word	0x08004f9d
 8004e8c:	08004f9d 	.word	0x08004f9d
 8004e90:	08004f9d 	.word	0x08004f9d
 8004e94:	08004f5b 	.word	0x08004f5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68b9      	ldr	r1, [r7, #8]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 f9f8 	bl	8005294 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699a      	ldr	r2, [r3, #24]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0208 	orr.w	r2, r2, #8
 8004eb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699a      	ldr	r2, [r3, #24]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f022 0204 	bic.w	r2, r2, #4
 8004ec2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6999      	ldr	r1, [r3, #24]
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	619a      	str	r2, [r3, #24]
      break;
 8004ed6:	e064      	b.n	8004fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 fa3e 	bl	8005360 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	699a      	ldr	r2, [r3, #24]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699a      	ldr	r2, [r3, #24]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6999      	ldr	r1, [r3, #24]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	021a      	lsls	r2, r3, #8
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	619a      	str	r2, [r3, #24]
      break;
 8004f18:	e043      	b.n	8004fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68b9      	ldr	r1, [r7, #8]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 fa89 	bl	8005438 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	69da      	ldr	r2, [r3, #28]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0208 	orr.w	r2, r2, #8
 8004f34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	69da      	ldr	r2, [r3, #28]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0204 	bic.w	r2, r2, #4
 8004f44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	69d9      	ldr	r1, [r3, #28]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	691a      	ldr	r2, [r3, #16]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	430a      	orrs	r2, r1
 8004f56:	61da      	str	r2, [r3, #28]
      break;
 8004f58:	e023      	b.n	8004fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68b9      	ldr	r1, [r7, #8]
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 fad3 	bl	800550c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	69da      	ldr	r2, [r3, #28]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	69da      	ldr	r2, [r3, #28]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	69d9      	ldr	r1, [r3, #28]
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	021a      	lsls	r2, r3, #8
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	61da      	str	r2, [r3, #28]
      break;
 8004f9a:	e002      	b.n	8004fa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	75fb      	strb	r3, [r7, #23]
      break;
 8004fa0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3718      	adds	r7, #24
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b084      	sub	sp, #16
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d101      	bne.n	8004fd0 <HAL_TIM_ConfigClockSource+0x1c>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e0b4      	b.n	800513a <HAL_TIM_ConfigClockSource+0x186>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2202      	movs	r2, #2
 8004fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ff6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68ba      	ldr	r2, [r7, #8]
 8004ffe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005008:	d03e      	beq.n	8005088 <HAL_TIM_ConfigClockSource+0xd4>
 800500a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800500e:	f200 8087 	bhi.w	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005016:	f000 8086 	beq.w	8005126 <HAL_TIM_ConfigClockSource+0x172>
 800501a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800501e:	d87f      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005020:	2b70      	cmp	r3, #112	; 0x70
 8005022:	d01a      	beq.n	800505a <HAL_TIM_ConfigClockSource+0xa6>
 8005024:	2b70      	cmp	r3, #112	; 0x70
 8005026:	d87b      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005028:	2b60      	cmp	r3, #96	; 0x60
 800502a:	d050      	beq.n	80050ce <HAL_TIM_ConfigClockSource+0x11a>
 800502c:	2b60      	cmp	r3, #96	; 0x60
 800502e:	d877      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005030:	2b50      	cmp	r3, #80	; 0x50
 8005032:	d03c      	beq.n	80050ae <HAL_TIM_ConfigClockSource+0xfa>
 8005034:	2b50      	cmp	r3, #80	; 0x50
 8005036:	d873      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005038:	2b40      	cmp	r3, #64	; 0x40
 800503a:	d058      	beq.n	80050ee <HAL_TIM_ConfigClockSource+0x13a>
 800503c:	2b40      	cmp	r3, #64	; 0x40
 800503e:	d86f      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005040:	2b30      	cmp	r3, #48	; 0x30
 8005042:	d064      	beq.n	800510e <HAL_TIM_ConfigClockSource+0x15a>
 8005044:	2b30      	cmp	r3, #48	; 0x30
 8005046:	d86b      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005048:	2b20      	cmp	r3, #32
 800504a:	d060      	beq.n	800510e <HAL_TIM_ConfigClockSource+0x15a>
 800504c:	2b20      	cmp	r3, #32
 800504e:	d867      	bhi.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
 8005050:	2b00      	cmp	r3, #0
 8005052:	d05c      	beq.n	800510e <HAL_TIM_ConfigClockSource+0x15a>
 8005054:	2b10      	cmp	r3, #16
 8005056:	d05a      	beq.n	800510e <HAL_TIM_ConfigClockSource+0x15a>
 8005058:	e062      	b.n	8005120 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6818      	ldr	r0, [r3, #0]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	6899      	ldr	r1, [r3, #8]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	f000 fb19 	bl	80056a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800507c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	609a      	str	r2, [r3, #8]
      break;
 8005086:	e04f      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6818      	ldr	r0, [r3, #0]
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	6899      	ldr	r1, [r3, #8]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	f000 fb02 	bl	80056a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689a      	ldr	r2, [r3, #8]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050aa:	609a      	str	r2, [r3, #8]
      break;
 80050ac:	e03c      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6818      	ldr	r0, [r3, #0]
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	6859      	ldr	r1, [r3, #4]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	461a      	mov	r2, r3
 80050bc:	f000 fa76 	bl	80055ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2150      	movs	r1, #80	; 0x50
 80050c6:	4618      	mov	r0, r3
 80050c8:	f000 facf 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 80050cc:	e02c      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6859      	ldr	r1, [r3, #4]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	461a      	mov	r2, r3
 80050dc:	f000 fa95 	bl	800560a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2160      	movs	r1, #96	; 0x60
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 fabf 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 80050ec:	e01c      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6818      	ldr	r0, [r3, #0]
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	6859      	ldr	r1, [r3, #4]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	461a      	mov	r2, r3
 80050fc:	f000 fa56 	bl	80055ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2140      	movs	r1, #64	; 0x40
 8005106:	4618      	mov	r0, r3
 8005108:	f000 faaf 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 800510c:	e00c      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4619      	mov	r1, r3
 8005118:	4610      	mov	r0, r2
 800511a:	f000 faa6 	bl	800566a <TIM_ITRx_SetConfig>
      break;
 800511e:	e003      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	73fb      	strb	r3, [r7, #15]
      break;
 8005124:	e000      	b.n	8005128 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005126:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005138:	7bfb      	ldrb	r3, [r7, #15]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr

08005156 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517c:	4770      	bx	lr

0800517e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800517e:	b480      	push	{r7}
 8005180:	b083      	sub	sp, #12
 8005182:	af00      	add	r7, sp, #0
 8005184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005186:	bf00      	nop
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
	...

08005194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a34      	ldr	r2, [pc, #208]	; (8005278 <TIM_Base_SetConfig+0xe4>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d00f      	beq.n	80051cc <TIM_Base_SetConfig+0x38>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b2:	d00b      	beq.n	80051cc <TIM_Base_SetConfig+0x38>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a31      	ldr	r2, [pc, #196]	; (800527c <TIM_Base_SetConfig+0xe8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d007      	beq.n	80051cc <TIM_Base_SetConfig+0x38>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a30      	ldr	r2, [pc, #192]	; (8005280 <TIM_Base_SetConfig+0xec>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d003      	beq.n	80051cc <TIM_Base_SetConfig+0x38>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a2f      	ldr	r2, [pc, #188]	; (8005284 <TIM_Base_SetConfig+0xf0>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d108      	bne.n	80051de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	4313      	orrs	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a25      	ldr	r2, [pc, #148]	; (8005278 <TIM_Base_SetConfig+0xe4>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d01b      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ec:	d017      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a22      	ldr	r2, [pc, #136]	; (800527c <TIM_Base_SetConfig+0xe8>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d013      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a21      	ldr	r2, [pc, #132]	; (8005280 <TIM_Base_SetConfig+0xec>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00f      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a20      	ldr	r2, [pc, #128]	; (8005284 <TIM_Base_SetConfig+0xf0>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d00b      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a1f      	ldr	r2, [pc, #124]	; (8005288 <TIM_Base_SetConfig+0xf4>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d007      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a1e      	ldr	r2, [pc, #120]	; (800528c <TIM_Base_SetConfig+0xf8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d003      	beq.n	800521e <TIM_Base_SetConfig+0x8a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a1d      	ldr	r2, [pc, #116]	; (8005290 <TIM_Base_SetConfig+0xfc>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d108      	bne.n	8005230 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005224:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	4313      	orrs	r3, r2
 800522e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	695b      	ldr	r3, [r3, #20]
 800523a:	4313      	orrs	r3, r2
 800523c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a08      	ldr	r2, [pc, #32]	; (8005278 <TIM_Base_SetConfig+0xe4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d103      	bne.n	8005264 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	615a      	str	r2, [r3, #20]
}
 800526a:	bf00      	nop
 800526c:	3714      	adds	r7, #20
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	40010000 	.word	0x40010000
 800527c:	40000400 	.word	0x40000400
 8005280:	40000800 	.word	0x40000800
 8005284:	40000c00 	.word	0x40000c00
 8005288:	40014000 	.word	0x40014000
 800528c:	40014400 	.word	0x40014400
 8005290:	40014800 	.word	0x40014800

08005294 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005294:	b480      	push	{r7}
 8005296:	b087      	sub	sp, #28
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	f023 0201 	bic.w	r2, r3, #1
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0303 	bic.w	r3, r3, #3
 80052ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	68fa      	ldr	r2, [r7, #12]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f023 0302 	bic.w	r3, r3, #2
 80052dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a1c      	ldr	r2, [pc, #112]	; (800535c <TIM_OC1_SetConfig+0xc8>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d10c      	bne.n	800530a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f023 0308 	bic.w	r3, r3, #8
 80052f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f023 0304 	bic.w	r3, r3, #4
 8005308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a13      	ldr	r2, [pc, #76]	; (800535c <TIM_OC1_SetConfig+0xc8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d111      	bne.n	8005336 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005318:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005320:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	695b      	ldr	r3, [r3, #20]
 8005326:	693a      	ldr	r2, [r7, #16]
 8005328:	4313      	orrs	r3, r2
 800532a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4313      	orrs	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	621a      	str	r2, [r3, #32]
}
 8005350:	bf00      	nop
 8005352:	371c      	adds	r7, #28
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	40010000 	.word	0x40010000

08005360 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	f023 0210 	bic.w	r2, r3, #16
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	699b      	ldr	r3, [r3, #24]
 8005386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800538e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005396:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	021b      	lsls	r3, r3, #8
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	4313      	orrs	r3, r2
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f023 0320 	bic.w	r3, r3, #32
 80053aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	011b      	lsls	r3, r3, #4
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a1e      	ldr	r2, [pc, #120]	; (8005434 <TIM_OC2_SetConfig+0xd4>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d10d      	bne.n	80053dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	011b      	lsls	r3, r3, #4
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a15      	ldr	r2, [pc, #84]	; (8005434 <TIM_OC2_SetConfig+0xd4>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d113      	bne.n	800540c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	695b      	ldr	r3, [r3, #20]
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	4313      	orrs	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	699b      	ldr	r3, [r3, #24]
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	4313      	orrs	r3, r2
 800540a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	697a      	ldr	r2, [r7, #20]
 8005424:	621a      	str	r2, [r3, #32]
}
 8005426:	bf00      	nop
 8005428:	371c      	adds	r7, #28
 800542a:	46bd      	mov	sp, r7
 800542c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005430:	4770      	bx	lr
 8005432:	bf00      	nop
 8005434:	40010000 	.word	0x40010000

08005438 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f023 0303 	bic.w	r3, r3, #3
 800546e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	689b      	ldr	r3, [r3, #8]
 8005486:	021b      	lsls	r3, r3, #8
 8005488:	697a      	ldr	r2, [r7, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a1d      	ldr	r2, [pc, #116]	; (8005508 <TIM_OC3_SetConfig+0xd0>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d10d      	bne.n	80054b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800549c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
 80054a2:	021b      	lsls	r3, r3, #8
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a14      	ldr	r2, [pc, #80]	; (8005508 <TIM_OC3_SetConfig+0xd0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d113      	bne.n	80054e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	011b      	lsls	r3, r3, #4
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	011b      	lsls	r3, r3, #4
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	4313      	orrs	r3, r2
 80054e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	693a      	ldr	r2, [r7, #16]
 80054e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	621a      	str	r2, [r3, #32]
}
 80054fc:	bf00      	nop
 80054fe:	371c      	adds	r7, #28
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr
 8005508:	40010000 	.word	0x40010000

0800550c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800550c:	b480      	push	{r7}
 800550e:	b087      	sub	sp, #28
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a1b      	ldr	r3, [r3, #32]
 800551a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800553a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005542:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	021b      	lsls	r3, r3, #8
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	4313      	orrs	r3, r2
 800554e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005556:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	031b      	lsls	r3, r3, #12
 800555e:	693a      	ldr	r2, [r7, #16]
 8005560:	4313      	orrs	r3, r2
 8005562:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a10      	ldr	r2, [pc, #64]	; (80055a8 <TIM_OC4_SetConfig+0x9c>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d109      	bne.n	8005580 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005572:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	019b      	lsls	r3, r3, #6
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	685a      	ldr	r2, [r3, #4]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	621a      	str	r2, [r3, #32]
}
 800559a:	bf00      	nop
 800559c:	371c      	adds	r7, #28
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	40010000 	.word	0x40010000

080055ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b087      	sub	sp, #28
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	60f8      	str	r0, [r7, #12]
 80055b4:	60b9      	str	r1, [r7, #8]
 80055b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6a1b      	ldr	r3, [r3, #32]
 80055bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f023 0201 	bic.w	r2, r3, #1
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	011b      	lsls	r3, r3, #4
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	4313      	orrs	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f023 030a 	bic.w	r3, r3, #10
 80055e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	621a      	str	r2, [r3, #32]
}
 80055fe:	bf00      	nop
 8005600:	371c      	adds	r7, #28
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr

0800560a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800560a:	b480      	push	{r7}
 800560c:	b087      	sub	sp, #28
 800560e:	af00      	add	r7, sp, #0
 8005610:	60f8      	str	r0, [r7, #12]
 8005612:	60b9      	str	r1, [r7, #8]
 8005614:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	6a1b      	ldr	r3, [r3, #32]
 800561a:	f023 0210 	bic.w	r2, r3, #16
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005634:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	031b      	lsls	r3, r3, #12
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	4313      	orrs	r3, r2
 800563e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005646:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	621a      	str	r2, [r3, #32]
}
 800565e:	bf00      	nop
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005680:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	f043 0307 	orr.w	r3, r3, #7
 800568c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	609a      	str	r2, [r3, #8]
}
 8005694:	bf00      	nop
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
 80056ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	021a      	lsls	r2, r3, #8
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	431a      	orrs	r2, r3
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	609a      	str	r2, [r3, #8]
}
 80056d4:	bf00      	nop
 80056d6:	371c      	adds	r7, #28
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b087      	sub	sp, #28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	f003 031f 	and.w	r3, r3, #31
 80056f2:	2201      	movs	r2, #1
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6a1a      	ldr	r2, [r3, #32]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	43db      	mvns	r3, r3
 8005702:	401a      	ands	r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a1a      	ldr	r2, [r3, #32]
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f003 031f 	and.w	r3, r3, #31
 8005712:	6879      	ldr	r1, [r7, #4]
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	431a      	orrs	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	621a      	str	r2, [r3, #32]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
	...

0800572c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800573c:	2b01      	cmp	r3, #1
 800573e:	d101      	bne.n	8005744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005740:	2302      	movs	r3, #2
 8005742:	e050      	b.n	80057e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800576a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	4313      	orrs	r3, r2
 8005774:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a1c      	ldr	r2, [pc, #112]	; (80057f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d018      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005790:	d013      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a18      	ldr	r2, [pc, #96]	; (80057f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d00e      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a16      	ldr	r2, [pc, #88]	; (80057fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d009      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a15      	ldr	r2, [pc, #84]	; (8005800 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d004      	beq.n	80057ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a13      	ldr	r2, [pc, #76]	; (8005804 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d10c      	bne.n	80057d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	68ba      	ldr	r2, [r7, #8]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68ba      	ldr	r2, [r7, #8]
 80057d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3714      	adds	r7, #20
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	40010000 	.word	0x40010000
 80057f8:	40000400 	.word	0x40000400
 80057fc:	40000800 	.word	0x40000800
 8005800:	40000c00 	.word	0x40000c00
 8005804:	40014000 	.word	0x40014000

08005808 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582e:	4770      	bx	lr

08005830 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e03f      	b.n	80058c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fd f922 	bl	8002aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2224      	movs	r2, #36	; 0x24
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68da      	ldr	r2, [r3, #12]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005872:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 ff87 	bl	8006788 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	691a      	ldr	r2, [r3, #16]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005888:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	695a      	ldr	r2, [r3, #20]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005898:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68da      	ldr	r2, [r3, #12]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80058c0:	2300      	movs	r3, #0
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}

080058ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058ca:	b580      	push	{r7, lr}
 80058cc:	b08a      	sub	sp, #40	; 0x28
 80058ce:	af02      	add	r7, sp, #8
 80058d0:	60f8      	str	r0, [r7, #12]
 80058d2:	60b9      	str	r1, [r7, #8]
 80058d4:	603b      	str	r3, [r7, #0]
 80058d6:	4613      	mov	r3, r2
 80058d8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058da:	2300      	movs	r3, #0
 80058dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b20      	cmp	r3, #32
 80058e8:	d17c      	bne.n	80059e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d002      	beq.n	80058f6 <HAL_UART_Transmit+0x2c>
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d101      	bne.n	80058fa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e075      	b.n	80059e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005900:	2b01      	cmp	r3, #1
 8005902:	d101      	bne.n	8005908 <HAL_UART_Transmit+0x3e>
 8005904:	2302      	movs	r3, #2
 8005906:	e06e      	b.n	80059e6 <HAL_UART_Transmit+0x11c>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2221      	movs	r2, #33	; 0x21
 800591a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800591e:	f7fd fb37 	bl	8002f90 <HAL_GetTick>
 8005922:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	88fa      	ldrh	r2, [r7, #6]
 8005928:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	88fa      	ldrh	r2, [r7, #6]
 800592e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005938:	d108      	bne.n	800594c <HAL_UART_Transmit+0x82>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d104      	bne.n	800594c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005942:	2300      	movs	r3, #0
 8005944:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	61bb      	str	r3, [r7, #24]
 800594a:	e003      	b.n	8005954 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005950:	2300      	movs	r3, #0
 8005952:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800595c:	e02a      	b.n	80059b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	2200      	movs	r2, #0
 8005966:	2180      	movs	r1, #128	; 0x80
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fc3f 	bl	80061ec <UART_WaitOnFlagUntilTimeout>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e036      	b.n	80059e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005978:	69fb      	ldr	r3, [r7, #28]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10b      	bne.n	8005996 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	881b      	ldrh	r3, [r3, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800598c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800598e:	69bb      	ldr	r3, [r7, #24]
 8005990:	3302      	adds	r3, #2
 8005992:	61bb      	str	r3, [r7, #24]
 8005994:	e007      	b.n	80059a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	781a      	ldrb	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	3301      	adds	r3, #1
 80059a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1cf      	bne.n	800595e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	2200      	movs	r2, #0
 80059c6:	2140      	movs	r1, #64	; 0x40
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 fc0f 	bl	80061ec <UART_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e006      	b.n	80059e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2220      	movs	r2, #32
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80059e0:	2300      	movs	r3, #0
 80059e2:	e000      	b.n	80059e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80059e4:	2302      	movs	r3, #2
  }
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3720      	adds	r7, #32
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b084      	sub	sp, #16
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	60f8      	str	r0, [r7, #12]
 80059f6:	60b9      	str	r1, [r7, #8]
 80059f8:	4613      	mov	r3, r2
 80059fa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b20      	cmp	r3, #32
 8005a06:	d11d      	bne.n	8005a44 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d002      	beq.n	8005a14 <HAL_UART_Receive_DMA+0x26>
 8005a0e:	88fb      	ldrh	r3, [r7, #6]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d101      	bne.n	8005a18 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e016      	b.n	8005a46 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d101      	bne.n	8005a26 <HAL_UART_Receive_DMA+0x38>
 8005a22:	2302      	movs	r3, #2
 8005a24:	e00f      	b.n	8005a46 <HAL_UART_Receive_DMA+0x58>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005a34:	88fb      	ldrh	r3, [r7, #6]
 8005a36:	461a      	mov	r2, r3
 8005a38:	68b9      	ldr	r1, [r7, #8]
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f000 fc44 	bl	80062c8 <UART_Start_Receive_DMA>
 8005a40:	4603      	mov	r3, r0
 8005a42:	e000      	b.n	8005a46 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005a44:	2302      	movs	r3, #2
  }
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
	...

08005a50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b0ba      	sub	sp, #232	; 0xe8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a86:	f003 030f 	and.w	r3, r3, #15
 8005a8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10f      	bne.n	8005ab6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a9a:	f003 0320 	and.w	r3, r3, #32
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d009      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x66>
 8005aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 fdaf 	bl	8006612 <UART_Receive_IT>
      return;
 8005ab4:	e256      	b.n	8005f64 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f000 80de 	beq.w	8005c7c <HAL_UART_IRQHandler+0x22c>
 8005ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d106      	bne.n	8005ada <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ad0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	f000 80d1 	beq.w	8005c7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ade:	f003 0301 	and.w	r3, r3, #1
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00b      	beq.n	8005afe <HAL_UART_IRQHandler+0xae>
 8005ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af6:	f043 0201 	orr.w	r2, r3, #1
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_UART_IRQHandler+0xd2>
 8005b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1a:	f043 0202 	orr.w	r2, r3, #2
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <HAL_UART_IRQHandler+0xf6>
 8005b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d005      	beq.n	8005b46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3e:	f043 0204 	orr.w	r2, r3, #4
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b4a:	f003 0308 	and.w	r3, r3, #8
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d011      	beq.n	8005b76 <HAL_UART_IRQHandler+0x126>
 8005b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d105      	bne.n	8005b6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d005      	beq.n	8005b76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6e:	f043 0208 	orr.w	r2, r3, #8
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	f000 81ed 	beq.w	8005f5a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b84:	f003 0320 	and.w	r3, r3, #32
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_UART_IRQHandler+0x14e>
 8005b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b90:	f003 0320 	and.w	r3, r3, #32
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d002      	beq.n	8005b9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 fd3a 	bl	8006612 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba8:	2b40      	cmp	r3, #64	; 0x40
 8005baa:	bf0c      	ite	eq
 8005bac:	2301      	moveq	r3, #1
 8005bae:	2300      	movne	r3, #0
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bba:	f003 0308 	and.w	r3, r3, #8
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <HAL_UART_IRQHandler+0x17a>
 8005bc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d04f      	beq.n	8005c6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f000 fc42 	bl	8006454 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bda:	2b40      	cmp	r3, #64	; 0x40
 8005bdc:	d141      	bne.n	8005c62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3314      	adds	r3, #20
 8005be4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bec:	e853 3f00 	ldrex	r3, [r3]
 8005bf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3314      	adds	r3, #20
 8005c06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005c0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005c16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005c1a:	e841 2300 	strex	r3, r2, [r1]
 8005c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1d9      	bne.n	8005bde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d013      	beq.n	8005c5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c36:	4a7d      	ldr	r2, [pc, #500]	; (8005e2c <HAL_UART_IRQHandler+0x3dc>)
 8005c38:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fd fc3a 	bl	80034b8 <HAL_DMA_Abort_IT>
 8005c44:	4603      	mov	r3, r0
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d016      	beq.n	8005c78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c54:	4610      	mov	r0, r2
 8005c56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c58:	e00e      	b.n	8005c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f99a 	bl	8005f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c60:	e00a      	b.n	8005c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f996 	bl	8005f94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c68:	e006      	b.n	8005c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f992 	bl	8005f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005c76:	e170      	b.n	8005f5a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c78:	bf00      	nop
    return;
 8005c7a:	e16e      	b.n	8005f5a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	f040 814a 	bne.w	8005f1a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c8a:	f003 0310 	and.w	r3, r3, #16
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	f000 8143 	beq.w	8005f1a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c98:	f003 0310 	and.w	r3, r3, #16
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 813c 	beq.w	8005f1a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	60bb      	str	r3, [r7, #8]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	60bb      	str	r3, [r7, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	60bb      	str	r3, [r7, #8]
 8005cb6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc2:	2b40      	cmp	r3, #64	; 0x40
 8005cc4:	f040 80b4 	bne.w	8005e30 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005cd4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 8140 	beq.w	8005f5e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	f080 8139 	bcs.w	8005f5e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cf2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cfe:	f000 8088 	beq.w	8005e12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	330c      	adds	r3, #12
 8005d08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d10:	e853 3f00 	ldrex	r3, [r3]
 8005d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	330c      	adds	r3, #12
 8005d2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005d2e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005d3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1d9      	bne.n	8005d02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3314      	adds	r3, #20
 8005d54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d60:	f023 0301 	bic.w	r3, r3, #1
 8005d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	3314      	adds	r3, #20
 8005d6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e1      	bne.n	8005d4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3314      	adds	r3, #20
 8005d90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d94:	e853 3f00 	ldrex	r3, [r3]
 8005d98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005da0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3314      	adds	r3, #20
 8005daa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005dae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005db0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005db4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005db6:	e841 2300 	strex	r3, r2, [r1]
 8005dba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005dbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d1e3      	bne.n	8005d8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2220      	movs	r2, #32
 8005dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	330c      	adds	r3, #12
 8005dd6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dda:	e853 3f00 	ldrex	r3, [r3]
 8005dde:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005de0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005de2:	f023 0310 	bic.w	r3, r3, #16
 8005de6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	330c      	adds	r3, #12
 8005df0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005df4:	65ba      	str	r2, [r7, #88]	; 0x58
 8005df6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005dfa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005dfc:	e841 2300 	strex	r3, r2, [r1]
 8005e00:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005e02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1e3      	bne.n	8005dd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7fd fae3 	bl	80033d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	4619      	mov	r1, r3
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f8c0 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e28:	e099      	b.n	8005f5e <HAL_UART_IRQHandler+0x50e>
 8005e2a:	bf00      	nop
 8005e2c:	0800651b 	.word	0x0800651b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 808b 	beq.w	8005f62 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005e4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 8086 	beq.w	8005f62 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	330c      	adds	r3, #12
 8005e5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e60:	e853 3f00 	ldrex	r3, [r3]
 8005e64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	330c      	adds	r3, #12
 8005e76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005e7a:	647a      	str	r2, [r7, #68]	; 0x44
 8005e7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e82:	e841 2300 	strex	r3, r2, [r1]
 8005e86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1e3      	bne.n	8005e56 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3314      	adds	r3, #20
 8005e94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e98:	e853 3f00 	ldrex	r3, [r3]
 8005e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e9e:	6a3b      	ldr	r3, [r7, #32]
 8005ea0:	f023 0301 	bic.w	r3, r3, #1
 8005ea4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	3314      	adds	r3, #20
 8005eae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005eb2:	633a      	str	r2, [r7, #48]	; 0x30
 8005eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005eb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eba:	e841 2300 	strex	r3, r2, [r1]
 8005ebe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d1e3      	bne.n	8005e8e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2220      	movs	r2, #32
 8005eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	330c      	adds	r3, #12
 8005eda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	e853 3f00 	ldrex	r3, [r3]
 8005ee2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f023 0310 	bic.w	r3, r3, #16
 8005eea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	330c      	adds	r3, #12
 8005ef4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ef8:	61fa      	str	r2, [r7, #28]
 8005efa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efc:	69b9      	ldr	r1, [r7, #24]
 8005efe:	69fa      	ldr	r2, [r7, #28]
 8005f00:	e841 2300 	strex	r3, r2, [r1]
 8005f04:	617b      	str	r3, [r7, #20]
   return(result);
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e3      	bne.n	8005ed4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f848 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f18:	e023      	b.n	8005f62 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d009      	beq.n	8005f3a <HAL_UART_IRQHandler+0x4ea>
 8005f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fb05 	bl	8006542 <UART_Transmit_IT>
    return;
 8005f38:	e014      	b.n	8005f64 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00e      	beq.n	8005f64 <HAL_UART_IRQHandler+0x514>
 8005f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d008      	beq.n	8005f64 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fb45 	bl	80065e2 <UART_EndTransmit_IT>
    return;
 8005f58:	e004      	b.n	8005f64 <HAL_UART_IRQHandler+0x514>
    return;
 8005f5a:	bf00      	nop
 8005f5c:	e002      	b.n	8005f64 <HAL_UART_IRQHandler+0x514>
      return;
 8005f5e:	bf00      	nop
 8005f60:	e000      	b.n	8005f64 <HAL_UART_IRQHandler+0x514>
      return;
 8005f62:	bf00      	nop
  }
}
 8005f64:	37e8      	adds	r7, #232	; 0xe8
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop

08005f6c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fb4:	bf00      	nop
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	4313      	orrs	r3, r2
 8005fee:	b2db      	uxtb	r3, r3
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3714      	adds	r7, #20
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b09c      	sub	sp, #112	; 0x70
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006008:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006014:	2b00      	cmp	r3, #0
 8006016:	d172      	bne.n	80060fe <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006018:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800601a:	2200      	movs	r2, #0
 800601c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800601e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	330c      	adds	r3, #12
 8006024:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006028:	e853 3f00 	ldrex	r3, [r3]
 800602c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800602e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006034:	66bb      	str	r3, [r7, #104]	; 0x68
 8006036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	330c      	adds	r3, #12
 800603c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800603e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006040:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006042:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006044:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006046:	e841 2300 	strex	r3, r2, [r1]
 800604a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800604c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800604e:	2b00      	cmp	r3, #0
 8006050:	d1e5      	bne.n	800601e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	3314      	adds	r3, #20
 8006058:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800605c:	e853 3f00 	ldrex	r3, [r3]
 8006060:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006064:	f023 0301 	bic.w	r3, r3, #1
 8006068:	667b      	str	r3, [r7, #100]	; 0x64
 800606a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	3314      	adds	r3, #20
 8006070:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006072:	647a      	str	r2, [r7, #68]	; 0x44
 8006074:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006076:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006078:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800607a:	e841 2300 	strex	r3, r2, [r1]
 800607e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006082:	2b00      	cmp	r3, #0
 8006084:	d1e5      	bne.n	8006052 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006086:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	3314      	adds	r3, #20
 800608c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	e853 3f00 	ldrex	r3, [r3]
 8006094:	623b      	str	r3, [r7, #32]
   return(result);
 8006096:	6a3b      	ldr	r3, [r7, #32]
 8006098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800609c:	663b      	str	r3, [r7, #96]	; 0x60
 800609e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	3314      	adds	r3, #20
 80060a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80060a6:	633a      	str	r2, [r7, #48]	; 0x30
 80060a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060ae:	e841 2300 	strex	r3, r2, [r1]
 80060b2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80060b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d1e5      	bne.n	8006086 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80060ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060bc:	2220      	movs	r2, #32
 80060be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d119      	bne.n	80060fe <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	330c      	adds	r3, #12
 80060d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	e853 3f00 	ldrex	r3, [r3]
 80060d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f023 0310 	bic.w	r3, r3, #16
 80060e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	330c      	adds	r3, #12
 80060e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80060ea:	61fa      	str	r2, [r7, #28]
 80060ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ee:	69b9      	ldr	r1, [r7, #24]
 80060f0:	69fa      	ldr	r2, [r7, #28]
 80060f2:	e841 2300 	strex	r3, r2, [r1]
 80060f6:	617b      	str	r3, [r7, #20]
   return(result);
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d1e5      	bne.n	80060ca <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006102:	2b01      	cmp	r3, #1
 8006104:	d106      	bne.n	8006114 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006108:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800610a:	4619      	mov	r1, r3
 800610c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800610e:	f7ff ff4b 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006112:	e002      	b.n	800611a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8006114:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006116:	f7fb fb9b 	bl	8001850 <HAL_UART_RxCpltCallback>
}
 800611a:	bf00      	nop
 800611c:	3770      	adds	r7, #112	; 0x70
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b084      	sub	sp, #16
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006134:	2b01      	cmp	r3, #1
 8006136:	d108      	bne.n	800614a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800613c:	085b      	lsrs	r3, r3, #1
 800613e:	b29b      	uxth	r3, r3
 8006140:	4619      	mov	r1, r3
 8006142:	68f8      	ldr	r0, [r7, #12]
 8006144:	f7ff ff30 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006148:	e002      	b.n	8006150 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f7ff ff18 	bl	8005f80 <HAL_UART_RxHalfCpltCallback>
}
 8006150:	bf00      	nop
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006168:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695b      	ldr	r3, [r3, #20]
 8006170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006174:	2b80      	cmp	r3, #128	; 0x80
 8006176:	bf0c      	ite	eq
 8006178:	2301      	moveq	r3, #1
 800617a:	2300      	movne	r3, #0
 800617c:	b2db      	uxtb	r3, r3
 800617e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006186:	b2db      	uxtb	r3, r3
 8006188:	2b21      	cmp	r3, #33	; 0x21
 800618a:	d108      	bne.n	800619e <UART_DMAError+0x46>
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d005      	beq.n	800619e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	2200      	movs	r2, #0
 8006196:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006198:	68b8      	ldr	r0, [r7, #8]
 800619a:	f000 f933 	bl	8006404 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	695b      	ldr	r3, [r3, #20]
 80061a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a8:	2b40      	cmp	r3, #64	; 0x40
 80061aa:	bf0c      	ite	eq
 80061ac:	2301      	moveq	r3, #1
 80061ae:	2300      	movne	r3, #0
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b22      	cmp	r3, #34	; 0x22
 80061be:	d108      	bne.n	80061d2 <UART_DMAError+0x7a>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d005      	beq.n	80061d2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2200      	movs	r2, #0
 80061ca:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80061cc:	68b8      	ldr	r0, [r7, #8]
 80061ce:	f000 f941 	bl	8006454 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d6:	f043 0210 	orr.w	r2, r3, #16
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061de:	68b8      	ldr	r0, [r7, #8]
 80061e0:	f7ff fed8 	bl	8005f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061e4:	bf00      	nop
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b090      	sub	sp, #64	; 0x40
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	603b      	str	r3, [r7, #0]
 80061f8:	4613      	mov	r3, r2
 80061fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061fc:	e050      	b.n	80062a0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006204:	d04c      	beq.n	80062a0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006206:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006208:	2b00      	cmp	r3, #0
 800620a:	d007      	beq.n	800621c <UART_WaitOnFlagUntilTimeout+0x30>
 800620c:	f7fc fec0 	bl	8002f90 <HAL_GetTick>
 8006210:	4602      	mov	r2, r0
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	1ad3      	subs	r3, r2, r3
 8006216:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006218:	429a      	cmp	r2, r3
 800621a:	d241      	bcs.n	80062a0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	330c      	adds	r3, #12
 8006222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006226:	e853 3f00 	ldrex	r3, [r3]
 800622a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006232:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	330c      	adds	r3, #12
 800623a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800623c:	637a      	str	r2, [r7, #52]	; 0x34
 800623e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006240:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006242:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006244:	e841 2300 	strex	r3, r2, [r1]
 8006248:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800624a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1e5      	bne.n	800621c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	3314      	adds	r3, #20
 8006256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	e853 3f00 	ldrex	r3, [r3]
 800625e:	613b      	str	r3, [r7, #16]
   return(result);
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f023 0301 	bic.w	r3, r3, #1
 8006266:	63bb      	str	r3, [r7, #56]	; 0x38
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	3314      	adds	r3, #20
 800626e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006270:	623a      	str	r2, [r7, #32]
 8006272:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006274:	69f9      	ldr	r1, [r7, #28]
 8006276:	6a3a      	ldr	r2, [r7, #32]
 8006278:	e841 2300 	strex	r3, r2, [r1]
 800627c:	61bb      	str	r3, [r7, #24]
   return(result);
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1e5      	bne.n	8006250 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2220      	movs	r2, #32
 8006290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	e00f      	b.n	80062c0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	4013      	ands	r3, r2
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	429a      	cmp	r2, r3
 80062ae:	bf0c      	ite	eq
 80062b0:	2301      	moveq	r3, #1
 80062b2:	2300      	movne	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	79fb      	ldrb	r3, [r7, #7]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d09f      	beq.n	80061fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3740      	adds	r7, #64	; 0x40
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b098      	sub	sp, #96	; 0x60
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	4613      	mov	r3, r2
 80062d4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80062d6:	68ba      	ldr	r2, [r7, #8]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	88fa      	ldrh	r2, [r7, #6]
 80062e0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2200      	movs	r2, #0
 80062e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2222      	movs	r2, #34	; 0x22
 80062ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f4:	4a40      	ldr	r2, [pc, #256]	; (80063f8 <UART_Start_Receive_DMA+0x130>)
 80062f6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fc:	4a3f      	ldr	r2, [pc, #252]	; (80063fc <UART_Start_Receive_DMA+0x134>)
 80062fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006304:	4a3e      	ldr	r2, [pc, #248]	; (8006400 <UART_Start_Receive_DMA+0x138>)
 8006306:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630c:	2200      	movs	r2, #0
 800630e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006310:	f107 0308 	add.w	r3, r7, #8
 8006314:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	3304      	adds	r3, #4
 8006320:	4619      	mov	r1, r3
 8006322:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	88fb      	ldrh	r3, [r7, #6]
 8006328:	f7fc fffe 	bl	8003328 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800632c:	2300      	movs	r3, #0
 800632e:	613b      	str	r3, [r7, #16]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	613b      	str	r3, [r7, #16]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	613b      	str	r3, [r7, #16]
 8006340:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2200      	movs	r2, #0
 8006346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d019      	beq.n	8006386 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	330c      	adds	r3, #12
 8006358:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800635c:	e853 3f00 	ldrex	r3, [r3]
 8006360:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006368:	65bb      	str	r3, [r7, #88]	; 0x58
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	330c      	adds	r3, #12
 8006370:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006372:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006374:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006376:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006378:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800637a:	e841 2300 	strex	r3, r2, [r1]
 800637e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006380:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1e5      	bne.n	8006352 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3314      	adds	r3, #20
 800638c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006390:	e853 3f00 	ldrex	r3, [r3]
 8006394:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006398:	f043 0301 	orr.w	r3, r3, #1
 800639c:	657b      	str	r3, [r7, #84]	; 0x54
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	3314      	adds	r3, #20
 80063a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80063a6:	63ba      	str	r2, [r7, #56]	; 0x38
 80063a8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063aa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80063ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063ae:	e841 2300 	strex	r3, r2, [r1]
 80063b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d1e5      	bne.n	8006386 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3314      	adds	r3, #20
 80063c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	e853 3f00 	ldrex	r3, [r3]
 80063c8:	617b      	str	r3, [r7, #20]
   return(result);
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063d0:	653b      	str	r3, [r7, #80]	; 0x50
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3314      	adds	r3, #20
 80063d8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80063da:	627a      	str	r2, [r7, #36]	; 0x24
 80063dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063de:	6a39      	ldr	r1, [r7, #32]
 80063e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063e2:	e841 2300 	strex	r3, r2, [r1]
 80063e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1e5      	bne.n	80063ba <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3760      	adds	r7, #96	; 0x60
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	08005ffd 	.word	0x08005ffd
 80063fc:	08006123 	.word	0x08006123
 8006400:	08006159 	.word	0x08006159

08006404 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006404:	b480      	push	{r7}
 8006406:	b089      	sub	sp, #36	; 0x24
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	e853 3f00 	ldrex	r3, [r3]
 800641a:	60bb      	str	r3, [r7, #8]
   return(result);
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006422:	61fb      	str	r3, [r7, #28]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	330c      	adds	r3, #12
 800642a:	69fa      	ldr	r2, [r7, #28]
 800642c:	61ba      	str	r2, [r7, #24]
 800642e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006430:	6979      	ldr	r1, [r7, #20]
 8006432:	69ba      	ldr	r2, [r7, #24]
 8006434:	e841 2300 	strex	r3, r2, [r1]
 8006438:	613b      	str	r3, [r7, #16]
   return(result);
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d1e5      	bne.n	800640c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2220      	movs	r2, #32
 8006444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006448:	bf00      	nop
 800644a:	3724      	adds	r7, #36	; 0x24
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006454:	b480      	push	{r7}
 8006456:	b095      	sub	sp, #84	; 0x54
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	330c      	adds	r3, #12
 8006462:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006466:	e853 3f00 	ldrex	r3, [r3]
 800646a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800646c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006472:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	330c      	adds	r3, #12
 800647a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800647c:	643a      	str	r2, [r7, #64]	; 0x40
 800647e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006480:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006482:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006484:	e841 2300 	strex	r3, r2, [r1]
 8006488:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800648a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1e5      	bne.n	800645c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3314      	adds	r3, #20
 8006496:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	e853 3f00 	ldrex	r3, [r3]
 800649e:	61fb      	str	r3, [r7, #28]
   return(result);
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	f023 0301 	bic.w	r3, r3, #1
 80064a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	3314      	adds	r3, #20
 80064ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064b8:	e841 2300 	strex	r3, r2, [r1]
 80064bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e5      	bne.n	8006490 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d119      	bne.n	8006500 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	330c      	adds	r3, #12
 80064d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	e853 3f00 	ldrex	r3, [r3]
 80064da:	60bb      	str	r3, [r7, #8]
   return(result);
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f023 0310 	bic.w	r3, r3, #16
 80064e2:	647b      	str	r3, [r7, #68]	; 0x44
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	330c      	adds	r3, #12
 80064ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80064ec:	61ba      	str	r2, [r7, #24]
 80064ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064f0:	6979      	ldr	r1, [r7, #20]
 80064f2:	69ba      	ldr	r2, [r7, #24]
 80064f4:	e841 2300 	strex	r3, r2, [r1]
 80064f8:	613b      	str	r3, [r7, #16]
   return(result);
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1e5      	bne.n	80064cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2220      	movs	r2, #32
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800650e:	bf00      	nop
 8006510:	3754      	adds	r7, #84	; 0x54
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b084      	sub	sp, #16
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006526:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f7ff fd2d 	bl	8005f94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800653a:	bf00      	nop
 800653c:	3710      	adds	r7, #16
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}

08006542 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006542:	b480      	push	{r7}
 8006544:	b085      	sub	sp, #20
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b21      	cmp	r3, #33	; 0x21
 8006554:	d13e      	bne.n	80065d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800655e:	d114      	bne.n	800658a <UART_Transmit_IT+0x48>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d110      	bne.n	800658a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	881b      	ldrh	r3, [r3, #0]
 8006572:	461a      	mov	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800657c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a1b      	ldr	r3, [r3, #32]
 8006582:	1c9a      	adds	r2, r3, #2
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	621a      	str	r2, [r3, #32]
 8006588:	e008      	b.n	800659c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6a1b      	ldr	r3, [r3, #32]
 800658e:	1c59      	adds	r1, r3, #1
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	6211      	str	r1, [r2, #32]
 8006594:	781a      	ldrb	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	3b01      	subs	r3, #1
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	4619      	mov	r1, r3
 80065aa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d10f      	bne.n	80065d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	e000      	b.n	80065d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065d4:	2302      	movs	r3, #2
  }
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b082      	sub	sp, #8
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68da      	ldr	r2, [r3, #12]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7ff fcb2 	bl	8005f6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b08c      	sub	sp, #48	; 0x30
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b22      	cmp	r3, #34	; 0x22
 8006624:	f040 80ab 	bne.w	800677e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006630:	d117      	bne.n	8006662 <UART_Receive_IT+0x50>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d113      	bne.n	8006662 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800663a:	2300      	movs	r3, #0
 800663c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006642:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	b29b      	uxth	r3, r3
 800664c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006650:	b29a      	uxth	r2, r3
 8006652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006654:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800665a:	1c9a      	adds	r2, r3, #2
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	629a      	str	r2, [r3, #40]	; 0x28
 8006660:	e026      	b.n	80066b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006666:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006668:	2300      	movs	r3, #0
 800666a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	689b      	ldr	r3, [r3, #8]
 8006670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006674:	d007      	beq.n	8006686 <UART_Receive_IT+0x74>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10a      	bne.n	8006694 <UART_Receive_IT+0x82>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d106      	bne.n	8006694 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	b2da      	uxtb	r2, r3
 800668e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006690:	701a      	strb	r2, [r3, #0]
 8006692:	e008      	b.n	80066a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	b2db      	uxtb	r3, r3
 800669c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066a0:	b2da      	uxtb	r2, r3
 80066a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	3b01      	subs	r3, #1
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	4619      	mov	r1, r3
 80066be:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d15a      	bne.n	800677a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f022 0220 	bic.w	r2, r2, #32
 80066d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68da      	ldr	r2, [r3, #12]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	695a      	ldr	r2, [r3, #20]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0201 	bic.w	r2, r2, #1
 80066f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2220      	movs	r2, #32
 80066f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006700:	2b01      	cmp	r3, #1
 8006702:	d135      	bne.n	8006770 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	330c      	adds	r3, #12
 8006710:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	e853 3f00 	ldrex	r3, [r3]
 8006718:	613b      	str	r3, [r7, #16]
   return(result);
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	f023 0310 	bic.w	r3, r3, #16
 8006720:	627b      	str	r3, [r7, #36]	; 0x24
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	330c      	adds	r3, #12
 8006728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800672a:	623a      	str	r2, [r7, #32]
 800672c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672e:	69f9      	ldr	r1, [r7, #28]
 8006730:	6a3a      	ldr	r2, [r7, #32]
 8006732:	e841 2300 	strex	r3, r2, [r1]
 8006736:	61bb      	str	r3, [r7, #24]
   return(result);
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1e5      	bne.n	800670a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0310 	and.w	r3, r3, #16
 8006748:	2b10      	cmp	r3, #16
 800674a:	d10a      	bne.n	8006762 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800674c:	2300      	movs	r3, #0
 800674e:	60fb      	str	r3, [r7, #12]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	60fb      	str	r3, [r7, #12]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006766:	4619      	mov	r1, r3
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f7ff fc1d 	bl	8005fa8 <HAL_UARTEx_RxEventCallback>
 800676e:	e002      	b.n	8006776 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f7fb f86d 	bl	8001850 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006776:	2300      	movs	r3, #0
 8006778:	e002      	b.n	8006780 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	e000      	b.n	8006780 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800677e:	2302      	movs	r3, #2
  }
}
 8006780:	4618      	mov	r0, r3
 8006782:	3730      	adds	r7, #48	; 0x30
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006788:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800678c:	b0c0      	sub	sp, #256	; 0x100
 800678e:	af00      	add	r7, sp, #0
 8006790:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80067a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a4:	68d9      	ldr	r1, [r3, #12]
 80067a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	ea40 0301 	orr.w	r3, r0, r1
 80067b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b6:	689a      	ldr	r2, [r3, #8]
 80067b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	431a      	orrs	r2, r3
 80067c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	431a      	orrs	r2, r3
 80067c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80067d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80067e0:	f021 010c 	bic.w	r1, r1, #12
 80067e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80067ee:	430b      	orrs	r3, r1
 80067f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	695b      	ldr	r3, [r3, #20]
 80067fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80067fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006802:	6999      	ldr	r1, [r3, #24]
 8006804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	ea40 0301 	orr.w	r3, r0, r1
 800680e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	4b8f      	ldr	r3, [pc, #572]	; (8006a54 <UART_SetConfig+0x2cc>)
 8006818:	429a      	cmp	r2, r3
 800681a:	d005      	beq.n	8006828 <UART_SetConfig+0xa0>
 800681c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	4b8d      	ldr	r3, [pc, #564]	; (8006a58 <UART_SetConfig+0x2d0>)
 8006824:	429a      	cmp	r2, r3
 8006826:	d104      	bne.n	8006832 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006828:	f7fd fefc 	bl	8004624 <HAL_RCC_GetPCLK2Freq>
 800682c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006830:	e003      	b.n	800683a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006832:	f7fd fee3 	bl	80045fc <HAL_RCC_GetPCLK1Freq>
 8006836:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800683a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006844:	f040 810c 	bne.w	8006a60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800684c:	2200      	movs	r2, #0
 800684e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006852:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006856:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800685a:	4622      	mov	r2, r4
 800685c:	462b      	mov	r3, r5
 800685e:	1891      	adds	r1, r2, r2
 8006860:	65b9      	str	r1, [r7, #88]	; 0x58
 8006862:	415b      	adcs	r3, r3
 8006864:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006866:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800686a:	4621      	mov	r1, r4
 800686c:	eb12 0801 	adds.w	r8, r2, r1
 8006870:	4629      	mov	r1, r5
 8006872:	eb43 0901 	adc.w	r9, r3, r1
 8006876:	f04f 0200 	mov.w	r2, #0
 800687a:	f04f 0300 	mov.w	r3, #0
 800687e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006882:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006886:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800688a:	4690      	mov	r8, r2
 800688c:	4699      	mov	r9, r3
 800688e:	4623      	mov	r3, r4
 8006890:	eb18 0303 	adds.w	r3, r8, r3
 8006894:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006898:	462b      	mov	r3, r5
 800689a:	eb49 0303 	adc.w	r3, r9, r3
 800689e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80068a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80068ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80068b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80068b6:	460b      	mov	r3, r1
 80068b8:	18db      	adds	r3, r3, r3
 80068ba:	653b      	str	r3, [r7, #80]	; 0x50
 80068bc:	4613      	mov	r3, r2
 80068be:	eb42 0303 	adc.w	r3, r2, r3
 80068c2:	657b      	str	r3, [r7, #84]	; 0x54
 80068c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80068c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80068cc:	f7f9 fce0 	bl	8000290 <__aeabi_uldivmod>
 80068d0:	4602      	mov	r2, r0
 80068d2:	460b      	mov	r3, r1
 80068d4:	4b61      	ldr	r3, [pc, #388]	; (8006a5c <UART_SetConfig+0x2d4>)
 80068d6:	fba3 2302 	umull	r2, r3, r3, r2
 80068da:	095b      	lsrs	r3, r3, #5
 80068dc:	011c      	lsls	r4, r3, #4
 80068de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068e2:	2200      	movs	r2, #0
 80068e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80068e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80068ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80068f0:	4642      	mov	r2, r8
 80068f2:	464b      	mov	r3, r9
 80068f4:	1891      	adds	r1, r2, r2
 80068f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80068f8:	415b      	adcs	r3, r3
 80068fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006900:	4641      	mov	r1, r8
 8006902:	eb12 0a01 	adds.w	sl, r2, r1
 8006906:	4649      	mov	r1, r9
 8006908:	eb43 0b01 	adc.w	fp, r3, r1
 800690c:	f04f 0200 	mov.w	r2, #0
 8006910:	f04f 0300 	mov.w	r3, #0
 8006914:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006918:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800691c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006920:	4692      	mov	sl, r2
 8006922:	469b      	mov	fp, r3
 8006924:	4643      	mov	r3, r8
 8006926:	eb1a 0303 	adds.w	r3, sl, r3
 800692a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800692e:	464b      	mov	r3, r9
 8006930:	eb4b 0303 	adc.w	r3, fp, r3
 8006934:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006938:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006944:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006948:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800694c:	460b      	mov	r3, r1
 800694e:	18db      	adds	r3, r3, r3
 8006950:	643b      	str	r3, [r7, #64]	; 0x40
 8006952:	4613      	mov	r3, r2
 8006954:	eb42 0303 	adc.w	r3, r2, r3
 8006958:	647b      	str	r3, [r7, #68]	; 0x44
 800695a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800695e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006962:	f7f9 fc95 	bl	8000290 <__aeabi_uldivmod>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	4611      	mov	r1, r2
 800696c:	4b3b      	ldr	r3, [pc, #236]	; (8006a5c <UART_SetConfig+0x2d4>)
 800696e:	fba3 2301 	umull	r2, r3, r3, r1
 8006972:	095b      	lsrs	r3, r3, #5
 8006974:	2264      	movs	r2, #100	; 0x64
 8006976:	fb02 f303 	mul.w	r3, r2, r3
 800697a:	1acb      	subs	r3, r1, r3
 800697c:	00db      	lsls	r3, r3, #3
 800697e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006982:	4b36      	ldr	r3, [pc, #216]	; (8006a5c <UART_SetConfig+0x2d4>)
 8006984:	fba3 2302 	umull	r2, r3, r3, r2
 8006988:	095b      	lsrs	r3, r3, #5
 800698a:	005b      	lsls	r3, r3, #1
 800698c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006990:	441c      	add	r4, r3
 8006992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006996:	2200      	movs	r2, #0
 8006998:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800699c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80069a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80069a4:	4642      	mov	r2, r8
 80069a6:	464b      	mov	r3, r9
 80069a8:	1891      	adds	r1, r2, r2
 80069aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80069ac:	415b      	adcs	r3, r3
 80069ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80069b4:	4641      	mov	r1, r8
 80069b6:	1851      	adds	r1, r2, r1
 80069b8:	6339      	str	r1, [r7, #48]	; 0x30
 80069ba:	4649      	mov	r1, r9
 80069bc:	414b      	adcs	r3, r1
 80069be:	637b      	str	r3, [r7, #52]	; 0x34
 80069c0:	f04f 0200 	mov.w	r2, #0
 80069c4:	f04f 0300 	mov.w	r3, #0
 80069c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80069cc:	4659      	mov	r1, fp
 80069ce:	00cb      	lsls	r3, r1, #3
 80069d0:	4651      	mov	r1, sl
 80069d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069d6:	4651      	mov	r1, sl
 80069d8:	00ca      	lsls	r2, r1, #3
 80069da:	4610      	mov	r0, r2
 80069dc:	4619      	mov	r1, r3
 80069de:	4603      	mov	r3, r0
 80069e0:	4642      	mov	r2, r8
 80069e2:	189b      	adds	r3, r3, r2
 80069e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80069e8:	464b      	mov	r3, r9
 80069ea:	460a      	mov	r2, r1
 80069ec:	eb42 0303 	adc.w	r3, r2, r3
 80069f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80069f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006a00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006a04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006a08:	460b      	mov	r3, r1
 8006a0a:	18db      	adds	r3, r3, r3
 8006a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a0e:	4613      	mov	r3, r2
 8006a10:	eb42 0303 	adc.w	r3, r2, r3
 8006a14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006a1e:	f7f9 fc37 	bl	8000290 <__aeabi_uldivmod>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	4b0d      	ldr	r3, [pc, #52]	; (8006a5c <UART_SetConfig+0x2d4>)
 8006a28:	fba3 1302 	umull	r1, r3, r3, r2
 8006a2c:	095b      	lsrs	r3, r3, #5
 8006a2e:	2164      	movs	r1, #100	; 0x64
 8006a30:	fb01 f303 	mul.w	r3, r1, r3
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	00db      	lsls	r3, r3, #3
 8006a38:	3332      	adds	r3, #50	; 0x32
 8006a3a:	4a08      	ldr	r2, [pc, #32]	; (8006a5c <UART_SetConfig+0x2d4>)
 8006a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a40:	095b      	lsrs	r3, r3, #5
 8006a42:	f003 0207 	and.w	r2, r3, #7
 8006a46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4422      	add	r2, r4
 8006a4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a50:	e105      	b.n	8006c5e <UART_SetConfig+0x4d6>
 8006a52:	bf00      	nop
 8006a54:	40011000 	.word	0x40011000
 8006a58:	40011400 	.word	0x40011400
 8006a5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a64:	2200      	movs	r2, #0
 8006a66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006a72:	4642      	mov	r2, r8
 8006a74:	464b      	mov	r3, r9
 8006a76:	1891      	adds	r1, r2, r2
 8006a78:	6239      	str	r1, [r7, #32]
 8006a7a:	415b      	adcs	r3, r3
 8006a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a82:	4641      	mov	r1, r8
 8006a84:	1854      	adds	r4, r2, r1
 8006a86:	4649      	mov	r1, r9
 8006a88:	eb43 0501 	adc.w	r5, r3, r1
 8006a8c:	f04f 0200 	mov.w	r2, #0
 8006a90:	f04f 0300 	mov.w	r3, #0
 8006a94:	00eb      	lsls	r3, r5, #3
 8006a96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a9a:	00e2      	lsls	r2, r4, #3
 8006a9c:	4614      	mov	r4, r2
 8006a9e:	461d      	mov	r5, r3
 8006aa0:	4643      	mov	r3, r8
 8006aa2:	18e3      	adds	r3, r4, r3
 8006aa4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006aa8:	464b      	mov	r3, r9
 8006aaa:	eb45 0303 	adc.w	r3, r5, r3
 8006aae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006abe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006ac2:	f04f 0200 	mov.w	r2, #0
 8006ac6:	f04f 0300 	mov.w	r3, #0
 8006aca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ace:	4629      	mov	r1, r5
 8006ad0:	008b      	lsls	r3, r1, #2
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ad8:	4621      	mov	r1, r4
 8006ada:	008a      	lsls	r2, r1, #2
 8006adc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006ae0:	f7f9 fbd6 	bl	8000290 <__aeabi_uldivmod>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4b60      	ldr	r3, [pc, #384]	; (8006c6c <UART_SetConfig+0x4e4>)
 8006aea:	fba3 2302 	umull	r2, r3, r3, r2
 8006aee:	095b      	lsrs	r3, r3, #5
 8006af0:	011c      	lsls	r4, r3, #4
 8006af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006af6:	2200      	movs	r2, #0
 8006af8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006afc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006b00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006b04:	4642      	mov	r2, r8
 8006b06:	464b      	mov	r3, r9
 8006b08:	1891      	adds	r1, r2, r2
 8006b0a:	61b9      	str	r1, [r7, #24]
 8006b0c:	415b      	adcs	r3, r3
 8006b0e:	61fb      	str	r3, [r7, #28]
 8006b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b14:	4641      	mov	r1, r8
 8006b16:	1851      	adds	r1, r2, r1
 8006b18:	6139      	str	r1, [r7, #16]
 8006b1a:	4649      	mov	r1, r9
 8006b1c:	414b      	adcs	r3, r1
 8006b1e:	617b      	str	r3, [r7, #20]
 8006b20:	f04f 0200 	mov.w	r2, #0
 8006b24:	f04f 0300 	mov.w	r3, #0
 8006b28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b2c:	4659      	mov	r1, fp
 8006b2e:	00cb      	lsls	r3, r1, #3
 8006b30:	4651      	mov	r1, sl
 8006b32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b36:	4651      	mov	r1, sl
 8006b38:	00ca      	lsls	r2, r1, #3
 8006b3a:	4610      	mov	r0, r2
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	4603      	mov	r3, r0
 8006b40:	4642      	mov	r2, r8
 8006b42:	189b      	adds	r3, r3, r2
 8006b44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b48:	464b      	mov	r3, r9
 8006b4a:	460a      	mov	r2, r1
 8006b4c:	eb42 0303 	adc.w	r3, r2, r3
 8006b50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b60:	f04f 0200 	mov.w	r2, #0
 8006b64:	f04f 0300 	mov.w	r3, #0
 8006b68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b6c:	4649      	mov	r1, r9
 8006b6e:	008b      	lsls	r3, r1, #2
 8006b70:	4641      	mov	r1, r8
 8006b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b76:	4641      	mov	r1, r8
 8006b78:	008a      	lsls	r2, r1, #2
 8006b7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006b7e:	f7f9 fb87 	bl	8000290 <__aeabi_uldivmod>
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	4b39      	ldr	r3, [pc, #228]	; (8006c6c <UART_SetConfig+0x4e4>)
 8006b88:	fba3 1302 	umull	r1, r3, r3, r2
 8006b8c:	095b      	lsrs	r3, r3, #5
 8006b8e:	2164      	movs	r1, #100	; 0x64
 8006b90:	fb01 f303 	mul.w	r3, r1, r3
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	011b      	lsls	r3, r3, #4
 8006b98:	3332      	adds	r3, #50	; 0x32
 8006b9a:	4a34      	ldr	r2, [pc, #208]	; (8006c6c <UART_SetConfig+0x4e4>)
 8006b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba0:	095b      	lsrs	r3, r3, #5
 8006ba2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ba6:	441c      	add	r4, r3
 8006ba8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bac:	2200      	movs	r2, #0
 8006bae:	673b      	str	r3, [r7, #112]	; 0x70
 8006bb0:	677a      	str	r2, [r7, #116]	; 0x74
 8006bb2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006bb6:	4642      	mov	r2, r8
 8006bb8:	464b      	mov	r3, r9
 8006bba:	1891      	adds	r1, r2, r2
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	415b      	adcs	r3, r3
 8006bc0:	60fb      	str	r3, [r7, #12]
 8006bc2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bc6:	4641      	mov	r1, r8
 8006bc8:	1851      	adds	r1, r2, r1
 8006bca:	6039      	str	r1, [r7, #0]
 8006bcc:	4649      	mov	r1, r9
 8006bce:	414b      	adcs	r3, r1
 8006bd0:	607b      	str	r3, [r7, #4]
 8006bd2:	f04f 0200 	mov.w	r2, #0
 8006bd6:	f04f 0300 	mov.w	r3, #0
 8006bda:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006bde:	4659      	mov	r1, fp
 8006be0:	00cb      	lsls	r3, r1, #3
 8006be2:	4651      	mov	r1, sl
 8006be4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006be8:	4651      	mov	r1, sl
 8006bea:	00ca      	lsls	r2, r1, #3
 8006bec:	4610      	mov	r0, r2
 8006bee:	4619      	mov	r1, r3
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	4642      	mov	r2, r8
 8006bf4:	189b      	adds	r3, r3, r2
 8006bf6:	66bb      	str	r3, [r7, #104]	; 0x68
 8006bf8:	464b      	mov	r3, r9
 8006bfa:	460a      	mov	r2, r1
 8006bfc:	eb42 0303 	adc.w	r3, r2, r3
 8006c00:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	663b      	str	r3, [r7, #96]	; 0x60
 8006c0c:	667a      	str	r2, [r7, #100]	; 0x64
 8006c0e:	f04f 0200 	mov.w	r2, #0
 8006c12:	f04f 0300 	mov.w	r3, #0
 8006c16:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006c1a:	4649      	mov	r1, r9
 8006c1c:	008b      	lsls	r3, r1, #2
 8006c1e:	4641      	mov	r1, r8
 8006c20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c24:	4641      	mov	r1, r8
 8006c26:	008a      	lsls	r2, r1, #2
 8006c28:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006c2c:	f7f9 fb30 	bl	8000290 <__aeabi_uldivmod>
 8006c30:	4602      	mov	r2, r0
 8006c32:	460b      	mov	r3, r1
 8006c34:	4b0d      	ldr	r3, [pc, #52]	; (8006c6c <UART_SetConfig+0x4e4>)
 8006c36:	fba3 1302 	umull	r1, r3, r3, r2
 8006c3a:	095b      	lsrs	r3, r3, #5
 8006c3c:	2164      	movs	r1, #100	; 0x64
 8006c3e:	fb01 f303 	mul.w	r3, r1, r3
 8006c42:	1ad3      	subs	r3, r2, r3
 8006c44:	011b      	lsls	r3, r3, #4
 8006c46:	3332      	adds	r3, #50	; 0x32
 8006c48:	4a08      	ldr	r2, [pc, #32]	; (8006c6c <UART_SetConfig+0x4e4>)
 8006c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c4e:	095b      	lsrs	r3, r3, #5
 8006c50:	f003 020f 	and.w	r2, r3, #15
 8006c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4422      	add	r2, r4
 8006c5c:	609a      	str	r2, [r3, #8]
}
 8006c5e:	bf00      	nop
 8006c60:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c64:	46bd      	mov	sp, r7
 8006c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c6a:	bf00      	nop
 8006c6c:	51eb851f 	.word	0x51eb851f

08006c70 <atoi>:
 8006c70:	220a      	movs	r2, #10
 8006c72:	2100      	movs	r1, #0
 8006c74:	f000 b9ce 	b.w	8007014 <strtol>

08006c78 <__errno>:
 8006c78:	4b01      	ldr	r3, [pc, #4]	; (8006c80 <__errno+0x8>)
 8006c7a:	6818      	ldr	r0, [r3, #0]
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	20000104 	.word	0x20000104

08006c84 <__libc_init_array>:
 8006c84:	b570      	push	{r4, r5, r6, lr}
 8006c86:	4d0d      	ldr	r5, [pc, #52]	; (8006cbc <__libc_init_array+0x38>)
 8006c88:	4c0d      	ldr	r4, [pc, #52]	; (8006cc0 <__libc_init_array+0x3c>)
 8006c8a:	1b64      	subs	r4, r4, r5
 8006c8c:	10a4      	asrs	r4, r4, #2
 8006c8e:	2600      	movs	r6, #0
 8006c90:	42a6      	cmp	r6, r4
 8006c92:	d109      	bne.n	8006ca8 <__libc_init_array+0x24>
 8006c94:	4d0b      	ldr	r5, [pc, #44]	; (8006cc4 <__libc_init_array+0x40>)
 8006c96:	4c0c      	ldr	r4, [pc, #48]	; (8006cc8 <__libc_init_array+0x44>)
 8006c98:	f001 ff34 	bl	8008b04 <_init>
 8006c9c:	1b64      	subs	r4, r4, r5
 8006c9e:	10a4      	asrs	r4, r4, #2
 8006ca0:	2600      	movs	r6, #0
 8006ca2:	42a6      	cmp	r6, r4
 8006ca4:	d105      	bne.n	8006cb2 <__libc_init_array+0x2e>
 8006ca6:	bd70      	pop	{r4, r5, r6, pc}
 8006ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cac:	4798      	blx	r3
 8006cae:	3601      	adds	r6, #1
 8006cb0:	e7ee      	b.n	8006c90 <__libc_init_array+0xc>
 8006cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cb6:	4798      	blx	r3
 8006cb8:	3601      	adds	r6, #1
 8006cba:	e7f2      	b.n	8006ca2 <__libc_init_array+0x1e>
 8006cbc:	08009244 	.word	0x08009244
 8006cc0:	08009244 	.word	0x08009244
 8006cc4:	08009244 	.word	0x08009244
 8006cc8:	08009248 	.word	0x08009248

08006ccc <memcpy>:
 8006ccc:	440a      	add	r2, r1
 8006cce:	4291      	cmp	r1, r2
 8006cd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006cd4:	d100      	bne.n	8006cd8 <memcpy+0xc>
 8006cd6:	4770      	bx	lr
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cde:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ce2:	4291      	cmp	r1, r2
 8006ce4:	d1f9      	bne.n	8006cda <memcpy+0xe>
 8006ce6:	bd10      	pop	{r4, pc}

08006ce8 <memset>:
 8006ce8:	4402      	add	r2, r0
 8006cea:	4603      	mov	r3, r0
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d100      	bne.n	8006cf2 <memset+0xa>
 8006cf0:	4770      	bx	lr
 8006cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8006cf6:	e7f9      	b.n	8006cec <memset+0x4>

08006cf8 <siprintf>:
 8006cf8:	b40e      	push	{r1, r2, r3}
 8006cfa:	b500      	push	{lr}
 8006cfc:	b09c      	sub	sp, #112	; 0x70
 8006cfe:	ab1d      	add	r3, sp, #116	; 0x74
 8006d00:	9002      	str	r0, [sp, #8]
 8006d02:	9006      	str	r0, [sp, #24]
 8006d04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d08:	4809      	ldr	r0, [pc, #36]	; (8006d30 <siprintf+0x38>)
 8006d0a:	9107      	str	r1, [sp, #28]
 8006d0c:	9104      	str	r1, [sp, #16]
 8006d0e:	4909      	ldr	r1, [pc, #36]	; (8006d34 <siprintf+0x3c>)
 8006d10:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d14:	9105      	str	r1, [sp, #20]
 8006d16:	6800      	ldr	r0, [r0, #0]
 8006d18:	9301      	str	r3, [sp, #4]
 8006d1a:	a902      	add	r1, sp, #8
 8006d1c:	f000 fb2c 	bl	8007378 <_svfiprintf_r>
 8006d20:	9b02      	ldr	r3, [sp, #8]
 8006d22:	2200      	movs	r2, #0
 8006d24:	701a      	strb	r2, [r3, #0]
 8006d26:	b01c      	add	sp, #112	; 0x70
 8006d28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d2c:	b003      	add	sp, #12
 8006d2e:	4770      	bx	lr
 8006d30:	20000104 	.word	0x20000104
 8006d34:	ffff0208 	.word	0xffff0208

08006d38 <siscanf>:
 8006d38:	b40e      	push	{r1, r2, r3}
 8006d3a:	b510      	push	{r4, lr}
 8006d3c:	b09f      	sub	sp, #124	; 0x7c
 8006d3e:	ac21      	add	r4, sp, #132	; 0x84
 8006d40:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006d44:	f854 2b04 	ldr.w	r2, [r4], #4
 8006d48:	9201      	str	r2, [sp, #4]
 8006d4a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006d4e:	9004      	str	r0, [sp, #16]
 8006d50:	9008      	str	r0, [sp, #32]
 8006d52:	f7f9 fa45 	bl	80001e0 <strlen>
 8006d56:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <siscanf+0x50>)
 8006d58:	9005      	str	r0, [sp, #20]
 8006d5a:	9009      	str	r0, [sp, #36]	; 0x24
 8006d5c:	930d      	str	r3, [sp, #52]	; 0x34
 8006d5e:	480b      	ldr	r0, [pc, #44]	; (8006d8c <siscanf+0x54>)
 8006d60:	9a01      	ldr	r2, [sp, #4]
 8006d62:	6800      	ldr	r0, [r0, #0]
 8006d64:	9403      	str	r4, [sp, #12]
 8006d66:	2300      	movs	r3, #0
 8006d68:	9311      	str	r3, [sp, #68]	; 0x44
 8006d6a:	9316      	str	r3, [sp, #88]	; 0x58
 8006d6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d70:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006d74:	a904      	add	r1, sp, #16
 8006d76:	4623      	mov	r3, r4
 8006d78:	f000 fc58 	bl	800762c <__ssvfiscanf_r>
 8006d7c:	b01f      	add	sp, #124	; 0x7c
 8006d7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d82:	b003      	add	sp, #12
 8006d84:	4770      	bx	lr
 8006d86:	bf00      	nop
 8006d88:	08006db3 	.word	0x08006db3
 8006d8c:	20000104 	.word	0x20000104

08006d90 <__sread>:
 8006d90:	b510      	push	{r4, lr}
 8006d92:	460c      	mov	r4, r1
 8006d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d98:	f001 fa00 	bl	800819c <_read_r>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	bfab      	itete	ge
 8006da0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006da2:	89a3      	ldrhlt	r3, [r4, #12]
 8006da4:	181b      	addge	r3, r3, r0
 8006da6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006daa:	bfac      	ite	ge
 8006dac:	6563      	strge	r3, [r4, #84]	; 0x54
 8006dae:	81a3      	strhlt	r3, [r4, #12]
 8006db0:	bd10      	pop	{r4, pc}

08006db2 <__seofread>:
 8006db2:	2000      	movs	r0, #0
 8006db4:	4770      	bx	lr

08006db6 <__swrite>:
 8006db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dba:	461f      	mov	r7, r3
 8006dbc:	898b      	ldrh	r3, [r1, #12]
 8006dbe:	05db      	lsls	r3, r3, #23
 8006dc0:	4605      	mov	r5, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	4616      	mov	r6, r2
 8006dc6:	d505      	bpl.n	8006dd4 <__swrite+0x1e>
 8006dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dcc:	2302      	movs	r3, #2
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f000 f97c 	bl	80070cc <_lseek_r>
 8006dd4:	89a3      	ldrh	r3, [r4, #12]
 8006dd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006dde:	81a3      	strh	r3, [r4, #12]
 8006de0:	4632      	mov	r2, r6
 8006de2:	463b      	mov	r3, r7
 8006de4:	4628      	mov	r0, r5
 8006de6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006dea:	f000 b91d 	b.w	8007028 <_write_r>

08006dee <__sseek>:
 8006dee:	b510      	push	{r4, lr}
 8006df0:	460c      	mov	r4, r1
 8006df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006df6:	f000 f969 	bl	80070cc <_lseek_r>
 8006dfa:	1c43      	adds	r3, r0, #1
 8006dfc:	89a3      	ldrh	r3, [r4, #12]
 8006dfe:	bf15      	itete	ne
 8006e00:	6560      	strne	r0, [r4, #84]	; 0x54
 8006e02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006e06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e0a:	81a3      	strheq	r3, [r4, #12]
 8006e0c:	bf18      	it	ne
 8006e0e:	81a3      	strhne	r3, [r4, #12]
 8006e10:	bd10      	pop	{r4, pc}

08006e12 <__sclose>:
 8006e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e16:	f000 b937 	b.w	8007088 <_close_r>

08006e1a <strcpy>:
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e20:	f803 2b01 	strb.w	r2, [r3], #1
 8006e24:	2a00      	cmp	r2, #0
 8006e26:	d1f9      	bne.n	8006e1c <strcpy+0x2>
 8006e28:	4770      	bx	lr

08006e2a <strncmp>:
 8006e2a:	b510      	push	{r4, lr}
 8006e2c:	b17a      	cbz	r2, 8006e4e <strncmp+0x24>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	3901      	subs	r1, #1
 8006e32:	1884      	adds	r4, r0, r2
 8006e34:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006e38:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006e3c:	4290      	cmp	r0, r2
 8006e3e:	d101      	bne.n	8006e44 <strncmp+0x1a>
 8006e40:	42a3      	cmp	r3, r4
 8006e42:	d101      	bne.n	8006e48 <strncmp+0x1e>
 8006e44:	1a80      	subs	r0, r0, r2
 8006e46:	bd10      	pop	{r4, pc}
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	d1f3      	bne.n	8006e34 <strncmp+0xa>
 8006e4c:	e7fa      	b.n	8006e44 <strncmp+0x1a>
 8006e4e:	4610      	mov	r0, r2
 8006e50:	e7f9      	b.n	8006e46 <strncmp+0x1c>
	...

08006e54 <strtok>:
 8006e54:	4b16      	ldr	r3, [pc, #88]	; (8006eb0 <strtok+0x5c>)
 8006e56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e58:	681e      	ldr	r6, [r3, #0]
 8006e5a:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	b9fc      	cbnz	r4, 8006ea0 <strtok+0x4c>
 8006e60:	2050      	movs	r0, #80	; 0x50
 8006e62:	9101      	str	r1, [sp, #4]
 8006e64:	f000 f944 	bl	80070f0 <malloc>
 8006e68:	9901      	ldr	r1, [sp, #4]
 8006e6a:	65b0      	str	r0, [r6, #88]	; 0x58
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	b920      	cbnz	r0, 8006e7a <strtok+0x26>
 8006e70:	4b10      	ldr	r3, [pc, #64]	; (8006eb4 <strtok+0x60>)
 8006e72:	4811      	ldr	r0, [pc, #68]	; (8006eb8 <strtok+0x64>)
 8006e74:	2157      	movs	r1, #87	; 0x57
 8006e76:	f000 f8e9 	bl	800704c <__assert_func>
 8006e7a:	e9c0 4400 	strd	r4, r4, [r0]
 8006e7e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006e82:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006e86:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006e8a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8006e8e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8006e92:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006e96:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006e9a:	6184      	str	r4, [r0, #24]
 8006e9c:	7704      	strb	r4, [r0, #28]
 8006e9e:	6244      	str	r4, [r0, #36]	; 0x24
 8006ea0:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	b002      	add	sp, #8
 8006ea8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006eac:	f000 b806 	b.w	8006ebc <__strtok_r>
 8006eb0:	20000104 	.word	0x20000104
 8006eb4:	08008fdc 	.word	0x08008fdc
 8006eb8:	08008ff3 	.word	0x08008ff3

08006ebc <__strtok_r>:
 8006ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ebe:	b908      	cbnz	r0, 8006ec4 <__strtok_r+0x8>
 8006ec0:	6810      	ldr	r0, [r2, #0]
 8006ec2:	b188      	cbz	r0, 8006ee8 <__strtok_r+0x2c>
 8006ec4:	4604      	mov	r4, r0
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006ecc:	460f      	mov	r7, r1
 8006ece:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006ed2:	b91e      	cbnz	r6, 8006edc <__strtok_r+0x20>
 8006ed4:	b965      	cbnz	r5, 8006ef0 <__strtok_r+0x34>
 8006ed6:	6015      	str	r5, [r2, #0]
 8006ed8:	4628      	mov	r0, r5
 8006eda:	e005      	b.n	8006ee8 <__strtok_r+0x2c>
 8006edc:	42b5      	cmp	r5, r6
 8006ede:	d1f6      	bne.n	8006ece <__strtok_r+0x12>
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1f0      	bne.n	8006ec6 <__strtok_r+0xa>
 8006ee4:	6014      	str	r4, [r2, #0]
 8006ee6:	7003      	strb	r3, [r0, #0]
 8006ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eea:	461c      	mov	r4, r3
 8006eec:	e00c      	b.n	8006f08 <__strtok_r+0x4c>
 8006eee:	b915      	cbnz	r5, 8006ef6 <__strtok_r+0x3a>
 8006ef0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006ef4:	460e      	mov	r6, r1
 8006ef6:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006efa:	42ab      	cmp	r3, r5
 8006efc:	d1f7      	bne.n	8006eee <__strtok_r+0x32>
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d0f3      	beq.n	8006eea <__strtok_r+0x2e>
 8006f02:	2300      	movs	r3, #0
 8006f04:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006f08:	6014      	str	r4, [r2, #0]
 8006f0a:	e7ed      	b.n	8006ee8 <__strtok_r+0x2c>

08006f0c <_strtol_l.constprop.0>:
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f12:	d001      	beq.n	8006f18 <_strtol_l.constprop.0+0xc>
 8006f14:	2b24      	cmp	r3, #36	; 0x24
 8006f16:	d906      	bls.n	8006f26 <_strtol_l.constprop.0+0x1a>
 8006f18:	f7ff feae 	bl	8006c78 <__errno>
 8006f1c:	2316      	movs	r3, #22
 8006f1e:	6003      	str	r3, [r0, #0]
 8006f20:	2000      	movs	r0, #0
 8006f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f26:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800700c <_strtol_l.constprop.0+0x100>
 8006f2a:	460d      	mov	r5, r1
 8006f2c:	462e      	mov	r6, r5
 8006f2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f32:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006f36:	f017 0708 	ands.w	r7, r7, #8
 8006f3a:	d1f7      	bne.n	8006f2c <_strtol_l.constprop.0+0x20>
 8006f3c:	2c2d      	cmp	r4, #45	; 0x2d
 8006f3e:	d132      	bne.n	8006fa6 <_strtol_l.constprop.0+0x9a>
 8006f40:	782c      	ldrb	r4, [r5, #0]
 8006f42:	2701      	movs	r7, #1
 8006f44:	1cb5      	adds	r5, r6, #2
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d05b      	beq.n	8007002 <_strtol_l.constprop.0+0xf6>
 8006f4a:	2b10      	cmp	r3, #16
 8006f4c:	d109      	bne.n	8006f62 <_strtol_l.constprop.0+0x56>
 8006f4e:	2c30      	cmp	r4, #48	; 0x30
 8006f50:	d107      	bne.n	8006f62 <_strtol_l.constprop.0+0x56>
 8006f52:	782c      	ldrb	r4, [r5, #0]
 8006f54:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006f58:	2c58      	cmp	r4, #88	; 0x58
 8006f5a:	d14d      	bne.n	8006ff8 <_strtol_l.constprop.0+0xec>
 8006f5c:	786c      	ldrb	r4, [r5, #1]
 8006f5e:	2310      	movs	r3, #16
 8006f60:	3502      	adds	r5, #2
 8006f62:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006f66:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006f6a:	f04f 0c00 	mov.w	ip, #0
 8006f6e:	fbb8 f9f3 	udiv	r9, r8, r3
 8006f72:	4666      	mov	r6, ip
 8006f74:	fb03 8a19 	mls	sl, r3, r9, r8
 8006f78:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006f7c:	f1be 0f09 	cmp.w	lr, #9
 8006f80:	d816      	bhi.n	8006fb0 <_strtol_l.constprop.0+0xa4>
 8006f82:	4674      	mov	r4, lr
 8006f84:	42a3      	cmp	r3, r4
 8006f86:	dd24      	ble.n	8006fd2 <_strtol_l.constprop.0+0xc6>
 8006f88:	f1bc 0f00 	cmp.w	ip, #0
 8006f8c:	db1e      	blt.n	8006fcc <_strtol_l.constprop.0+0xc0>
 8006f8e:	45b1      	cmp	r9, r6
 8006f90:	d31c      	bcc.n	8006fcc <_strtol_l.constprop.0+0xc0>
 8006f92:	d101      	bne.n	8006f98 <_strtol_l.constprop.0+0x8c>
 8006f94:	45a2      	cmp	sl, r4
 8006f96:	db19      	blt.n	8006fcc <_strtol_l.constprop.0+0xc0>
 8006f98:	fb06 4603 	mla	r6, r6, r3, r4
 8006f9c:	f04f 0c01 	mov.w	ip, #1
 8006fa0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006fa4:	e7e8      	b.n	8006f78 <_strtol_l.constprop.0+0x6c>
 8006fa6:	2c2b      	cmp	r4, #43	; 0x2b
 8006fa8:	bf04      	itt	eq
 8006faa:	782c      	ldrbeq	r4, [r5, #0]
 8006fac:	1cb5      	addeq	r5, r6, #2
 8006fae:	e7ca      	b.n	8006f46 <_strtol_l.constprop.0+0x3a>
 8006fb0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006fb4:	f1be 0f19 	cmp.w	lr, #25
 8006fb8:	d801      	bhi.n	8006fbe <_strtol_l.constprop.0+0xb2>
 8006fba:	3c37      	subs	r4, #55	; 0x37
 8006fbc:	e7e2      	b.n	8006f84 <_strtol_l.constprop.0+0x78>
 8006fbe:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006fc2:	f1be 0f19 	cmp.w	lr, #25
 8006fc6:	d804      	bhi.n	8006fd2 <_strtol_l.constprop.0+0xc6>
 8006fc8:	3c57      	subs	r4, #87	; 0x57
 8006fca:	e7db      	b.n	8006f84 <_strtol_l.constprop.0+0x78>
 8006fcc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8006fd0:	e7e6      	b.n	8006fa0 <_strtol_l.constprop.0+0x94>
 8006fd2:	f1bc 0f00 	cmp.w	ip, #0
 8006fd6:	da05      	bge.n	8006fe4 <_strtol_l.constprop.0+0xd8>
 8006fd8:	2322      	movs	r3, #34	; 0x22
 8006fda:	6003      	str	r3, [r0, #0]
 8006fdc:	4646      	mov	r6, r8
 8006fde:	b942      	cbnz	r2, 8006ff2 <_strtol_l.constprop.0+0xe6>
 8006fe0:	4630      	mov	r0, r6
 8006fe2:	e79e      	b.n	8006f22 <_strtol_l.constprop.0+0x16>
 8006fe4:	b107      	cbz	r7, 8006fe8 <_strtol_l.constprop.0+0xdc>
 8006fe6:	4276      	negs	r6, r6
 8006fe8:	2a00      	cmp	r2, #0
 8006fea:	d0f9      	beq.n	8006fe0 <_strtol_l.constprop.0+0xd4>
 8006fec:	f1bc 0f00 	cmp.w	ip, #0
 8006ff0:	d000      	beq.n	8006ff4 <_strtol_l.constprop.0+0xe8>
 8006ff2:	1e69      	subs	r1, r5, #1
 8006ff4:	6011      	str	r1, [r2, #0]
 8006ff6:	e7f3      	b.n	8006fe0 <_strtol_l.constprop.0+0xd4>
 8006ff8:	2430      	movs	r4, #48	; 0x30
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1b1      	bne.n	8006f62 <_strtol_l.constprop.0+0x56>
 8006ffe:	2308      	movs	r3, #8
 8007000:	e7af      	b.n	8006f62 <_strtol_l.constprop.0+0x56>
 8007002:	2c30      	cmp	r4, #48	; 0x30
 8007004:	d0a5      	beq.n	8006f52 <_strtol_l.constprop.0+0x46>
 8007006:	230a      	movs	r3, #10
 8007008:	e7ab      	b.n	8006f62 <_strtol_l.constprop.0+0x56>
 800700a:	bf00      	nop
 800700c:	0800908d 	.word	0x0800908d

08007010 <_strtol_r>:
 8007010:	f7ff bf7c 	b.w	8006f0c <_strtol_l.constprop.0>

08007014 <strtol>:
 8007014:	4613      	mov	r3, r2
 8007016:	460a      	mov	r2, r1
 8007018:	4601      	mov	r1, r0
 800701a:	4802      	ldr	r0, [pc, #8]	; (8007024 <strtol+0x10>)
 800701c:	6800      	ldr	r0, [r0, #0]
 800701e:	f7ff bf75 	b.w	8006f0c <_strtol_l.constprop.0>
 8007022:	bf00      	nop
 8007024:	20000104 	.word	0x20000104

08007028 <_write_r>:
 8007028:	b538      	push	{r3, r4, r5, lr}
 800702a:	4d07      	ldr	r5, [pc, #28]	; (8007048 <_write_r+0x20>)
 800702c:	4604      	mov	r4, r0
 800702e:	4608      	mov	r0, r1
 8007030:	4611      	mov	r1, r2
 8007032:	2200      	movs	r2, #0
 8007034:	602a      	str	r2, [r5, #0]
 8007036:	461a      	mov	r2, r3
 8007038:	f7fb fe81 	bl	8002d3e <_write>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d102      	bne.n	8007046 <_write_r+0x1e>
 8007040:	682b      	ldr	r3, [r5, #0]
 8007042:	b103      	cbz	r3, 8007046 <_write_r+0x1e>
 8007044:	6023      	str	r3, [r4, #0]
 8007046:	bd38      	pop	{r3, r4, r5, pc}
 8007048:	200003c4 	.word	0x200003c4

0800704c <__assert_func>:
 800704c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800704e:	4614      	mov	r4, r2
 8007050:	461a      	mov	r2, r3
 8007052:	4b09      	ldr	r3, [pc, #36]	; (8007078 <__assert_func+0x2c>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4605      	mov	r5, r0
 8007058:	68d8      	ldr	r0, [r3, #12]
 800705a:	b14c      	cbz	r4, 8007070 <__assert_func+0x24>
 800705c:	4b07      	ldr	r3, [pc, #28]	; (800707c <__assert_func+0x30>)
 800705e:	9100      	str	r1, [sp, #0]
 8007060:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007064:	4906      	ldr	r1, [pc, #24]	; (8007080 <__assert_func+0x34>)
 8007066:	462b      	mov	r3, r5
 8007068:	f000 f81e 	bl	80070a8 <fiprintf>
 800706c:	f001 fa5e 	bl	800852c <abort>
 8007070:	4b04      	ldr	r3, [pc, #16]	; (8007084 <__assert_func+0x38>)
 8007072:	461c      	mov	r4, r3
 8007074:	e7f3      	b.n	800705e <__assert_func+0x12>
 8007076:	bf00      	nop
 8007078:	20000104 	.word	0x20000104
 800707c:	08009050 	.word	0x08009050
 8007080:	0800905d 	.word	0x0800905d
 8007084:	0800908b 	.word	0x0800908b

08007088 <_close_r>:
 8007088:	b538      	push	{r3, r4, r5, lr}
 800708a:	4d06      	ldr	r5, [pc, #24]	; (80070a4 <_close_r+0x1c>)
 800708c:	2300      	movs	r3, #0
 800708e:	4604      	mov	r4, r0
 8007090:	4608      	mov	r0, r1
 8007092:	602b      	str	r3, [r5, #0]
 8007094:	f7fb fe6f 	bl	8002d76 <_close>
 8007098:	1c43      	adds	r3, r0, #1
 800709a:	d102      	bne.n	80070a2 <_close_r+0x1a>
 800709c:	682b      	ldr	r3, [r5, #0]
 800709e:	b103      	cbz	r3, 80070a2 <_close_r+0x1a>
 80070a0:	6023      	str	r3, [r4, #0]
 80070a2:	bd38      	pop	{r3, r4, r5, pc}
 80070a4:	200003c4 	.word	0x200003c4

080070a8 <fiprintf>:
 80070a8:	b40e      	push	{r1, r2, r3}
 80070aa:	b503      	push	{r0, r1, lr}
 80070ac:	4601      	mov	r1, r0
 80070ae:	ab03      	add	r3, sp, #12
 80070b0:	4805      	ldr	r0, [pc, #20]	; (80070c8 <fiprintf+0x20>)
 80070b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80070b6:	6800      	ldr	r0, [r0, #0]
 80070b8:	9301      	str	r3, [sp, #4]
 80070ba:	f000 fc59 	bl	8007970 <_vfiprintf_r>
 80070be:	b002      	add	sp, #8
 80070c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070c4:	b003      	add	sp, #12
 80070c6:	4770      	bx	lr
 80070c8:	20000104 	.word	0x20000104

080070cc <_lseek_r>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	4d07      	ldr	r5, [pc, #28]	; (80070ec <_lseek_r+0x20>)
 80070d0:	4604      	mov	r4, r0
 80070d2:	4608      	mov	r0, r1
 80070d4:	4611      	mov	r1, r2
 80070d6:	2200      	movs	r2, #0
 80070d8:	602a      	str	r2, [r5, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	f7fb fe72 	bl	8002dc4 <_lseek>
 80070e0:	1c43      	adds	r3, r0, #1
 80070e2:	d102      	bne.n	80070ea <_lseek_r+0x1e>
 80070e4:	682b      	ldr	r3, [r5, #0]
 80070e6:	b103      	cbz	r3, 80070ea <_lseek_r+0x1e>
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	bd38      	pop	{r3, r4, r5, pc}
 80070ec:	200003c4 	.word	0x200003c4

080070f0 <malloc>:
 80070f0:	4b02      	ldr	r3, [pc, #8]	; (80070fc <malloc+0xc>)
 80070f2:	4601      	mov	r1, r0
 80070f4:	6818      	ldr	r0, [r3, #0]
 80070f6:	f000 b86f 	b.w	80071d8 <_malloc_r>
 80070fa:	bf00      	nop
 80070fc:	20000104 	.word	0x20000104

08007100 <_free_r>:
 8007100:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007102:	2900      	cmp	r1, #0
 8007104:	d044      	beq.n	8007190 <_free_r+0x90>
 8007106:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800710a:	9001      	str	r0, [sp, #4]
 800710c:	2b00      	cmp	r3, #0
 800710e:	f1a1 0404 	sub.w	r4, r1, #4
 8007112:	bfb8      	it	lt
 8007114:	18e4      	addlt	r4, r4, r3
 8007116:	f001 fc4b 	bl	80089b0 <__malloc_lock>
 800711a:	4a1e      	ldr	r2, [pc, #120]	; (8007194 <_free_r+0x94>)
 800711c:	9801      	ldr	r0, [sp, #4]
 800711e:	6813      	ldr	r3, [r2, #0]
 8007120:	b933      	cbnz	r3, 8007130 <_free_r+0x30>
 8007122:	6063      	str	r3, [r4, #4]
 8007124:	6014      	str	r4, [r2, #0]
 8007126:	b003      	add	sp, #12
 8007128:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800712c:	f001 bc46 	b.w	80089bc <__malloc_unlock>
 8007130:	42a3      	cmp	r3, r4
 8007132:	d908      	bls.n	8007146 <_free_r+0x46>
 8007134:	6825      	ldr	r5, [r4, #0]
 8007136:	1961      	adds	r1, r4, r5
 8007138:	428b      	cmp	r3, r1
 800713a:	bf01      	itttt	eq
 800713c:	6819      	ldreq	r1, [r3, #0]
 800713e:	685b      	ldreq	r3, [r3, #4]
 8007140:	1949      	addeq	r1, r1, r5
 8007142:	6021      	streq	r1, [r4, #0]
 8007144:	e7ed      	b.n	8007122 <_free_r+0x22>
 8007146:	461a      	mov	r2, r3
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	b10b      	cbz	r3, 8007150 <_free_r+0x50>
 800714c:	42a3      	cmp	r3, r4
 800714e:	d9fa      	bls.n	8007146 <_free_r+0x46>
 8007150:	6811      	ldr	r1, [r2, #0]
 8007152:	1855      	adds	r5, r2, r1
 8007154:	42a5      	cmp	r5, r4
 8007156:	d10b      	bne.n	8007170 <_free_r+0x70>
 8007158:	6824      	ldr	r4, [r4, #0]
 800715a:	4421      	add	r1, r4
 800715c:	1854      	adds	r4, r2, r1
 800715e:	42a3      	cmp	r3, r4
 8007160:	6011      	str	r1, [r2, #0]
 8007162:	d1e0      	bne.n	8007126 <_free_r+0x26>
 8007164:	681c      	ldr	r4, [r3, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	6053      	str	r3, [r2, #4]
 800716a:	4421      	add	r1, r4
 800716c:	6011      	str	r1, [r2, #0]
 800716e:	e7da      	b.n	8007126 <_free_r+0x26>
 8007170:	d902      	bls.n	8007178 <_free_r+0x78>
 8007172:	230c      	movs	r3, #12
 8007174:	6003      	str	r3, [r0, #0]
 8007176:	e7d6      	b.n	8007126 <_free_r+0x26>
 8007178:	6825      	ldr	r5, [r4, #0]
 800717a:	1961      	adds	r1, r4, r5
 800717c:	428b      	cmp	r3, r1
 800717e:	bf04      	itt	eq
 8007180:	6819      	ldreq	r1, [r3, #0]
 8007182:	685b      	ldreq	r3, [r3, #4]
 8007184:	6063      	str	r3, [r4, #4]
 8007186:	bf04      	itt	eq
 8007188:	1949      	addeq	r1, r1, r5
 800718a:	6021      	streq	r1, [r4, #0]
 800718c:	6054      	str	r4, [r2, #4]
 800718e:	e7ca      	b.n	8007126 <_free_r+0x26>
 8007190:	b003      	add	sp, #12
 8007192:	bd30      	pop	{r4, r5, pc}
 8007194:	200003bc 	.word	0x200003bc

08007198 <sbrk_aligned>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	4e0e      	ldr	r6, [pc, #56]	; (80071d4 <sbrk_aligned+0x3c>)
 800719c:	460c      	mov	r4, r1
 800719e:	6831      	ldr	r1, [r6, #0]
 80071a0:	4605      	mov	r5, r0
 80071a2:	b911      	cbnz	r1, 80071aa <sbrk_aligned+0x12>
 80071a4:	f001 f80c 	bl	80081c0 <_sbrk_r>
 80071a8:	6030      	str	r0, [r6, #0]
 80071aa:	4621      	mov	r1, r4
 80071ac:	4628      	mov	r0, r5
 80071ae:	f001 f807 	bl	80081c0 <_sbrk_r>
 80071b2:	1c43      	adds	r3, r0, #1
 80071b4:	d00a      	beq.n	80071cc <sbrk_aligned+0x34>
 80071b6:	1cc4      	adds	r4, r0, #3
 80071b8:	f024 0403 	bic.w	r4, r4, #3
 80071bc:	42a0      	cmp	r0, r4
 80071be:	d007      	beq.n	80071d0 <sbrk_aligned+0x38>
 80071c0:	1a21      	subs	r1, r4, r0
 80071c2:	4628      	mov	r0, r5
 80071c4:	f000 fffc 	bl	80081c0 <_sbrk_r>
 80071c8:	3001      	adds	r0, #1
 80071ca:	d101      	bne.n	80071d0 <sbrk_aligned+0x38>
 80071cc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80071d0:	4620      	mov	r0, r4
 80071d2:	bd70      	pop	{r4, r5, r6, pc}
 80071d4:	200003c0 	.word	0x200003c0

080071d8 <_malloc_r>:
 80071d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071dc:	1ccd      	adds	r5, r1, #3
 80071de:	f025 0503 	bic.w	r5, r5, #3
 80071e2:	3508      	adds	r5, #8
 80071e4:	2d0c      	cmp	r5, #12
 80071e6:	bf38      	it	cc
 80071e8:	250c      	movcc	r5, #12
 80071ea:	2d00      	cmp	r5, #0
 80071ec:	4607      	mov	r7, r0
 80071ee:	db01      	blt.n	80071f4 <_malloc_r+0x1c>
 80071f0:	42a9      	cmp	r1, r5
 80071f2:	d905      	bls.n	8007200 <_malloc_r+0x28>
 80071f4:	230c      	movs	r3, #12
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	2600      	movs	r6, #0
 80071fa:	4630      	mov	r0, r6
 80071fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007200:	4e2e      	ldr	r6, [pc, #184]	; (80072bc <_malloc_r+0xe4>)
 8007202:	f001 fbd5 	bl	80089b0 <__malloc_lock>
 8007206:	6833      	ldr	r3, [r6, #0]
 8007208:	461c      	mov	r4, r3
 800720a:	bb34      	cbnz	r4, 800725a <_malloc_r+0x82>
 800720c:	4629      	mov	r1, r5
 800720e:	4638      	mov	r0, r7
 8007210:	f7ff ffc2 	bl	8007198 <sbrk_aligned>
 8007214:	1c43      	adds	r3, r0, #1
 8007216:	4604      	mov	r4, r0
 8007218:	d14d      	bne.n	80072b6 <_malloc_r+0xde>
 800721a:	6834      	ldr	r4, [r6, #0]
 800721c:	4626      	mov	r6, r4
 800721e:	2e00      	cmp	r6, #0
 8007220:	d140      	bne.n	80072a4 <_malloc_r+0xcc>
 8007222:	6823      	ldr	r3, [r4, #0]
 8007224:	4631      	mov	r1, r6
 8007226:	4638      	mov	r0, r7
 8007228:	eb04 0803 	add.w	r8, r4, r3
 800722c:	f000 ffc8 	bl	80081c0 <_sbrk_r>
 8007230:	4580      	cmp	r8, r0
 8007232:	d13a      	bne.n	80072aa <_malloc_r+0xd2>
 8007234:	6821      	ldr	r1, [r4, #0]
 8007236:	3503      	adds	r5, #3
 8007238:	1a6d      	subs	r5, r5, r1
 800723a:	f025 0503 	bic.w	r5, r5, #3
 800723e:	3508      	adds	r5, #8
 8007240:	2d0c      	cmp	r5, #12
 8007242:	bf38      	it	cc
 8007244:	250c      	movcc	r5, #12
 8007246:	4629      	mov	r1, r5
 8007248:	4638      	mov	r0, r7
 800724a:	f7ff ffa5 	bl	8007198 <sbrk_aligned>
 800724e:	3001      	adds	r0, #1
 8007250:	d02b      	beq.n	80072aa <_malloc_r+0xd2>
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	442b      	add	r3, r5
 8007256:	6023      	str	r3, [r4, #0]
 8007258:	e00e      	b.n	8007278 <_malloc_r+0xa0>
 800725a:	6822      	ldr	r2, [r4, #0]
 800725c:	1b52      	subs	r2, r2, r5
 800725e:	d41e      	bmi.n	800729e <_malloc_r+0xc6>
 8007260:	2a0b      	cmp	r2, #11
 8007262:	d916      	bls.n	8007292 <_malloc_r+0xba>
 8007264:	1961      	adds	r1, r4, r5
 8007266:	42a3      	cmp	r3, r4
 8007268:	6025      	str	r5, [r4, #0]
 800726a:	bf18      	it	ne
 800726c:	6059      	strne	r1, [r3, #4]
 800726e:	6863      	ldr	r3, [r4, #4]
 8007270:	bf08      	it	eq
 8007272:	6031      	streq	r1, [r6, #0]
 8007274:	5162      	str	r2, [r4, r5]
 8007276:	604b      	str	r3, [r1, #4]
 8007278:	4638      	mov	r0, r7
 800727a:	f104 060b 	add.w	r6, r4, #11
 800727e:	f001 fb9d 	bl	80089bc <__malloc_unlock>
 8007282:	f026 0607 	bic.w	r6, r6, #7
 8007286:	1d23      	adds	r3, r4, #4
 8007288:	1af2      	subs	r2, r6, r3
 800728a:	d0b6      	beq.n	80071fa <_malloc_r+0x22>
 800728c:	1b9b      	subs	r3, r3, r6
 800728e:	50a3      	str	r3, [r4, r2]
 8007290:	e7b3      	b.n	80071fa <_malloc_r+0x22>
 8007292:	6862      	ldr	r2, [r4, #4]
 8007294:	42a3      	cmp	r3, r4
 8007296:	bf0c      	ite	eq
 8007298:	6032      	streq	r2, [r6, #0]
 800729a:	605a      	strne	r2, [r3, #4]
 800729c:	e7ec      	b.n	8007278 <_malloc_r+0xa0>
 800729e:	4623      	mov	r3, r4
 80072a0:	6864      	ldr	r4, [r4, #4]
 80072a2:	e7b2      	b.n	800720a <_malloc_r+0x32>
 80072a4:	4634      	mov	r4, r6
 80072a6:	6876      	ldr	r6, [r6, #4]
 80072a8:	e7b9      	b.n	800721e <_malloc_r+0x46>
 80072aa:	230c      	movs	r3, #12
 80072ac:	603b      	str	r3, [r7, #0]
 80072ae:	4638      	mov	r0, r7
 80072b0:	f001 fb84 	bl	80089bc <__malloc_unlock>
 80072b4:	e7a1      	b.n	80071fa <_malloc_r+0x22>
 80072b6:	6025      	str	r5, [r4, #0]
 80072b8:	e7de      	b.n	8007278 <_malloc_r+0xa0>
 80072ba:	bf00      	nop
 80072bc:	200003bc 	.word	0x200003bc

080072c0 <__ssputs_r>:
 80072c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c4:	688e      	ldr	r6, [r1, #8]
 80072c6:	429e      	cmp	r6, r3
 80072c8:	4682      	mov	sl, r0
 80072ca:	460c      	mov	r4, r1
 80072cc:	4690      	mov	r8, r2
 80072ce:	461f      	mov	r7, r3
 80072d0:	d838      	bhi.n	8007344 <__ssputs_r+0x84>
 80072d2:	898a      	ldrh	r2, [r1, #12]
 80072d4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072d8:	d032      	beq.n	8007340 <__ssputs_r+0x80>
 80072da:	6825      	ldr	r5, [r4, #0]
 80072dc:	6909      	ldr	r1, [r1, #16]
 80072de:	eba5 0901 	sub.w	r9, r5, r1
 80072e2:	6965      	ldr	r5, [r4, #20]
 80072e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072ec:	3301      	adds	r3, #1
 80072ee:	444b      	add	r3, r9
 80072f0:	106d      	asrs	r5, r5, #1
 80072f2:	429d      	cmp	r5, r3
 80072f4:	bf38      	it	cc
 80072f6:	461d      	movcc	r5, r3
 80072f8:	0553      	lsls	r3, r2, #21
 80072fa:	d531      	bpl.n	8007360 <__ssputs_r+0xa0>
 80072fc:	4629      	mov	r1, r5
 80072fe:	f7ff ff6b 	bl	80071d8 <_malloc_r>
 8007302:	4606      	mov	r6, r0
 8007304:	b950      	cbnz	r0, 800731c <__ssputs_r+0x5c>
 8007306:	230c      	movs	r3, #12
 8007308:	f8ca 3000 	str.w	r3, [sl]
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800731c:	6921      	ldr	r1, [r4, #16]
 800731e:	464a      	mov	r2, r9
 8007320:	f7ff fcd4 	bl	8006ccc <memcpy>
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800732a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800732e:	81a3      	strh	r3, [r4, #12]
 8007330:	6126      	str	r6, [r4, #16]
 8007332:	6165      	str	r5, [r4, #20]
 8007334:	444e      	add	r6, r9
 8007336:	eba5 0509 	sub.w	r5, r5, r9
 800733a:	6026      	str	r6, [r4, #0]
 800733c:	60a5      	str	r5, [r4, #8]
 800733e:	463e      	mov	r6, r7
 8007340:	42be      	cmp	r6, r7
 8007342:	d900      	bls.n	8007346 <__ssputs_r+0x86>
 8007344:	463e      	mov	r6, r7
 8007346:	6820      	ldr	r0, [r4, #0]
 8007348:	4632      	mov	r2, r6
 800734a:	4641      	mov	r1, r8
 800734c:	f001 fb16 	bl	800897c <memmove>
 8007350:	68a3      	ldr	r3, [r4, #8]
 8007352:	1b9b      	subs	r3, r3, r6
 8007354:	60a3      	str	r3, [r4, #8]
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	4433      	add	r3, r6
 800735a:	6023      	str	r3, [r4, #0]
 800735c:	2000      	movs	r0, #0
 800735e:	e7db      	b.n	8007318 <__ssputs_r+0x58>
 8007360:	462a      	mov	r2, r5
 8007362:	f001 fb31 	bl	80089c8 <_realloc_r>
 8007366:	4606      	mov	r6, r0
 8007368:	2800      	cmp	r0, #0
 800736a:	d1e1      	bne.n	8007330 <__ssputs_r+0x70>
 800736c:	6921      	ldr	r1, [r4, #16]
 800736e:	4650      	mov	r0, sl
 8007370:	f7ff fec6 	bl	8007100 <_free_r>
 8007374:	e7c7      	b.n	8007306 <__ssputs_r+0x46>
	...

08007378 <_svfiprintf_r>:
 8007378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800737c:	4698      	mov	r8, r3
 800737e:	898b      	ldrh	r3, [r1, #12]
 8007380:	061b      	lsls	r3, r3, #24
 8007382:	b09d      	sub	sp, #116	; 0x74
 8007384:	4607      	mov	r7, r0
 8007386:	460d      	mov	r5, r1
 8007388:	4614      	mov	r4, r2
 800738a:	d50e      	bpl.n	80073aa <_svfiprintf_r+0x32>
 800738c:	690b      	ldr	r3, [r1, #16]
 800738e:	b963      	cbnz	r3, 80073aa <_svfiprintf_r+0x32>
 8007390:	2140      	movs	r1, #64	; 0x40
 8007392:	f7ff ff21 	bl	80071d8 <_malloc_r>
 8007396:	6028      	str	r0, [r5, #0]
 8007398:	6128      	str	r0, [r5, #16]
 800739a:	b920      	cbnz	r0, 80073a6 <_svfiprintf_r+0x2e>
 800739c:	230c      	movs	r3, #12
 800739e:	603b      	str	r3, [r7, #0]
 80073a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073a4:	e0d1      	b.n	800754a <_svfiprintf_r+0x1d2>
 80073a6:	2340      	movs	r3, #64	; 0x40
 80073a8:	616b      	str	r3, [r5, #20]
 80073aa:	2300      	movs	r3, #0
 80073ac:	9309      	str	r3, [sp, #36]	; 0x24
 80073ae:	2320      	movs	r3, #32
 80073b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80073b8:	2330      	movs	r3, #48	; 0x30
 80073ba:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007564 <_svfiprintf_r+0x1ec>
 80073be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073c2:	f04f 0901 	mov.w	r9, #1
 80073c6:	4623      	mov	r3, r4
 80073c8:	469a      	mov	sl, r3
 80073ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073ce:	b10a      	cbz	r2, 80073d4 <_svfiprintf_r+0x5c>
 80073d0:	2a25      	cmp	r2, #37	; 0x25
 80073d2:	d1f9      	bne.n	80073c8 <_svfiprintf_r+0x50>
 80073d4:	ebba 0b04 	subs.w	fp, sl, r4
 80073d8:	d00b      	beq.n	80073f2 <_svfiprintf_r+0x7a>
 80073da:	465b      	mov	r3, fp
 80073dc:	4622      	mov	r2, r4
 80073de:	4629      	mov	r1, r5
 80073e0:	4638      	mov	r0, r7
 80073e2:	f7ff ff6d 	bl	80072c0 <__ssputs_r>
 80073e6:	3001      	adds	r0, #1
 80073e8:	f000 80aa 	beq.w	8007540 <_svfiprintf_r+0x1c8>
 80073ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073ee:	445a      	add	r2, fp
 80073f0:	9209      	str	r2, [sp, #36]	; 0x24
 80073f2:	f89a 3000 	ldrb.w	r3, [sl]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	f000 80a2 	beq.w	8007540 <_svfiprintf_r+0x1c8>
 80073fc:	2300      	movs	r3, #0
 80073fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007406:	f10a 0a01 	add.w	sl, sl, #1
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	9307      	str	r3, [sp, #28]
 800740e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007412:	931a      	str	r3, [sp, #104]	; 0x68
 8007414:	4654      	mov	r4, sl
 8007416:	2205      	movs	r2, #5
 8007418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800741c:	4851      	ldr	r0, [pc, #324]	; (8007564 <_svfiprintf_r+0x1ec>)
 800741e:	f7f8 fee7 	bl	80001f0 <memchr>
 8007422:	9a04      	ldr	r2, [sp, #16]
 8007424:	b9d8      	cbnz	r0, 800745e <_svfiprintf_r+0xe6>
 8007426:	06d0      	lsls	r0, r2, #27
 8007428:	bf44      	itt	mi
 800742a:	2320      	movmi	r3, #32
 800742c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007430:	0711      	lsls	r1, r2, #28
 8007432:	bf44      	itt	mi
 8007434:	232b      	movmi	r3, #43	; 0x2b
 8007436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800743a:	f89a 3000 	ldrb.w	r3, [sl]
 800743e:	2b2a      	cmp	r3, #42	; 0x2a
 8007440:	d015      	beq.n	800746e <_svfiprintf_r+0xf6>
 8007442:	9a07      	ldr	r2, [sp, #28]
 8007444:	4654      	mov	r4, sl
 8007446:	2000      	movs	r0, #0
 8007448:	f04f 0c0a 	mov.w	ip, #10
 800744c:	4621      	mov	r1, r4
 800744e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007452:	3b30      	subs	r3, #48	; 0x30
 8007454:	2b09      	cmp	r3, #9
 8007456:	d94e      	bls.n	80074f6 <_svfiprintf_r+0x17e>
 8007458:	b1b0      	cbz	r0, 8007488 <_svfiprintf_r+0x110>
 800745a:	9207      	str	r2, [sp, #28]
 800745c:	e014      	b.n	8007488 <_svfiprintf_r+0x110>
 800745e:	eba0 0308 	sub.w	r3, r0, r8
 8007462:	fa09 f303 	lsl.w	r3, r9, r3
 8007466:	4313      	orrs	r3, r2
 8007468:	9304      	str	r3, [sp, #16]
 800746a:	46a2      	mov	sl, r4
 800746c:	e7d2      	b.n	8007414 <_svfiprintf_r+0x9c>
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	1d19      	adds	r1, r3, #4
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	9103      	str	r1, [sp, #12]
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfbb      	ittet	lt
 800747a:	425b      	neglt	r3, r3
 800747c:	f042 0202 	orrlt.w	r2, r2, #2
 8007480:	9307      	strge	r3, [sp, #28]
 8007482:	9307      	strlt	r3, [sp, #28]
 8007484:	bfb8      	it	lt
 8007486:	9204      	strlt	r2, [sp, #16]
 8007488:	7823      	ldrb	r3, [r4, #0]
 800748a:	2b2e      	cmp	r3, #46	; 0x2e
 800748c:	d10c      	bne.n	80074a8 <_svfiprintf_r+0x130>
 800748e:	7863      	ldrb	r3, [r4, #1]
 8007490:	2b2a      	cmp	r3, #42	; 0x2a
 8007492:	d135      	bne.n	8007500 <_svfiprintf_r+0x188>
 8007494:	9b03      	ldr	r3, [sp, #12]
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	9203      	str	r2, [sp, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	bfb8      	it	lt
 80074a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80074a4:	3402      	adds	r4, #2
 80074a6:	9305      	str	r3, [sp, #20]
 80074a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007574 <_svfiprintf_r+0x1fc>
 80074ac:	7821      	ldrb	r1, [r4, #0]
 80074ae:	2203      	movs	r2, #3
 80074b0:	4650      	mov	r0, sl
 80074b2:	f7f8 fe9d 	bl	80001f0 <memchr>
 80074b6:	b140      	cbz	r0, 80074ca <_svfiprintf_r+0x152>
 80074b8:	2340      	movs	r3, #64	; 0x40
 80074ba:	eba0 000a 	sub.w	r0, r0, sl
 80074be:	fa03 f000 	lsl.w	r0, r3, r0
 80074c2:	9b04      	ldr	r3, [sp, #16]
 80074c4:	4303      	orrs	r3, r0
 80074c6:	3401      	adds	r4, #1
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ce:	4826      	ldr	r0, [pc, #152]	; (8007568 <_svfiprintf_r+0x1f0>)
 80074d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074d4:	2206      	movs	r2, #6
 80074d6:	f7f8 fe8b 	bl	80001f0 <memchr>
 80074da:	2800      	cmp	r0, #0
 80074dc:	d038      	beq.n	8007550 <_svfiprintf_r+0x1d8>
 80074de:	4b23      	ldr	r3, [pc, #140]	; (800756c <_svfiprintf_r+0x1f4>)
 80074e0:	bb1b      	cbnz	r3, 800752a <_svfiprintf_r+0x1b2>
 80074e2:	9b03      	ldr	r3, [sp, #12]
 80074e4:	3307      	adds	r3, #7
 80074e6:	f023 0307 	bic.w	r3, r3, #7
 80074ea:	3308      	adds	r3, #8
 80074ec:	9303      	str	r3, [sp, #12]
 80074ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074f0:	4433      	add	r3, r6
 80074f2:	9309      	str	r3, [sp, #36]	; 0x24
 80074f4:	e767      	b.n	80073c6 <_svfiprintf_r+0x4e>
 80074f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80074fa:	460c      	mov	r4, r1
 80074fc:	2001      	movs	r0, #1
 80074fe:	e7a5      	b.n	800744c <_svfiprintf_r+0xd4>
 8007500:	2300      	movs	r3, #0
 8007502:	3401      	adds	r4, #1
 8007504:	9305      	str	r3, [sp, #20]
 8007506:	4619      	mov	r1, r3
 8007508:	f04f 0c0a 	mov.w	ip, #10
 800750c:	4620      	mov	r0, r4
 800750e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007512:	3a30      	subs	r2, #48	; 0x30
 8007514:	2a09      	cmp	r2, #9
 8007516:	d903      	bls.n	8007520 <_svfiprintf_r+0x1a8>
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0c5      	beq.n	80074a8 <_svfiprintf_r+0x130>
 800751c:	9105      	str	r1, [sp, #20]
 800751e:	e7c3      	b.n	80074a8 <_svfiprintf_r+0x130>
 8007520:	fb0c 2101 	mla	r1, ip, r1, r2
 8007524:	4604      	mov	r4, r0
 8007526:	2301      	movs	r3, #1
 8007528:	e7f0      	b.n	800750c <_svfiprintf_r+0x194>
 800752a:	ab03      	add	r3, sp, #12
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	462a      	mov	r2, r5
 8007530:	4b0f      	ldr	r3, [pc, #60]	; (8007570 <_svfiprintf_r+0x1f8>)
 8007532:	a904      	add	r1, sp, #16
 8007534:	4638      	mov	r0, r7
 8007536:	f3af 8000 	nop.w
 800753a:	1c42      	adds	r2, r0, #1
 800753c:	4606      	mov	r6, r0
 800753e:	d1d6      	bne.n	80074ee <_svfiprintf_r+0x176>
 8007540:	89ab      	ldrh	r3, [r5, #12]
 8007542:	065b      	lsls	r3, r3, #25
 8007544:	f53f af2c 	bmi.w	80073a0 <_svfiprintf_r+0x28>
 8007548:	9809      	ldr	r0, [sp, #36]	; 0x24
 800754a:	b01d      	add	sp, #116	; 0x74
 800754c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007550:	ab03      	add	r3, sp, #12
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	462a      	mov	r2, r5
 8007556:	4b06      	ldr	r3, [pc, #24]	; (8007570 <_svfiprintf_r+0x1f8>)
 8007558:	a904      	add	r1, sp, #16
 800755a:	4638      	mov	r0, r7
 800755c:	f000 fba6 	bl	8007cac <_printf_i>
 8007560:	e7eb      	b.n	800753a <_svfiprintf_r+0x1c2>
 8007562:	bf00      	nop
 8007564:	0800918d 	.word	0x0800918d
 8007568:	08009197 	.word	0x08009197
 800756c:	00000000 	.word	0x00000000
 8007570:	080072c1 	.word	0x080072c1
 8007574:	08009193 	.word	0x08009193

08007578 <_sungetc_r>:
 8007578:	b538      	push	{r3, r4, r5, lr}
 800757a:	1c4b      	adds	r3, r1, #1
 800757c:	4614      	mov	r4, r2
 800757e:	d103      	bne.n	8007588 <_sungetc_r+0x10>
 8007580:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007584:	4628      	mov	r0, r5
 8007586:	bd38      	pop	{r3, r4, r5, pc}
 8007588:	8993      	ldrh	r3, [r2, #12]
 800758a:	f023 0320 	bic.w	r3, r3, #32
 800758e:	8193      	strh	r3, [r2, #12]
 8007590:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007592:	6852      	ldr	r2, [r2, #4]
 8007594:	b2cd      	uxtb	r5, r1
 8007596:	b18b      	cbz	r3, 80075bc <_sungetc_r+0x44>
 8007598:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800759a:	4293      	cmp	r3, r2
 800759c:	dd08      	ble.n	80075b0 <_sungetc_r+0x38>
 800759e:	6823      	ldr	r3, [r4, #0]
 80075a0:	1e5a      	subs	r2, r3, #1
 80075a2:	6022      	str	r2, [r4, #0]
 80075a4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80075a8:	6863      	ldr	r3, [r4, #4]
 80075aa:	3301      	adds	r3, #1
 80075ac:	6063      	str	r3, [r4, #4]
 80075ae:	e7e9      	b.n	8007584 <_sungetc_r+0xc>
 80075b0:	4621      	mov	r1, r4
 80075b2:	f000 fec1 	bl	8008338 <__submore>
 80075b6:	2800      	cmp	r0, #0
 80075b8:	d0f1      	beq.n	800759e <_sungetc_r+0x26>
 80075ba:	e7e1      	b.n	8007580 <_sungetc_r+0x8>
 80075bc:	6921      	ldr	r1, [r4, #16]
 80075be:	6823      	ldr	r3, [r4, #0]
 80075c0:	b151      	cbz	r1, 80075d8 <_sungetc_r+0x60>
 80075c2:	4299      	cmp	r1, r3
 80075c4:	d208      	bcs.n	80075d8 <_sungetc_r+0x60>
 80075c6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80075ca:	42a9      	cmp	r1, r5
 80075cc:	d104      	bne.n	80075d8 <_sungetc_r+0x60>
 80075ce:	3b01      	subs	r3, #1
 80075d0:	3201      	adds	r2, #1
 80075d2:	6023      	str	r3, [r4, #0]
 80075d4:	6062      	str	r2, [r4, #4]
 80075d6:	e7d5      	b.n	8007584 <_sungetc_r+0xc>
 80075d8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80075dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075e0:	6363      	str	r3, [r4, #52]	; 0x34
 80075e2:	2303      	movs	r3, #3
 80075e4:	63a3      	str	r3, [r4, #56]	; 0x38
 80075e6:	4623      	mov	r3, r4
 80075e8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80075ec:	6023      	str	r3, [r4, #0]
 80075ee:	2301      	movs	r3, #1
 80075f0:	e7dc      	b.n	80075ac <_sungetc_r+0x34>

080075f2 <__ssrefill_r>:
 80075f2:	b510      	push	{r4, lr}
 80075f4:	460c      	mov	r4, r1
 80075f6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80075f8:	b169      	cbz	r1, 8007616 <__ssrefill_r+0x24>
 80075fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075fe:	4299      	cmp	r1, r3
 8007600:	d001      	beq.n	8007606 <__ssrefill_r+0x14>
 8007602:	f7ff fd7d 	bl	8007100 <_free_r>
 8007606:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007608:	6063      	str	r3, [r4, #4]
 800760a:	2000      	movs	r0, #0
 800760c:	6360      	str	r0, [r4, #52]	; 0x34
 800760e:	b113      	cbz	r3, 8007616 <__ssrefill_r+0x24>
 8007610:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007612:	6023      	str	r3, [r4, #0]
 8007614:	bd10      	pop	{r4, pc}
 8007616:	6923      	ldr	r3, [r4, #16]
 8007618:	6023      	str	r3, [r4, #0]
 800761a:	2300      	movs	r3, #0
 800761c:	6063      	str	r3, [r4, #4]
 800761e:	89a3      	ldrh	r3, [r4, #12]
 8007620:	f043 0320 	orr.w	r3, r3, #32
 8007624:	81a3      	strh	r3, [r4, #12]
 8007626:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800762a:	e7f3      	b.n	8007614 <__ssrefill_r+0x22>

0800762c <__ssvfiscanf_r>:
 800762c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007630:	460c      	mov	r4, r1
 8007632:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007636:	2100      	movs	r1, #0
 8007638:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800763c:	49a6      	ldr	r1, [pc, #664]	; (80078d8 <__ssvfiscanf_r+0x2ac>)
 800763e:	91a0      	str	r1, [sp, #640]	; 0x280
 8007640:	f10d 0804 	add.w	r8, sp, #4
 8007644:	49a5      	ldr	r1, [pc, #660]	; (80078dc <__ssvfiscanf_r+0x2b0>)
 8007646:	4fa6      	ldr	r7, [pc, #664]	; (80078e0 <__ssvfiscanf_r+0x2b4>)
 8007648:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80078e4 <__ssvfiscanf_r+0x2b8>
 800764c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007650:	4606      	mov	r6, r0
 8007652:	91a1      	str	r1, [sp, #644]	; 0x284
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	7813      	ldrb	r3, [r2, #0]
 8007658:	2b00      	cmp	r3, #0
 800765a:	f000 815a 	beq.w	8007912 <__ssvfiscanf_r+0x2e6>
 800765e:	5dd9      	ldrb	r1, [r3, r7]
 8007660:	f011 0108 	ands.w	r1, r1, #8
 8007664:	f102 0501 	add.w	r5, r2, #1
 8007668:	d019      	beq.n	800769e <__ssvfiscanf_r+0x72>
 800766a:	6863      	ldr	r3, [r4, #4]
 800766c:	2b00      	cmp	r3, #0
 800766e:	dd0f      	ble.n	8007690 <__ssvfiscanf_r+0x64>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	781a      	ldrb	r2, [r3, #0]
 8007674:	5cba      	ldrb	r2, [r7, r2]
 8007676:	0712      	lsls	r2, r2, #28
 8007678:	d401      	bmi.n	800767e <__ssvfiscanf_r+0x52>
 800767a:	462a      	mov	r2, r5
 800767c:	e7eb      	b.n	8007656 <__ssvfiscanf_r+0x2a>
 800767e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007680:	3201      	adds	r2, #1
 8007682:	9245      	str	r2, [sp, #276]	; 0x114
 8007684:	6862      	ldr	r2, [r4, #4]
 8007686:	3301      	adds	r3, #1
 8007688:	3a01      	subs	r2, #1
 800768a:	6062      	str	r2, [r4, #4]
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	e7ec      	b.n	800766a <__ssvfiscanf_r+0x3e>
 8007690:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007692:	4621      	mov	r1, r4
 8007694:	4630      	mov	r0, r6
 8007696:	4798      	blx	r3
 8007698:	2800      	cmp	r0, #0
 800769a:	d0e9      	beq.n	8007670 <__ssvfiscanf_r+0x44>
 800769c:	e7ed      	b.n	800767a <__ssvfiscanf_r+0x4e>
 800769e:	2b25      	cmp	r3, #37	; 0x25
 80076a0:	d012      	beq.n	80076c8 <__ssvfiscanf_r+0x9c>
 80076a2:	469a      	mov	sl, r3
 80076a4:	6863      	ldr	r3, [r4, #4]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f340 8091 	ble.w	80077ce <__ssvfiscanf_r+0x1a2>
 80076ac:	6822      	ldr	r2, [r4, #0]
 80076ae:	7813      	ldrb	r3, [r2, #0]
 80076b0:	4553      	cmp	r3, sl
 80076b2:	f040 812e 	bne.w	8007912 <__ssvfiscanf_r+0x2e6>
 80076b6:	6863      	ldr	r3, [r4, #4]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	6063      	str	r3, [r4, #4]
 80076bc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80076be:	3201      	adds	r2, #1
 80076c0:	3301      	adds	r3, #1
 80076c2:	6022      	str	r2, [r4, #0]
 80076c4:	9345      	str	r3, [sp, #276]	; 0x114
 80076c6:	e7d8      	b.n	800767a <__ssvfiscanf_r+0x4e>
 80076c8:	9141      	str	r1, [sp, #260]	; 0x104
 80076ca:	9143      	str	r1, [sp, #268]	; 0x10c
 80076cc:	7853      	ldrb	r3, [r2, #1]
 80076ce:	2b2a      	cmp	r3, #42	; 0x2a
 80076d0:	bf02      	ittt	eq
 80076d2:	2310      	moveq	r3, #16
 80076d4:	1c95      	addeq	r5, r2, #2
 80076d6:	9341      	streq	r3, [sp, #260]	; 0x104
 80076d8:	220a      	movs	r2, #10
 80076da:	46aa      	mov	sl, r5
 80076dc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80076e0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80076e4:	2b09      	cmp	r3, #9
 80076e6:	d91d      	bls.n	8007724 <__ssvfiscanf_r+0xf8>
 80076e8:	487e      	ldr	r0, [pc, #504]	; (80078e4 <__ssvfiscanf_r+0x2b8>)
 80076ea:	2203      	movs	r2, #3
 80076ec:	f7f8 fd80 	bl	80001f0 <memchr>
 80076f0:	b140      	cbz	r0, 8007704 <__ssvfiscanf_r+0xd8>
 80076f2:	2301      	movs	r3, #1
 80076f4:	eba0 0009 	sub.w	r0, r0, r9
 80076f8:	fa03 f000 	lsl.w	r0, r3, r0
 80076fc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80076fe:	4318      	orrs	r0, r3
 8007700:	9041      	str	r0, [sp, #260]	; 0x104
 8007702:	4655      	mov	r5, sl
 8007704:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007708:	2b78      	cmp	r3, #120	; 0x78
 800770a:	d806      	bhi.n	800771a <__ssvfiscanf_r+0xee>
 800770c:	2b57      	cmp	r3, #87	; 0x57
 800770e:	d810      	bhi.n	8007732 <__ssvfiscanf_r+0x106>
 8007710:	2b25      	cmp	r3, #37	; 0x25
 8007712:	d0c6      	beq.n	80076a2 <__ssvfiscanf_r+0x76>
 8007714:	d856      	bhi.n	80077c4 <__ssvfiscanf_r+0x198>
 8007716:	2b00      	cmp	r3, #0
 8007718:	d064      	beq.n	80077e4 <__ssvfiscanf_r+0x1b8>
 800771a:	2303      	movs	r3, #3
 800771c:	9347      	str	r3, [sp, #284]	; 0x11c
 800771e:	230a      	movs	r3, #10
 8007720:	9342      	str	r3, [sp, #264]	; 0x108
 8007722:	e071      	b.n	8007808 <__ssvfiscanf_r+0x1dc>
 8007724:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007726:	fb02 1103 	mla	r1, r2, r3, r1
 800772a:	3930      	subs	r1, #48	; 0x30
 800772c:	9143      	str	r1, [sp, #268]	; 0x10c
 800772e:	4655      	mov	r5, sl
 8007730:	e7d3      	b.n	80076da <__ssvfiscanf_r+0xae>
 8007732:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007736:	2a20      	cmp	r2, #32
 8007738:	d8ef      	bhi.n	800771a <__ssvfiscanf_r+0xee>
 800773a:	a101      	add	r1, pc, #4	; (adr r1, 8007740 <__ssvfiscanf_r+0x114>)
 800773c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007740:	080077f3 	.word	0x080077f3
 8007744:	0800771b 	.word	0x0800771b
 8007748:	0800771b 	.word	0x0800771b
 800774c:	08007851 	.word	0x08007851
 8007750:	0800771b 	.word	0x0800771b
 8007754:	0800771b 	.word	0x0800771b
 8007758:	0800771b 	.word	0x0800771b
 800775c:	0800771b 	.word	0x0800771b
 8007760:	0800771b 	.word	0x0800771b
 8007764:	0800771b 	.word	0x0800771b
 8007768:	0800771b 	.word	0x0800771b
 800776c:	08007867 	.word	0x08007867
 8007770:	0800783d 	.word	0x0800783d
 8007774:	080077cb 	.word	0x080077cb
 8007778:	080077cb 	.word	0x080077cb
 800777c:	080077cb 	.word	0x080077cb
 8007780:	0800771b 	.word	0x0800771b
 8007784:	08007841 	.word	0x08007841
 8007788:	0800771b 	.word	0x0800771b
 800778c:	0800771b 	.word	0x0800771b
 8007790:	0800771b 	.word	0x0800771b
 8007794:	0800771b 	.word	0x0800771b
 8007798:	08007877 	.word	0x08007877
 800779c:	08007849 	.word	0x08007849
 80077a0:	080077eb 	.word	0x080077eb
 80077a4:	0800771b 	.word	0x0800771b
 80077a8:	0800771b 	.word	0x0800771b
 80077ac:	08007873 	.word	0x08007873
 80077b0:	0800771b 	.word	0x0800771b
 80077b4:	0800783d 	.word	0x0800783d
 80077b8:	0800771b 	.word	0x0800771b
 80077bc:	0800771b 	.word	0x0800771b
 80077c0:	080077f3 	.word	0x080077f3
 80077c4:	3b45      	subs	r3, #69	; 0x45
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d8a7      	bhi.n	800771a <__ssvfiscanf_r+0xee>
 80077ca:	2305      	movs	r3, #5
 80077cc:	e01b      	b.n	8007806 <__ssvfiscanf_r+0x1da>
 80077ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80077d0:	4621      	mov	r1, r4
 80077d2:	4630      	mov	r0, r6
 80077d4:	4798      	blx	r3
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f43f af68 	beq.w	80076ac <__ssvfiscanf_r+0x80>
 80077dc:	9844      	ldr	r0, [sp, #272]	; 0x110
 80077de:	2800      	cmp	r0, #0
 80077e0:	f040 808d 	bne.w	80078fe <__ssvfiscanf_r+0x2d2>
 80077e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077e8:	e08f      	b.n	800790a <__ssvfiscanf_r+0x2de>
 80077ea:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80077ec:	f042 0220 	orr.w	r2, r2, #32
 80077f0:	9241      	str	r2, [sp, #260]	; 0x104
 80077f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80077f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077f8:	9241      	str	r2, [sp, #260]	; 0x104
 80077fa:	2210      	movs	r2, #16
 80077fc:	2b6f      	cmp	r3, #111	; 0x6f
 80077fe:	9242      	str	r2, [sp, #264]	; 0x108
 8007800:	bf34      	ite	cc
 8007802:	2303      	movcc	r3, #3
 8007804:	2304      	movcs	r3, #4
 8007806:	9347      	str	r3, [sp, #284]	; 0x11c
 8007808:	6863      	ldr	r3, [r4, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	dd42      	ble.n	8007894 <__ssvfiscanf_r+0x268>
 800780e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007810:	0659      	lsls	r1, r3, #25
 8007812:	d404      	bmi.n	800781e <__ssvfiscanf_r+0x1f2>
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	781a      	ldrb	r2, [r3, #0]
 8007818:	5cba      	ldrb	r2, [r7, r2]
 800781a:	0712      	lsls	r2, r2, #28
 800781c:	d441      	bmi.n	80078a2 <__ssvfiscanf_r+0x276>
 800781e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007820:	2b02      	cmp	r3, #2
 8007822:	dc50      	bgt.n	80078c6 <__ssvfiscanf_r+0x29a>
 8007824:	466b      	mov	r3, sp
 8007826:	4622      	mov	r2, r4
 8007828:	a941      	add	r1, sp, #260	; 0x104
 800782a:	4630      	mov	r0, r6
 800782c:	f000 fb64 	bl	8007ef8 <_scanf_chars>
 8007830:	2801      	cmp	r0, #1
 8007832:	d06e      	beq.n	8007912 <__ssvfiscanf_r+0x2e6>
 8007834:	2802      	cmp	r0, #2
 8007836:	f47f af20 	bne.w	800767a <__ssvfiscanf_r+0x4e>
 800783a:	e7cf      	b.n	80077dc <__ssvfiscanf_r+0x1b0>
 800783c:	220a      	movs	r2, #10
 800783e:	e7dd      	b.n	80077fc <__ssvfiscanf_r+0x1d0>
 8007840:	2300      	movs	r3, #0
 8007842:	9342      	str	r3, [sp, #264]	; 0x108
 8007844:	2303      	movs	r3, #3
 8007846:	e7de      	b.n	8007806 <__ssvfiscanf_r+0x1da>
 8007848:	2308      	movs	r3, #8
 800784a:	9342      	str	r3, [sp, #264]	; 0x108
 800784c:	2304      	movs	r3, #4
 800784e:	e7da      	b.n	8007806 <__ssvfiscanf_r+0x1da>
 8007850:	4629      	mov	r1, r5
 8007852:	4640      	mov	r0, r8
 8007854:	f000 fcc4 	bl	80081e0 <__sccl>
 8007858:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800785a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800785e:	9341      	str	r3, [sp, #260]	; 0x104
 8007860:	4605      	mov	r5, r0
 8007862:	2301      	movs	r3, #1
 8007864:	e7cf      	b.n	8007806 <__ssvfiscanf_r+0x1da>
 8007866:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800786c:	9341      	str	r3, [sp, #260]	; 0x104
 800786e:	2300      	movs	r3, #0
 8007870:	e7c9      	b.n	8007806 <__ssvfiscanf_r+0x1da>
 8007872:	2302      	movs	r3, #2
 8007874:	e7c7      	b.n	8007806 <__ssvfiscanf_r+0x1da>
 8007876:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007878:	06c3      	lsls	r3, r0, #27
 800787a:	f53f aefe 	bmi.w	800767a <__ssvfiscanf_r+0x4e>
 800787e:	9b00      	ldr	r3, [sp, #0]
 8007880:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007882:	1d19      	adds	r1, r3, #4
 8007884:	9100      	str	r1, [sp, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f010 0f01 	tst.w	r0, #1
 800788c:	bf14      	ite	ne
 800788e:	801a      	strhne	r2, [r3, #0]
 8007890:	601a      	streq	r2, [r3, #0]
 8007892:	e6f2      	b.n	800767a <__ssvfiscanf_r+0x4e>
 8007894:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007896:	4621      	mov	r1, r4
 8007898:	4630      	mov	r0, r6
 800789a:	4798      	blx	r3
 800789c:	2800      	cmp	r0, #0
 800789e:	d0b6      	beq.n	800780e <__ssvfiscanf_r+0x1e2>
 80078a0:	e79c      	b.n	80077dc <__ssvfiscanf_r+0x1b0>
 80078a2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80078a4:	3201      	adds	r2, #1
 80078a6:	9245      	str	r2, [sp, #276]	; 0x114
 80078a8:	6862      	ldr	r2, [r4, #4]
 80078aa:	3a01      	subs	r2, #1
 80078ac:	2a00      	cmp	r2, #0
 80078ae:	6062      	str	r2, [r4, #4]
 80078b0:	dd02      	ble.n	80078b8 <__ssvfiscanf_r+0x28c>
 80078b2:	3301      	adds	r3, #1
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	e7ad      	b.n	8007814 <__ssvfiscanf_r+0x1e8>
 80078b8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80078ba:	4621      	mov	r1, r4
 80078bc:	4630      	mov	r0, r6
 80078be:	4798      	blx	r3
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d0a7      	beq.n	8007814 <__ssvfiscanf_r+0x1e8>
 80078c4:	e78a      	b.n	80077dc <__ssvfiscanf_r+0x1b0>
 80078c6:	2b04      	cmp	r3, #4
 80078c8:	dc0e      	bgt.n	80078e8 <__ssvfiscanf_r+0x2bc>
 80078ca:	466b      	mov	r3, sp
 80078cc:	4622      	mov	r2, r4
 80078ce:	a941      	add	r1, sp, #260	; 0x104
 80078d0:	4630      	mov	r0, r6
 80078d2:	f000 fb6b 	bl	8007fac <_scanf_i>
 80078d6:	e7ab      	b.n	8007830 <__ssvfiscanf_r+0x204>
 80078d8:	08007579 	.word	0x08007579
 80078dc:	080075f3 	.word	0x080075f3
 80078e0:	0800908d 	.word	0x0800908d
 80078e4:	08009193 	.word	0x08009193
 80078e8:	4b0b      	ldr	r3, [pc, #44]	; (8007918 <__ssvfiscanf_r+0x2ec>)
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f43f aec5 	beq.w	800767a <__ssvfiscanf_r+0x4e>
 80078f0:	466b      	mov	r3, sp
 80078f2:	4622      	mov	r2, r4
 80078f4:	a941      	add	r1, sp, #260	; 0x104
 80078f6:	4630      	mov	r0, r6
 80078f8:	f3af 8000 	nop.w
 80078fc:	e798      	b.n	8007830 <__ssvfiscanf_r+0x204>
 80078fe:	89a3      	ldrh	r3, [r4, #12]
 8007900:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007904:	bf18      	it	ne
 8007906:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800790a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800790e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007912:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007914:	e7f9      	b.n	800790a <__ssvfiscanf_r+0x2de>
 8007916:	bf00      	nop
 8007918:	00000000 	.word	0x00000000

0800791c <__sfputc_r>:
 800791c:	6893      	ldr	r3, [r2, #8]
 800791e:	3b01      	subs	r3, #1
 8007920:	2b00      	cmp	r3, #0
 8007922:	b410      	push	{r4}
 8007924:	6093      	str	r3, [r2, #8]
 8007926:	da08      	bge.n	800793a <__sfputc_r+0x1e>
 8007928:	6994      	ldr	r4, [r2, #24]
 800792a:	42a3      	cmp	r3, r4
 800792c:	db01      	blt.n	8007932 <__sfputc_r+0x16>
 800792e:	290a      	cmp	r1, #10
 8007930:	d103      	bne.n	800793a <__sfputc_r+0x1e>
 8007932:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007936:	f000 bd39 	b.w	80083ac <__swbuf_r>
 800793a:	6813      	ldr	r3, [r2, #0]
 800793c:	1c58      	adds	r0, r3, #1
 800793e:	6010      	str	r0, [r2, #0]
 8007940:	7019      	strb	r1, [r3, #0]
 8007942:	4608      	mov	r0, r1
 8007944:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007948:	4770      	bx	lr

0800794a <__sfputs_r>:
 800794a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800794c:	4606      	mov	r6, r0
 800794e:	460f      	mov	r7, r1
 8007950:	4614      	mov	r4, r2
 8007952:	18d5      	adds	r5, r2, r3
 8007954:	42ac      	cmp	r4, r5
 8007956:	d101      	bne.n	800795c <__sfputs_r+0x12>
 8007958:	2000      	movs	r0, #0
 800795a:	e007      	b.n	800796c <__sfputs_r+0x22>
 800795c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007960:	463a      	mov	r2, r7
 8007962:	4630      	mov	r0, r6
 8007964:	f7ff ffda 	bl	800791c <__sfputc_r>
 8007968:	1c43      	adds	r3, r0, #1
 800796a:	d1f3      	bne.n	8007954 <__sfputs_r+0xa>
 800796c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007970 <_vfiprintf_r>:
 8007970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007974:	460d      	mov	r5, r1
 8007976:	b09d      	sub	sp, #116	; 0x74
 8007978:	4614      	mov	r4, r2
 800797a:	4698      	mov	r8, r3
 800797c:	4606      	mov	r6, r0
 800797e:	b118      	cbz	r0, 8007988 <_vfiprintf_r+0x18>
 8007980:	6983      	ldr	r3, [r0, #24]
 8007982:	b90b      	cbnz	r3, 8007988 <_vfiprintf_r+0x18>
 8007984:	f000 fef4 	bl	8008770 <__sinit>
 8007988:	4b89      	ldr	r3, [pc, #548]	; (8007bb0 <_vfiprintf_r+0x240>)
 800798a:	429d      	cmp	r5, r3
 800798c:	d11b      	bne.n	80079c6 <_vfiprintf_r+0x56>
 800798e:	6875      	ldr	r5, [r6, #4]
 8007990:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007992:	07d9      	lsls	r1, r3, #31
 8007994:	d405      	bmi.n	80079a2 <_vfiprintf_r+0x32>
 8007996:	89ab      	ldrh	r3, [r5, #12]
 8007998:	059a      	lsls	r2, r3, #22
 800799a:	d402      	bmi.n	80079a2 <_vfiprintf_r+0x32>
 800799c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800799e:	f000 ff85 	bl	80088ac <__retarget_lock_acquire_recursive>
 80079a2:	89ab      	ldrh	r3, [r5, #12]
 80079a4:	071b      	lsls	r3, r3, #28
 80079a6:	d501      	bpl.n	80079ac <_vfiprintf_r+0x3c>
 80079a8:	692b      	ldr	r3, [r5, #16]
 80079aa:	b9eb      	cbnz	r3, 80079e8 <_vfiprintf_r+0x78>
 80079ac:	4629      	mov	r1, r5
 80079ae:	4630      	mov	r0, r6
 80079b0:	f000 fd4e 	bl	8008450 <__swsetup_r>
 80079b4:	b1c0      	cbz	r0, 80079e8 <_vfiprintf_r+0x78>
 80079b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079b8:	07dc      	lsls	r4, r3, #31
 80079ba:	d50e      	bpl.n	80079da <_vfiprintf_r+0x6a>
 80079bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079c0:	b01d      	add	sp, #116	; 0x74
 80079c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c6:	4b7b      	ldr	r3, [pc, #492]	; (8007bb4 <_vfiprintf_r+0x244>)
 80079c8:	429d      	cmp	r5, r3
 80079ca:	d101      	bne.n	80079d0 <_vfiprintf_r+0x60>
 80079cc:	68b5      	ldr	r5, [r6, #8]
 80079ce:	e7df      	b.n	8007990 <_vfiprintf_r+0x20>
 80079d0:	4b79      	ldr	r3, [pc, #484]	; (8007bb8 <_vfiprintf_r+0x248>)
 80079d2:	429d      	cmp	r5, r3
 80079d4:	bf08      	it	eq
 80079d6:	68f5      	ldreq	r5, [r6, #12]
 80079d8:	e7da      	b.n	8007990 <_vfiprintf_r+0x20>
 80079da:	89ab      	ldrh	r3, [r5, #12]
 80079dc:	0598      	lsls	r0, r3, #22
 80079de:	d4ed      	bmi.n	80079bc <_vfiprintf_r+0x4c>
 80079e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079e2:	f000 ff64 	bl	80088ae <__retarget_lock_release_recursive>
 80079e6:	e7e9      	b.n	80079bc <_vfiprintf_r+0x4c>
 80079e8:	2300      	movs	r3, #0
 80079ea:	9309      	str	r3, [sp, #36]	; 0x24
 80079ec:	2320      	movs	r3, #32
 80079ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80079f6:	2330      	movs	r3, #48	; 0x30
 80079f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007bbc <_vfiprintf_r+0x24c>
 80079fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a00:	f04f 0901 	mov.w	r9, #1
 8007a04:	4623      	mov	r3, r4
 8007a06:	469a      	mov	sl, r3
 8007a08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a0c:	b10a      	cbz	r2, 8007a12 <_vfiprintf_r+0xa2>
 8007a0e:	2a25      	cmp	r2, #37	; 0x25
 8007a10:	d1f9      	bne.n	8007a06 <_vfiprintf_r+0x96>
 8007a12:	ebba 0b04 	subs.w	fp, sl, r4
 8007a16:	d00b      	beq.n	8007a30 <_vfiprintf_r+0xc0>
 8007a18:	465b      	mov	r3, fp
 8007a1a:	4622      	mov	r2, r4
 8007a1c:	4629      	mov	r1, r5
 8007a1e:	4630      	mov	r0, r6
 8007a20:	f7ff ff93 	bl	800794a <__sfputs_r>
 8007a24:	3001      	adds	r0, #1
 8007a26:	f000 80aa 	beq.w	8007b7e <_vfiprintf_r+0x20e>
 8007a2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a2c:	445a      	add	r2, fp
 8007a2e:	9209      	str	r2, [sp, #36]	; 0x24
 8007a30:	f89a 3000 	ldrb.w	r3, [sl]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f000 80a2 	beq.w	8007b7e <_vfiprintf_r+0x20e>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a44:	f10a 0a01 	add.w	sl, sl, #1
 8007a48:	9304      	str	r3, [sp, #16]
 8007a4a:	9307      	str	r3, [sp, #28]
 8007a4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a50:	931a      	str	r3, [sp, #104]	; 0x68
 8007a52:	4654      	mov	r4, sl
 8007a54:	2205      	movs	r2, #5
 8007a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a5a:	4858      	ldr	r0, [pc, #352]	; (8007bbc <_vfiprintf_r+0x24c>)
 8007a5c:	f7f8 fbc8 	bl	80001f0 <memchr>
 8007a60:	9a04      	ldr	r2, [sp, #16]
 8007a62:	b9d8      	cbnz	r0, 8007a9c <_vfiprintf_r+0x12c>
 8007a64:	06d1      	lsls	r1, r2, #27
 8007a66:	bf44      	itt	mi
 8007a68:	2320      	movmi	r3, #32
 8007a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a6e:	0713      	lsls	r3, r2, #28
 8007a70:	bf44      	itt	mi
 8007a72:	232b      	movmi	r3, #43	; 0x2b
 8007a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a78:	f89a 3000 	ldrb.w	r3, [sl]
 8007a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007a7e:	d015      	beq.n	8007aac <_vfiprintf_r+0x13c>
 8007a80:	9a07      	ldr	r2, [sp, #28]
 8007a82:	4654      	mov	r4, sl
 8007a84:	2000      	movs	r0, #0
 8007a86:	f04f 0c0a 	mov.w	ip, #10
 8007a8a:	4621      	mov	r1, r4
 8007a8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a90:	3b30      	subs	r3, #48	; 0x30
 8007a92:	2b09      	cmp	r3, #9
 8007a94:	d94e      	bls.n	8007b34 <_vfiprintf_r+0x1c4>
 8007a96:	b1b0      	cbz	r0, 8007ac6 <_vfiprintf_r+0x156>
 8007a98:	9207      	str	r2, [sp, #28]
 8007a9a:	e014      	b.n	8007ac6 <_vfiprintf_r+0x156>
 8007a9c:	eba0 0308 	sub.w	r3, r0, r8
 8007aa0:	fa09 f303 	lsl.w	r3, r9, r3
 8007aa4:	4313      	orrs	r3, r2
 8007aa6:	9304      	str	r3, [sp, #16]
 8007aa8:	46a2      	mov	sl, r4
 8007aaa:	e7d2      	b.n	8007a52 <_vfiprintf_r+0xe2>
 8007aac:	9b03      	ldr	r3, [sp, #12]
 8007aae:	1d19      	adds	r1, r3, #4
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	9103      	str	r1, [sp, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bfbb      	ittet	lt
 8007ab8:	425b      	neglt	r3, r3
 8007aba:	f042 0202 	orrlt.w	r2, r2, #2
 8007abe:	9307      	strge	r3, [sp, #28]
 8007ac0:	9307      	strlt	r3, [sp, #28]
 8007ac2:	bfb8      	it	lt
 8007ac4:	9204      	strlt	r2, [sp, #16]
 8007ac6:	7823      	ldrb	r3, [r4, #0]
 8007ac8:	2b2e      	cmp	r3, #46	; 0x2e
 8007aca:	d10c      	bne.n	8007ae6 <_vfiprintf_r+0x176>
 8007acc:	7863      	ldrb	r3, [r4, #1]
 8007ace:	2b2a      	cmp	r3, #42	; 0x2a
 8007ad0:	d135      	bne.n	8007b3e <_vfiprintf_r+0x1ce>
 8007ad2:	9b03      	ldr	r3, [sp, #12]
 8007ad4:	1d1a      	adds	r2, r3, #4
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	9203      	str	r2, [sp, #12]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	bfb8      	it	lt
 8007ade:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007ae2:	3402      	adds	r4, #2
 8007ae4:	9305      	str	r3, [sp, #20]
 8007ae6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007bcc <_vfiprintf_r+0x25c>
 8007aea:	7821      	ldrb	r1, [r4, #0]
 8007aec:	2203      	movs	r2, #3
 8007aee:	4650      	mov	r0, sl
 8007af0:	f7f8 fb7e 	bl	80001f0 <memchr>
 8007af4:	b140      	cbz	r0, 8007b08 <_vfiprintf_r+0x198>
 8007af6:	2340      	movs	r3, #64	; 0x40
 8007af8:	eba0 000a 	sub.w	r0, r0, sl
 8007afc:	fa03 f000 	lsl.w	r0, r3, r0
 8007b00:	9b04      	ldr	r3, [sp, #16]
 8007b02:	4303      	orrs	r3, r0
 8007b04:	3401      	adds	r4, #1
 8007b06:	9304      	str	r3, [sp, #16]
 8007b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b0c:	482c      	ldr	r0, [pc, #176]	; (8007bc0 <_vfiprintf_r+0x250>)
 8007b0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b12:	2206      	movs	r2, #6
 8007b14:	f7f8 fb6c 	bl	80001f0 <memchr>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	d03f      	beq.n	8007b9c <_vfiprintf_r+0x22c>
 8007b1c:	4b29      	ldr	r3, [pc, #164]	; (8007bc4 <_vfiprintf_r+0x254>)
 8007b1e:	bb1b      	cbnz	r3, 8007b68 <_vfiprintf_r+0x1f8>
 8007b20:	9b03      	ldr	r3, [sp, #12]
 8007b22:	3307      	adds	r3, #7
 8007b24:	f023 0307 	bic.w	r3, r3, #7
 8007b28:	3308      	adds	r3, #8
 8007b2a:	9303      	str	r3, [sp, #12]
 8007b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b2e:	443b      	add	r3, r7
 8007b30:	9309      	str	r3, [sp, #36]	; 0x24
 8007b32:	e767      	b.n	8007a04 <_vfiprintf_r+0x94>
 8007b34:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b38:	460c      	mov	r4, r1
 8007b3a:	2001      	movs	r0, #1
 8007b3c:	e7a5      	b.n	8007a8a <_vfiprintf_r+0x11a>
 8007b3e:	2300      	movs	r3, #0
 8007b40:	3401      	adds	r4, #1
 8007b42:	9305      	str	r3, [sp, #20]
 8007b44:	4619      	mov	r1, r3
 8007b46:	f04f 0c0a 	mov.w	ip, #10
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b50:	3a30      	subs	r2, #48	; 0x30
 8007b52:	2a09      	cmp	r2, #9
 8007b54:	d903      	bls.n	8007b5e <_vfiprintf_r+0x1ee>
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d0c5      	beq.n	8007ae6 <_vfiprintf_r+0x176>
 8007b5a:	9105      	str	r1, [sp, #20]
 8007b5c:	e7c3      	b.n	8007ae6 <_vfiprintf_r+0x176>
 8007b5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b62:	4604      	mov	r4, r0
 8007b64:	2301      	movs	r3, #1
 8007b66:	e7f0      	b.n	8007b4a <_vfiprintf_r+0x1da>
 8007b68:	ab03      	add	r3, sp, #12
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	462a      	mov	r2, r5
 8007b6e:	4b16      	ldr	r3, [pc, #88]	; (8007bc8 <_vfiprintf_r+0x258>)
 8007b70:	a904      	add	r1, sp, #16
 8007b72:	4630      	mov	r0, r6
 8007b74:	f3af 8000 	nop.w
 8007b78:	4607      	mov	r7, r0
 8007b7a:	1c78      	adds	r0, r7, #1
 8007b7c:	d1d6      	bne.n	8007b2c <_vfiprintf_r+0x1bc>
 8007b7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b80:	07d9      	lsls	r1, r3, #31
 8007b82:	d405      	bmi.n	8007b90 <_vfiprintf_r+0x220>
 8007b84:	89ab      	ldrh	r3, [r5, #12]
 8007b86:	059a      	lsls	r2, r3, #22
 8007b88:	d402      	bmi.n	8007b90 <_vfiprintf_r+0x220>
 8007b8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b8c:	f000 fe8f 	bl	80088ae <__retarget_lock_release_recursive>
 8007b90:	89ab      	ldrh	r3, [r5, #12]
 8007b92:	065b      	lsls	r3, r3, #25
 8007b94:	f53f af12 	bmi.w	80079bc <_vfiprintf_r+0x4c>
 8007b98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b9a:	e711      	b.n	80079c0 <_vfiprintf_r+0x50>
 8007b9c:	ab03      	add	r3, sp, #12
 8007b9e:	9300      	str	r3, [sp, #0]
 8007ba0:	462a      	mov	r2, r5
 8007ba2:	4b09      	ldr	r3, [pc, #36]	; (8007bc8 <_vfiprintf_r+0x258>)
 8007ba4:	a904      	add	r1, sp, #16
 8007ba6:	4630      	mov	r0, r6
 8007ba8:	f000 f880 	bl	8007cac <_printf_i>
 8007bac:	e7e4      	b.n	8007b78 <_vfiprintf_r+0x208>
 8007bae:	bf00      	nop
 8007bb0:	080091fc 	.word	0x080091fc
 8007bb4:	0800921c 	.word	0x0800921c
 8007bb8:	080091dc 	.word	0x080091dc
 8007bbc:	0800918d 	.word	0x0800918d
 8007bc0:	08009197 	.word	0x08009197
 8007bc4:	00000000 	.word	0x00000000
 8007bc8:	0800794b 	.word	0x0800794b
 8007bcc:	08009193 	.word	0x08009193

08007bd0 <_printf_common>:
 8007bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bd4:	4616      	mov	r6, r2
 8007bd6:	4699      	mov	r9, r3
 8007bd8:	688a      	ldr	r2, [r1, #8]
 8007bda:	690b      	ldr	r3, [r1, #16]
 8007bdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007be0:	4293      	cmp	r3, r2
 8007be2:	bfb8      	it	lt
 8007be4:	4613      	movlt	r3, r2
 8007be6:	6033      	str	r3, [r6, #0]
 8007be8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007bec:	4607      	mov	r7, r0
 8007bee:	460c      	mov	r4, r1
 8007bf0:	b10a      	cbz	r2, 8007bf6 <_printf_common+0x26>
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	6033      	str	r3, [r6, #0]
 8007bf6:	6823      	ldr	r3, [r4, #0]
 8007bf8:	0699      	lsls	r1, r3, #26
 8007bfa:	bf42      	ittt	mi
 8007bfc:	6833      	ldrmi	r3, [r6, #0]
 8007bfe:	3302      	addmi	r3, #2
 8007c00:	6033      	strmi	r3, [r6, #0]
 8007c02:	6825      	ldr	r5, [r4, #0]
 8007c04:	f015 0506 	ands.w	r5, r5, #6
 8007c08:	d106      	bne.n	8007c18 <_printf_common+0x48>
 8007c0a:	f104 0a19 	add.w	sl, r4, #25
 8007c0e:	68e3      	ldr	r3, [r4, #12]
 8007c10:	6832      	ldr	r2, [r6, #0]
 8007c12:	1a9b      	subs	r3, r3, r2
 8007c14:	42ab      	cmp	r3, r5
 8007c16:	dc26      	bgt.n	8007c66 <_printf_common+0x96>
 8007c18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007c1c:	1e13      	subs	r3, r2, #0
 8007c1e:	6822      	ldr	r2, [r4, #0]
 8007c20:	bf18      	it	ne
 8007c22:	2301      	movne	r3, #1
 8007c24:	0692      	lsls	r2, r2, #26
 8007c26:	d42b      	bmi.n	8007c80 <_printf_common+0xb0>
 8007c28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c2c:	4649      	mov	r1, r9
 8007c2e:	4638      	mov	r0, r7
 8007c30:	47c0      	blx	r8
 8007c32:	3001      	adds	r0, #1
 8007c34:	d01e      	beq.n	8007c74 <_printf_common+0xa4>
 8007c36:	6823      	ldr	r3, [r4, #0]
 8007c38:	68e5      	ldr	r5, [r4, #12]
 8007c3a:	6832      	ldr	r2, [r6, #0]
 8007c3c:	f003 0306 	and.w	r3, r3, #6
 8007c40:	2b04      	cmp	r3, #4
 8007c42:	bf08      	it	eq
 8007c44:	1aad      	subeq	r5, r5, r2
 8007c46:	68a3      	ldr	r3, [r4, #8]
 8007c48:	6922      	ldr	r2, [r4, #16]
 8007c4a:	bf0c      	ite	eq
 8007c4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c50:	2500      	movne	r5, #0
 8007c52:	4293      	cmp	r3, r2
 8007c54:	bfc4      	itt	gt
 8007c56:	1a9b      	subgt	r3, r3, r2
 8007c58:	18ed      	addgt	r5, r5, r3
 8007c5a:	2600      	movs	r6, #0
 8007c5c:	341a      	adds	r4, #26
 8007c5e:	42b5      	cmp	r5, r6
 8007c60:	d11a      	bne.n	8007c98 <_printf_common+0xc8>
 8007c62:	2000      	movs	r0, #0
 8007c64:	e008      	b.n	8007c78 <_printf_common+0xa8>
 8007c66:	2301      	movs	r3, #1
 8007c68:	4652      	mov	r2, sl
 8007c6a:	4649      	mov	r1, r9
 8007c6c:	4638      	mov	r0, r7
 8007c6e:	47c0      	blx	r8
 8007c70:	3001      	adds	r0, #1
 8007c72:	d103      	bne.n	8007c7c <_printf_common+0xac>
 8007c74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c7c:	3501      	adds	r5, #1
 8007c7e:	e7c6      	b.n	8007c0e <_printf_common+0x3e>
 8007c80:	18e1      	adds	r1, r4, r3
 8007c82:	1c5a      	adds	r2, r3, #1
 8007c84:	2030      	movs	r0, #48	; 0x30
 8007c86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c8a:	4422      	add	r2, r4
 8007c8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c94:	3302      	adds	r3, #2
 8007c96:	e7c7      	b.n	8007c28 <_printf_common+0x58>
 8007c98:	2301      	movs	r3, #1
 8007c9a:	4622      	mov	r2, r4
 8007c9c:	4649      	mov	r1, r9
 8007c9e:	4638      	mov	r0, r7
 8007ca0:	47c0      	blx	r8
 8007ca2:	3001      	adds	r0, #1
 8007ca4:	d0e6      	beq.n	8007c74 <_printf_common+0xa4>
 8007ca6:	3601      	adds	r6, #1
 8007ca8:	e7d9      	b.n	8007c5e <_printf_common+0x8e>
	...

08007cac <_printf_i>:
 8007cac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb0:	7e0f      	ldrb	r7, [r1, #24]
 8007cb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007cb4:	2f78      	cmp	r7, #120	; 0x78
 8007cb6:	4691      	mov	r9, r2
 8007cb8:	4680      	mov	r8, r0
 8007cba:	460c      	mov	r4, r1
 8007cbc:	469a      	mov	sl, r3
 8007cbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007cc2:	d807      	bhi.n	8007cd4 <_printf_i+0x28>
 8007cc4:	2f62      	cmp	r7, #98	; 0x62
 8007cc6:	d80a      	bhi.n	8007cde <_printf_i+0x32>
 8007cc8:	2f00      	cmp	r7, #0
 8007cca:	f000 80d8 	beq.w	8007e7e <_printf_i+0x1d2>
 8007cce:	2f58      	cmp	r7, #88	; 0x58
 8007cd0:	f000 80a3 	beq.w	8007e1a <_printf_i+0x16e>
 8007cd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007cdc:	e03a      	b.n	8007d54 <_printf_i+0xa8>
 8007cde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007ce2:	2b15      	cmp	r3, #21
 8007ce4:	d8f6      	bhi.n	8007cd4 <_printf_i+0x28>
 8007ce6:	a101      	add	r1, pc, #4	; (adr r1, 8007cec <_printf_i+0x40>)
 8007ce8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007cec:	08007d45 	.word	0x08007d45
 8007cf0:	08007d59 	.word	0x08007d59
 8007cf4:	08007cd5 	.word	0x08007cd5
 8007cf8:	08007cd5 	.word	0x08007cd5
 8007cfc:	08007cd5 	.word	0x08007cd5
 8007d00:	08007cd5 	.word	0x08007cd5
 8007d04:	08007d59 	.word	0x08007d59
 8007d08:	08007cd5 	.word	0x08007cd5
 8007d0c:	08007cd5 	.word	0x08007cd5
 8007d10:	08007cd5 	.word	0x08007cd5
 8007d14:	08007cd5 	.word	0x08007cd5
 8007d18:	08007e65 	.word	0x08007e65
 8007d1c:	08007d89 	.word	0x08007d89
 8007d20:	08007e47 	.word	0x08007e47
 8007d24:	08007cd5 	.word	0x08007cd5
 8007d28:	08007cd5 	.word	0x08007cd5
 8007d2c:	08007e87 	.word	0x08007e87
 8007d30:	08007cd5 	.word	0x08007cd5
 8007d34:	08007d89 	.word	0x08007d89
 8007d38:	08007cd5 	.word	0x08007cd5
 8007d3c:	08007cd5 	.word	0x08007cd5
 8007d40:	08007e4f 	.word	0x08007e4f
 8007d44:	682b      	ldr	r3, [r5, #0]
 8007d46:	1d1a      	adds	r2, r3, #4
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	602a      	str	r2, [r5, #0]
 8007d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d54:	2301      	movs	r3, #1
 8007d56:	e0a3      	b.n	8007ea0 <_printf_i+0x1f4>
 8007d58:	6820      	ldr	r0, [r4, #0]
 8007d5a:	6829      	ldr	r1, [r5, #0]
 8007d5c:	0606      	lsls	r6, r0, #24
 8007d5e:	f101 0304 	add.w	r3, r1, #4
 8007d62:	d50a      	bpl.n	8007d7a <_printf_i+0xce>
 8007d64:	680e      	ldr	r6, [r1, #0]
 8007d66:	602b      	str	r3, [r5, #0]
 8007d68:	2e00      	cmp	r6, #0
 8007d6a:	da03      	bge.n	8007d74 <_printf_i+0xc8>
 8007d6c:	232d      	movs	r3, #45	; 0x2d
 8007d6e:	4276      	negs	r6, r6
 8007d70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d74:	485e      	ldr	r0, [pc, #376]	; (8007ef0 <_printf_i+0x244>)
 8007d76:	230a      	movs	r3, #10
 8007d78:	e019      	b.n	8007dae <_printf_i+0x102>
 8007d7a:	680e      	ldr	r6, [r1, #0]
 8007d7c:	602b      	str	r3, [r5, #0]
 8007d7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d82:	bf18      	it	ne
 8007d84:	b236      	sxthne	r6, r6
 8007d86:	e7ef      	b.n	8007d68 <_printf_i+0xbc>
 8007d88:	682b      	ldr	r3, [r5, #0]
 8007d8a:	6820      	ldr	r0, [r4, #0]
 8007d8c:	1d19      	adds	r1, r3, #4
 8007d8e:	6029      	str	r1, [r5, #0]
 8007d90:	0601      	lsls	r1, r0, #24
 8007d92:	d501      	bpl.n	8007d98 <_printf_i+0xec>
 8007d94:	681e      	ldr	r6, [r3, #0]
 8007d96:	e002      	b.n	8007d9e <_printf_i+0xf2>
 8007d98:	0646      	lsls	r6, r0, #25
 8007d9a:	d5fb      	bpl.n	8007d94 <_printf_i+0xe8>
 8007d9c:	881e      	ldrh	r6, [r3, #0]
 8007d9e:	4854      	ldr	r0, [pc, #336]	; (8007ef0 <_printf_i+0x244>)
 8007da0:	2f6f      	cmp	r7, #111	; 0x6f
 8007da2:	bf0c      	ite	eq
 8007da4:	2308      	moveq	r3, #8
 8007da6:	230a      	movne	r3, #10
 8007da8:	2100      	movs	r1, #0
 8007daa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007dae:	6865      	ldr	r5, [r4, #4]
 8007db0:	60a5      	str	r5, [r4, #8]
 8007db2:	2d00      	cmp	r5, #0
 8007db4:	bfa2      	ittt	ge
 8007db6:	6821      	ldrge	r1, [r4, #0]
 8007db8:	f021 0104 	bicge.w	r1, r1, #4
 8007dbc:	6021      	strge	r1, [r4, #0]
 8007dbe:	b90e      	cbnz	r6, 8007dc4 <_printf_i+0x118>
 8007dc0:	2d00      	cmp	r5, #0
 8007dc2:	d04d      	beq.n	8007e60 <_printf_i+0x1b4>
 8007dc4:	4615      	mov	r5, r2
 8007dc6:	fbb6 f1f3 	udiv	r1, r6, r3
 8007dca:	fb03 6711 	mls	r7, r3, r1, r6
 8007dce:	5dc7      	ldrb	r7, [r0, r7]
 8007dd0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007dd4:	4637      	mov	r7, r6
 8007dd6:	42bb      	cmp	r3, r7
 8007dd8:	460e      	mov	r6, r1
 8007dda:	d9f4      	bls.n	8007dc6 <_printf_i+0x11a>
 8007ddc:	2b08      	cmp	r3, #8
 8007dde:	d10b      	bne.n	8007df8 <_printf_i+0x14c>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	07de      	lsls	r6, r3, #31
 8007de4:	d508      	bpl.n	8007df8 <_printf_i+0x14c>
 8007de6:	6923      	ldr	r3, [r4, #16]
 8007de8:	6861      	ldr	r1, [r4, #4]
 8007dea:	4299      	cmp	r1, r3
 8007dec:	bfde      	ittt	le
 8007dee:	2330      	movle	r3, #48	; 0x30
 8007df0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007df4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007df8:	1b52      	subs	r2, r2, r5
 8007dfa:	6122      	str	r2, [r4, #16]
 8007dfc:	f8cd a000 	str.w	sl, [sp]
 8007e00:	464b      	mov	r3, r9
 8007e02:	aa03      	add	r2, sp, #12
 8007e04:	4621      	mov	r1, r4
 8007e06:	4640      	mov	r0, r8
 8007e08:	f7ff fee2 	bl	8007bd0 <_printf_common>
 8007e0c:	3001      	adds	r0, #1
 8007e0e:	d14c      	bne.n	8007eaa <_printf_i+0x1fe>
 8007e10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e14:	b004      	add	sp, #16
 8007e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e1a:	4835      	ldr	r0, [pc, #212]	; (8007ef0 <_printf_i+0x244>)
 8007e1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007e20:	6829      	ldr	r1, [r5, #0]
 8007e22:	6823      	ldr	r3, [r4, #0]
 8007e24:	f851 6b04 	ldr.w	r6, [r1], #4
 8007e28:	6029      	str	r1, [r5, #0]
 8007e2a:	061d      	lsls	r5, r3, #24
 8007e2c:	d514      	bpl.n	8007e58 <_printf_i+0x1ac>
 8007e2e:	07df      	lsls	r7, r3, #31
 8007e30:	bf44      	itt	mi
 8007e32:	f043 0320 	orrmi.w	r3, r3, #32
 8007e36:	6023      	strmi	r3, [r4, #0]
 8007e38:	b91e      	cbnz	r6, 8007e42 <_printf_i+0x196>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	f023 0320 	bic.w	r3, r3, #32
 8007e40:	6023      	str	r3, [r4, #0]
 8007e42:	2310      	movs	r3, #16
 8007e44:	e7b0      	b.n	8007da8 <_printf_i+0xfc>
 8007e46:	6823      	ldr	r3, [r4, #0]
 8007e48:	f043 0320 	orr.w	r3, r3, #32
 8007e4c:	6023      	str	r3, [r4, #0]
 8007e4e:	2378      	movs	r3, #120	; 0x78
 8007e50:	4828      	ldr	r0, [pc, #160]	; (8007ef4 <_printf_i+0x248>)
 8007e52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007e56:	e7e3      	b.n	8007e20 <_printf_i+0x174>
 8007e58:	0659      	lsls	r1, r3, #25
 8007e5a:	bf48      	it	mi
 8007e5c:	b2b6      	uxthmi	r6, r6
 8007e5e:	e7e6      	b.n	8007e2e <_printf_i+0x182>
 8007e60:	4615      	mov	r5, r2
 8007e62:	e7bb      	b.n	8007ddc <_printf_i+0x130>
 8007e64:	682b      	ldr	r3, [r5, #0]
 8007e66:	6826      	ldr	r6, [r4, #0]
 8007e68:	6961      	ldr	r1, [r4, #20]
 8007e6a:	1d18      	adds	r0, r3, #4
 8007e6c:	6028      	str	r0, [r5, #0]
 8007e6e:	0635      	lsls	r5, r6, #24
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	d501      	bpl.n	8007e78 <_printf_i+0x1cc>
 8007e74:	6019      	str	r1, [r3, #0]
 8007e76:	e002      	b.n	8007e7e <_printf_i+0x1d2>
 8007e78:	0670      	lsls	r0, r6, #25
 8007e7a:	d5fb      	bpl.n	8007e74 <_printf_i+0x1c8>
 8007e7c:	8019      	strh	r1, [r3, #0]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	6123      	str	r3, [r4, #16]
 8007e82:	4615      	mov	r5, r2
 8007e84:	e7ba      	b.n	8007dfc <_printf_i+0x150>
 8007e86:	682b      	ldr	r3, [r5, #0]
 8007e88:	1d1a      	adds	r2, r3, #4
 8007e8a:	602a      	str	r2, [r5, #0]
 8007e8c:	681d      	ldr	r5, [r3, #0]
 8007e8e:	6862      	ldr	r2, [r4, #4]
 8007e90:	2100      	movs	r1, #0
 8007e92:	4628      	mov	r0, r5
 8007e94:	f7f8 f9ac 	bl	80001f0 <memchr>
 8007e98:	b108      	cbz	r0, 8007e9e <_printf_i+0x1f2>
 8007e9a:	1b40      	subs	r0, r0, r5
 8007e9c:	6060      	str	r0, [r4, #4]
 8007e9e:	6863      	ldr	r3, [r4, #4]
 8007ea0:	6123      	str	r3, [r4, #16]
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ea8:	e7a8      	b.n	8007dfc <_printf_i+0x150>
 8007eaa:	6923      	ldr	r3, [r4, #16]
 8007eac:	462a      	mov	r2, r5
 8007eae:	4649      	mov	r1, r9
 8007eb0:	4640      	mov	r0, r8
 8007eb2:	47d0      	blx	sl
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	d0ab      	beq.n	8007e10 <_printf_i+0x164>
 8007eb8:	6823      	ldr	r3, [r4, #0]
 8007eba:	079b      	lsls	r3, r3, #30
 8007ebc:	d413      	bmi.n	8007ee6 <_printf_i+0x23a>
 8007ebe:	68e0      	ldr	r0, [r4, #12]
 8007ec0:	9b03      	ldr	r3, [sp, #12]
 8007ec2:	4298      	cmp	r0, r3
 8007ec4:	bfb8      	it	lt
 8007ec6:	4618      	movlt	r0, r3
 8007ec8:	e7a4      	b.n	8007e14 <_printf_i+0x168>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	4632      	mov	r2, r6
 8007ece:	4649      	mov	r1, r9
 8007ed0:	4640      	mov	r0, r8
 8007ed2:	47d0      	blx	sl
 8007ed4:	3001      	adds	r0, #1
 8007ed6:	d09b      	beq.n	8007e10 <_printf_i+0x164>
 8007ed8:	3501      	adds	r5, #1
 8007eda:	68e3      	ldr	r3, [r4, #12]
 8007edc:	9903      	ldr	r1, [sp, #12]
 8007ede:	1a5b      	subs	r3, r3, r1
 8007ee0:	42ab      	cmp	r3, r5
 8007ee2:	dcf2      	bgt.n	8007eca <_printf_i+0x21e>
 8007ee4:	e7eb      	b.n	8007ebe <_printf_i+0x212>
 8007ee6:	2500      	movs	r5, #0
 8007ee8:	f104 0619 	add.w	r6, r4, #25
 8007eec:	e7f5      	b.n	8007eda <_printf_i+0x22e>
 8007eee:	bf00      	nop
 8007ef0:	0800919e 	.word	0x0800919e
 8007ef4:	080091af 	.word	0x080091af

08007ef8 <_scanf_chars>:
 8007ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007efc:	4615      	mov	r5, r2
 8007efe:	688a      	ldr	r2, [r1, #8]
 8007f00:	4680      	mov	r8, r0
 8007f02:	460c      	mov	r4, r1
 8007f04:	b932      	cbnz	r2, 8007f14 <_scanf_chars+0x1c>
 8007f06:	698a      	ldr	r2, [r1, #24]
 8007f08:	2a00      	cmp	r2, #0
 8007f0a:	bf0c      	ite	eq
 8007f0c:	2201      	moveq	r2, #1
 8007f0e:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 8007f12:	608a      	str	r2, [r1, #8]
 8007f14:	6822      	ldr	r2, [r4, #0]
 8007f16:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8007fa8 <_scanf_chars+0xb0>
 8007f1a:	06d1      	lsls	r1, r2, #27
 8007f1c:	bf5f      	itttt	pl
 8007f1e:	681a      	ldrpl	r2, [r3, #0]
 8007f20:	1d11      	addpl	r1, r2, #4
 8007f22:	6019      	strpl	r1, [r3, #0]
 8007f24:	6816      	ldrpl	r6, [r2, #0]
 8007f26:	2700      	movs	r7, #0
 8007f28:	69a0      	ldr	r0, [r4, #24]
 8007f2a:	b188      	cbz	r0, 8007f50 <_scanf_chars+0x58>
 8007f2c:	2801      	cmp	r0, #1
 8007f2e:	d107      	bne.n	8007f40 <_scanf_chars+0x48>
 8007f30:	682a      	ldr	r2, [r5, #0]
 8007f32:	7811      	ldrb	r1, [r2, #0]
 8007f34:	6962      	ldr	r2, [r4, #20]
 8007f36:	5c52      	ldrb	r2, [r2, r1]
 8007f38:	b952      	cbnz	r2, 8007f50 <_scanf_chars+0x58>
 8007f3a:	2f00      	cmp	r7, #0
 8007f3c:	d031      	beq.n	8007fa2 <_scanf_chars+0xaa>
 8007f3e:	e022      	b.n	8007f86 <_scanf_chars+0x8e>
 8007f40:	2802      	cmp	r0, #2
 8007f42:	d120      	bne.n	8007f86 <_scanf_chars+0x8e>
 8007f44:	682b      	ldr	r3, [r5, #0]
 8007f46:	781b      	ldrb	r3, [r3, #0]
 8007f48:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007f4c:	071b      	lsls	r3, r3, #28
 8007f4e:	d41a      	bmi.n	8007f86 <_scanf_chars+0x8e>
 8007f50:	6823      	ldr	r3, [r4, #0]
 8007f52:	06da      	lsls	r2, r3, #27
 8007f54:	bf5e      	ittt	pl
 8007f56:	682b      	ldrpl	r3, [r5, #0]
 8007f58:	781b      	ldrbpl	r3, [r3, #0]
 8007f5a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007f5e:	682a      	ldr	r2, [r5, #0]
 8007f60:	686b      	ldr	r3, [r5, #4]
 8007f62:	3201      	adds	r2, #1
 8007f64:	602a      	str	r2, [r5, #0]
 8007f66:	68a2      	ldr	r2, [r4, #8]
 8007f68:	3b01      	subs	r3, #1
 8007f6a:	3a01      	subs	r2, #1
 8007f6c:	606b      	str	r3, [r5, #4]
 8007f6e:	3701      	adds	r7, #1
 8007f70:	60a2      	str	r2, [r4, #8]
 8007f72:	b142      	cbz	r2, 8007f86 <_scanf_chars+0x8e>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	dcd7      	bgt.n	8007f28 <_scanf_chars+0x30>
 8007f78:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	4640      	mov	r0, r8
 8007f80:	4798      	blx	r3
 8007f82:	2800      	cmp	r0, #0
 8007f84:	d0d0      	beq.n	8007f28 <_scanf_chars+0x30>
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	f013 0310 	ands.w	r3, r3, #16
 8007f8c:	d105      	bne.n	8007f9a <_scanf_chars+0xa2>
 8007f8e:	68e2      	ldr	r2, [r4, #12]
 8007f90:	3201      	adds	r2, #1
 8007f92:	60e2      	str	r2, [r4, #12]
 8007f94:	69a2      	ldr	r2, [r4, #24]
 8007f96:	b102      	cbz	r2, 8007f9a <_scanf_chars+0xa2>
 8007f98:	7033      	strb	r3, [r6, #0]
 8007f9a:	6923      	ldr	r3, [r4, #16]
 8007f9c:	443b      	add	r3, r7
 8007f9e:	6123      	str	r3, [r4, #16]
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fa6:	bf00      	nop
 8007fa8:	0800908d 	.word	0x0800908d

08007fac <_scanf_i>:
 8007fac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fb0:	4698      	mov	r8, r3
 8007fb2:	4b76      	ldr	r3, [pc, #472]	; (800818c <_scanf_i+0x1e0>)
 8007fb4:	460c      	mov	r4, r1
 8007fb6:	4682      	mov	sl, r0
 8007fb8:	4616      	mov	r6, r2
 8007fba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007fbe:	b087      	sub	sp, #28
 8007fc0:	ab03      	add	r3, sp, #12
 8007fc2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007fc6:	4b72      	ldr	r3, [pc, #456]	; (8008190 <_scanf_i+0x1e4>)
 8007fc8:	69a1      	ldr	r1, [r4, #24]
 8007fca:	4a72      	ldr	r2, [pc, #456]	; (8008194 <_scanf_i+0x1e8>)
 8007fcc:	2903      	cmp	r1, #3
 8007fce:	bf18      	it	ne
 8007fd0:	461a      	movne	r2, r3
 8007fd2:	68a3      	ldr	r3, [r4, #8]
 8007fd4:	9201      	str	r2, [sp, #4]
 8007fd6:	1e5a      	subs	r2, r3, #1
 8007fd8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007fdc:	bf88      	it	hi
 8007fde:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007fe2:	4627      	mov	r7, r4
 8007fe4:	bf82      	ittt	hi
 8007fe6:	eb03 0905 	addhi.w	r9, r3, r5
 8007fea:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007fee:	60a3      	strhi	r3, [r4, #8]
 8007ff0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007ff4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8007ff8:	bf98      	it	ls
 8007ffa:	f04f 0900 	movls.w	r9, #0
 8007ffe:	6023      	str	r3, [r4, #0]
 8008000:	463d      	mov	r5, r7
 8008002:	f04f 0b00 	mov.w	fp, #0
 8008006:	6831      	ldr	r1, [r6, #0]
 8008008:	ab03      	add	r3, sp, #12
 800800a:	7809      	ldrb	r1, [r1, #0]
 800800c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008010:	2202      	movs	r2, #2
 8008012:	f7f8 f8ed 	bl	80001f0 <memchr>
 8008016:	b328      	cbz	r0, 8008064 <_scanf_i+0xb8>
 8008018:	f1bb 0f01 	cmp.w	fp, #1
 800801c:	d159      	bne.n	80080d2 <_scanf_i+0x126>
 800801e:	6862      	ldr	r2, [r4, #4]
 8008020:	b92a      	cbnz	r2, 800802e <_scanf_i+0x82>
 8008022:	6822      	ldr	r2, [r4, #0]
 8008024:	2308      	movs	r3, #8
 8008026:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800802a:	6063      	str	r3, [r4, #4]
 800802c:	6022      	str	r2, [r4, #0]
 800802e:	6822      	ldr	r2, [r4, #0]
 8008030:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008034:	6022      	str	r2, [r4, #0]
 8008036:	68a2      	ldr	r2, [r4, #8]
 8008038:	1e51      	subs	r1, r2, #1
 800803a:	60a1      	str	r1, [r4, #8]
 800803c:	b192      	cbz	r2, 8008064 <_scanf_i+0xb8>
 800803e:	6832      	ldr	r2, [r6, #0]
 8008040:	1c51      	adds	r1, r2, #1
 8008042:	6031      	str	r1, [r6, #0]
 8008044:	7812      	ldrb	r2, [r2, #0]
 8008046:	f805 2b01 	strb.w	r2, [r5], #1
 800804a:	6872      	ldr	r2, [r6, #4]
 800804c:	3a01      	subs	r2, #1
 800804e:	2a00      	cmp	r2, #0
 8008050:	6072      	str	r2, [r6, #4]
 8008052:	dc07      	bgt.n	8008064 <_scanf_i+0xb8>
 8008054:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8008058:	4631      	mov	r1, r6
 800805a:	4650      	mov	r0, sl
 800805c:	4790      	blx	r2
 800805e:	2800      	cmp	r0, #0
 8008060:	f040 8085 	bne.w	800816e <_scanf_i+0x1c2>
 8008064:	f10b 0b01 	add.w	fp, fp, #1
 8008068:	f1bb 0f03 	cmp.w	fp, #3
 800806c:	d1cb      	bne.n	8008006 <_scanf_i+0x5a>
 800806e:	6863      	ldr	r3, [r4, #4]
 8008070:	b90b      	cbnz	r3, 8008076 <_scanf_i+0xca>
 8008072:	230a      	movs	r3, #10
 8008074:	6063      	str	r3, [r4, #4]
 8008076:	6863      	ldr	r3, [r4, #4]
 8008078:	4947      	ldr	r1, [pc, #284]	; (8008198 <_scanf_i+0x1ec>)
 800807a:	6960      	ldr	r0, [r4, #20]
 800807c:	1ac9      	subs	r1, r1, r3
 800807e:	f000 f8af 	bl	80081e0 <__sccl>
 8008082:	f04f 0b00 	mov.w	fp, #0
 8008086:	68a3      	ldr	r3, [r4, #8]
 8008088:	6822      	ldr	r2, [r4, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d03d      	beq.n	800810a <_scanf_i+0x15e>
 800808e:	6831      	ldr	r1, [r6, #0]
 8008090:	6960      	ldr	r0, [r4, #20]
 8008092:	f891 c000 	ldrb.w	ip, [r1]
 8008096:	f810 000c 	ldrb.w	r0, [r0, ip]
 800809a:	2800      	cmp	r0, #0
 800809c:	d035      	beq.n	800810a <_scanf_i+0x15e>
 800809e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80080a2:	d124      	bne.n	80080ee <_scanf_i+0x142>
 80080a4:	0510      	lsls	r0, r2, #20
 80080a6:	d522      	bpl.n	80080ee <_scanf_i+0x142>
 80080a8:	f10b 0b01 	add.w	fp, fp, #1
 80080ac:	f1b9 0f00 	cmp.w	r9, #0
 80080b0:	d003      	beq.n	80080ba <_scanf_i+0x10e>
 80080b2:	3301      	adds	r3, #1
 80080b4:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80080b8:	60a3      	str	r3, [r4, #8]
 80080ba:	6873      	ldr	r3, [r6, #4]
 80080bc:	3b01      	subs	r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	6073      	str	r3, [r6, #4]
 80080c2:	dd1b      	ble.n	80080fc <_scanf_i+0x150>
 80080c4:	6833      	ldr	r3, [r6, #0]
 80080c6:	3301      	adds	r3, #1
 80080c8:	6033      	str	r3, [r6, #0]
 80080ca:	68a3      	ldr	r3, [r4, #8]
 80080cc:	3b01      	subs	r3, #1
 80080ce:	60a3      	str	r3, [r4, #8]
 80080d0:	e7d9      	b.n	8008086 <_scanf_i+0xda>
 80080d2:	f1bb 0f02 	cmp.w	fp, #2
 80080d6:	d1ae      	bne.n	8008036 <_scanf_i+0x8a>
 80080d8:	6822      	ldr	r2, [r4, #0]
 80080da:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80080de:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80080e2:	d1bf      	bne.n	8008064 <_scanf_i+0xb8>
 80080e4:	2310      	movs	r3, #16
 80080e6:	6063      	str	r3, [r4, #4]
 80080e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080ec:	e7a2      	b.n	8008034 <_scanf_i+0x88>
 80080ee:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80080f2:	6022      	str	r2, [r4, #0]
 80080f4:	780b      	ldrb	r3, [r1, #0]
 80080f6:	f805 3b01 	strb.w	r3, [r5], #1
 80080fa:	e7de      	b.n	80080ba <_scanf_i+0x10e>
 80080fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008100:	4631      	mov	r1, r6
 8008102:	4650      	mov	r0, sl
 8008104:	4798      	blx	r3
 8008106:	2800      	cmp	r0, #0
 8008108:	d0df      	beq.n	80080ca <_scanf_i+0x11e>
 800810a:	6823      	ldr	r3, [r4, #0]
 800810c:	05db      	lsls	r3, r3, #23
 800810e:	d50d      	bpl.n	800812c <_scanf_i+0x180>
 8008110:	42bd      	cmp	r5, r7
 8008112:	d909      	bls.n	8008128 <_scanf_i+0x17c>
 8008114:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008118:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800811c:	4632      	mov	r2, r6
 800811e:	4650      	mov	r0, sl
 8008120:	4798      	blx	r3
 8008122:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8008126:	464d      	mov	r5, r9
 8008128:	42bd      	cmp	r5, r7
 800812a:	d02d      	beq.n	8008188 <_scanf_i+0x1dc>
 800812c:	6822      	ldr	r2, [r4, #0]
 800812e:	f012 0210 	ands.w	r2, r2, #16
 8008132:	d113      	bne.n	800815c <_scanf_i+0x1b0>
 8008134:	702a      	strb	r2, [r5, #0]
 8008136:	6863      	ldr	r3, [r4, #4]
 8008138:	9e01      	ldr	r6, [sp, #4]
 800813a:	4639      	mov	r1, r7
 800813c:	4650      	mov	r0, sl
 800813e:	47b0      	blx	r6
 8008140:	6821      	ldr	r1, [r4, #0]
 8008142:	f8d8 3000 	ldr.w	r3, [r8]
 8008146:	f011 0f20 	tst.w	r1, #32
 800814a:	d013      	beq.n	8008174 <_scanf_i+0x1c8>
 800814c:	1d1a      	adds	r2, r3, #4
 800814e:	f8c8 2000 	str.w	r2, [r8]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	6018      	str	r0, [r3, #0]
 8008156:	68e3      	ldr	r3, [r4, #12]
 8008158:	3301      	adds	r3, #1
 800815a:	60e3      	str	r3, [r4, #12]
 800815c:	1bed      	subs	r5, r5, r7
 800815e:	44ab      	add	fp, r5
 8008160:	6925      	ldr	r5, [r4, #16]
 8008162:	445d      	add	r5, fp
 8008164:	6125      	str	r5, [r4, #16]
 8008166:	2000      	movs	r0, #0
 8008168:	b007      	add	sp, #28
 800816a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800816e:	f04f 0b00 	mov.w	fp, #0
 8008172:	e7ca      	b.n	800810a <_scanf_i+0x15e>
 8008174:	1d1a      	adds	r2, r3, #4
 8008176:	f8c8 2000 	str.w	r2, [r8]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f011 0f01 	tst.w	r1, #1
 8008180:	bf14      	ite	ne
 8008182:	8018      	strhne	r0, [r3, #0]
 8008184:	6018      	streq	r0, [r3, #0]
 8008186:	e7e6      	b.n	8008156 <_scanf_i+0x1aa>
 8008188:	2001      	movs	r0, #1
 800818a:	e7ed      	b.n	8008168 <_scanf_i+0x1bc>
 800818c:	08008da0 	.word	0x08008da0
 8008190:	08008335 	.word	0x08008335
 8008194:	08007011 	.word	0x08007011
 8008198:	080091d9 	.word	0x080091d9

0800819c <_read_r>:
 800819c:	b538      	push	{r3, r4, r5, lr}
 800819e:	4d07      	ldr	r5, [pc, #28]	; (80081bc <_read_r+0x20>)
 80081a0:	4604      	mov	r4, r0
 80081a2:	4608      	mov	r0, r1
 80081a4:	4611      	mov	r1, r2
 80081a6:	2200      	movs	r2, #0
 80081a8:	602a      	str	r2, [r5, #0]
 80081aa:	461a      	mov	r2, r3
 80081ac:	f7fa fdaa 	bl	8002d04 <_read>
 80081b0:	1c43      	adds	r3, r0, #1
 80081b2:	d102      	bne.n	80081ba <_read_r+0x1e>
 80081b4:	682b      	ldr	r3, [r5, #0]
 80081b6:	b103      	cbz	r3, 80081ba <_read_r+0x1e>
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	bd38      	pop	{r3, r4, r5, pc}
 80081bc:	200003c4 	.word	0x200003c4

080081c0 <_sbrk_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	4d06      	ldr	r5, [pc, #24]	; (80081dc <_sbrk_r+0x1c>)
 80081c4:	2300      	movs	r3, #0
 80081c6:	4604      	mov	r4, r0
 80081c8:	4608      	mov	r0, r1
 80081ca:	602b      	str	r3, [r5, #0]
 80081cc:	f7fa fe08 	bl	8002de0 <_sbrk>
 80081d0:	1c43      	adds	r3, r0, #1
 80081d2:	d102      	bne.n	80081da <_sbrk_r+0x1a>
 80081d4:	682b      	ldr	r3, [r5, #0]
 80081d6:	b103      	cbz	r3, 80081da <_sbrk_r+0x1a>
 80081d8:	6023      	str	r3, [r4, #0]
 80081da:	bd38      	pop	{r3, r4, r5, pc}
 80081dc:	200003c4 	.word	0x200003c4

080081e0 <__sccl>:
 80081e0:	b570      	push	{r4, r5, r6, lr}
 80081e2:	780b      	ldrb	r3, [r1, #0]
 80081e4:	4604      	mov	r4, r0
 80081e6:	2b5e      	cmp	r3, #94	; 0x5e
 80081e8:	bf0b      	itete	eq
 80081ea:	784b      	ldrbeq	r3, [r1, #1]
 80081ec:	1c48      	addne	r0, r1, #1
 80081ee:	1c88      	addeq	r0, r1, #2
 80081f0:	2200      	movne	r2, #0
 80081f2:	bf08      	it	eq
 80081f4:	2201      	moveq	r2, #1
 80081f6:	1e61      	subs	r1, r4, #1
 80081f8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80081fc:	f801 2f01 	strb.w	r2, [r1, #1]!
 8008200:	42a9      	cmp	r1, r5
 8008202:	d1fb      	bne.n	80081fc <__sccl+0x1c>
 8008204:	b90b      	cbnz	r3, 800820a <__sccl+0x2a>
 8008206:	3801      	subs	r0, #1
 8008208:	bd70      	pop	{r4, r5, r6, pc}
 800820a:	f082 0201 	eor.w	r2, r2, #1
 800820e:	54e2      	strb	r2, [r4, r3]
 8008210:	4605      	mov	r5, r0
 8008212:	4628      	mov	r0, r5
 8008214:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008218:	292d      	cmp	r1, #45	; 0x2d
 800821a:	d006      	beq.n	800822a <__sccl+0x4a>
 800821c:	295d      	cmp	r1, #93	; 0x5d
 800821e:	d0f3      	beq.n	8008208 <__sccl+0x28>
 8008220:	b909      	cbnz	r1, 8008226 <__sccl+0x46>
 8008222:	4628      	mov	r0, r5
 8008224:	e7f0      	b.n	8008208 <__sccl+0x28>
 8008226:	460b      	mov	r3, r1
 8008228:	e7f1      	b.n	800820e <__sccl+0x2e>
 800822a:	786e      	ldrb	r6, [r5, #1]
 800822c:	2e5d      	cmp	r6, #93	; 0x5d
 800822e:	d0fa      	beq.n	8008226 <__sccl+0x46>
 8008230:	42b3      	cmp	r3, r6
 8008232:	dcf8      	bgt.n	8008226 <__sccl+0x46>
 8008234:	3502      	adds	r5, #2
 8008236:	4619      	mov	r1, r3
 8008238:	3101      	adds	r1, #1
 800823a:	428e      	cmp	r6, r1
 800823c:	5462      	strb	r2, [r4, r1]
 800823e:	dcfb      	bgt.n	8008238 <__sccl+0x58>
 8008240:	1af1      	subs	r1, r6, r3
 8008242:	3901      	subs	r1, #1
 8008244:	1c58      	adds	r0, r3, #1
 8008246:	42b3      	cmp	r3, r6
 8008248:	bfa8      	it	ge
 800824a:	2100      	movge	r1, #0
 800824c:	1843      	adds	r3, r0, r1
 800824e:	e7e0      	b.n	8008212 <__sccl+0x32>

08008250 <_strtoul_l.constprop.0>:
 8008250:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008254:	4f36      	ldr	r7, [pc, #216]	; (8008330 <_strtoul_l.constprop.0+0xe0>)
 8008256:	4686      	mov	lr, r0
 8008258:	460d      	mov	r5, r1
 800825a:	4628      	mov	r0, r5
 800825c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008260:	5de6      	ldrb	r6, [r4, r7]
 8008262:	f016 0608 	ands.w	r6, r6, #8
 8008266:	d1f8      	bne.n	800825a <_strtoul_l.constprop.0+0xa>
 8008268:	2c2d      	cmp	r4, #45	; 0x2d
 800826a:	d12f      	bne.n	80082cc <_strtoul_l.constprop.0+0x7c>
 800826c:	782c      	ldrb	r4, [r5, #0]
 800826e:	2601      	movs	r6, #1
 8008270:	1c85      	adds	r5, r0, #2
 8008272:	2b00      	cmp	r3, #0
 8008274:	d057      	beq.n	8008326 <_strtoul_l.constprop.0+0xd6>
 8008276:	2b10      	cmp	r3, #16
 8008278:	d109      	bne.n	800828e <_strtoul_l.constprop.0+0x3e>
 800827a:	2c30      	cmp	r4, #48	; 0x30
 800827c:	d107      	bne.n	800828e <_strtoul_l.constprop.0+0x3e>
 800827e:	7828      	ldrb	r0, [r5, #0]
 8008280:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008284:	2858      	cmp	r0, #88	; 0x58
 8008286:	d149      	bne.n	800831c <_strtoul_l.constprop.0+0xcc>
 8008288:	786c      	ldrb	r4, [r5, #1]
 800828a:	2310      	movs	r3, #16
 800828c:	3502      	adds	r5, #2
 800828e:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8008292:	2700      	movs	r7, #0
 8008294:	fbb8 f8f3 	udiv	r8, r8, r3
 8008298:	fb03 f908 	mul.w	r9, r3, r8
 800829c:	ea6f 0909 	mvn.w	r9, r9
 80082a0:	4638      	mov	r0, r7
 80082a2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80082a6:	f1bc 0f09 	cmp.w	ip, #9
 80082aa:	d814      	bhi.n	80082d6 <_strtoul_l.constprop.0+0x86>
 80082ac:	4664      	mov	r4, ip
 80082ae:	42a3      	cmp	r3, r4
 80082b0:	dd22      	ble.n	80082f8 <_strtoul_l.constprop.0+0xa8>
 80082b2:	2f00      	cmp	r7, #0
 80082b4:	db1d      	blt.n	80082f2 <_strtoul_l.constprop.0+0xa2>
 80082b6:	4580      	cmp	r8, r0
 80082b8:	d31b      	bcc.n	80082f2 <_strtoul_l.constprop.0+0xa2>
 80082ba:	d101      	bne.n	80082c0 <_strtoul_l.constprop.0+0x70>
 80082bc:	45a1      	cmp	r9, r4
 80082be:	db18      	blt.n	80082f2 <_strtoul_l.constprop.0+0xa2>
 80082c0:	fb00 4003 	mla	r0, r0, r3, r4
 80082c4:	2701      	movs	r7, #1
 80082c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082ca:	e7ea      	b.n	80082a2 <_strtoul_l.constprop.0+0x52>
 80082cc:	2c2b      	cmp	r4, #43	; 0x2b
 80082ce:	bf04      	itt	eq
 80082d0:	782c      	ldrbeq	r4, [r5, #0]
 80082d2:	1c85      	addeq	r5, r0, #2
 80082d4:	e7cd      	b.n	8008272 <_strtoul_l.constprop.0+0x22>
 80082d6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80082da:	f1bc 0f19 	cmp.w	ip, #25
 80082de:	d801      	bhi.n	80082e4 <_strtoul_l.constprop.0+0x94>
 80082e0:	3c37      	subs	r4, #55	; 0x37
 80082e2:	e7e4      	b.n	80082ae <_strtoul_l.constprop.0+0x5e>
 80082e4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80082e8:	f1bc 0f19 	cmp.w	ip, #25
 80082ec:	d804      	bhi.n	80082f8 <_strtoul_l.constprop.0+0xa8>
 80082ee:	3c57      	subs	r4, #87	; 0x57
 80082f0:	e7dd      	b.n	80082ae <_strtoul_l.constprop.0+0x5e>
 80082f2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80082f6:	e7e6      	b.n	80082c6 <_strtoul_l.constprop.0+0x76>
 80082f8:	2f00      	cmp	r7, #0
 80082fa:	da07      	bge.n	800830c <_strtoul_l.constprop.0+0xbc>
 80082fc:	2322      	movs	r3, #34	; 0x22
 80082fe:	f8ce 3000 	str.w	r3, [lr]
 8008302:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008306:	b932      	cbnz	r2, 8008316 <_strtoul_l.constprop.0+0xc6>
 8008308:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800830c:	b106      	cbz	r6, 8008310 <_strtoul_l.constprop.0+0xc0>
 800830e:	4240      	negs	r0, r0
 8008310:	2a00      	cmp	r2, #0
 8008312:	d0f9      	beq.n	8008308 <_strtoul_l.constprop.0+0xb8>
 8008314:	b107      	cbz	r7, 8008318 <_strtoul_l.constprop.0+0xc8>
 8008316:	1e69      	subs	r1, r5, #1
 8008318:	6011      	str	r1, [r2, #0]
 800831a:	e7f5      	b.n	8008308 <_strtoul_l.constprop.0+0xb8>
 800831c:	2430      	movs	r4, #48	; 0x30
 800831e:	2b00      	cmp	r3, #0
 8008320:	d1b5      	bne.n	800828e <_strtoul_l.constprop.0+0x3e>
 8008322:	2308      	movs	r3, #8
 8008324:	e7b3      	b.n	800828e <_strtoul_l.constprop.0+0x3e>
 8008326:	2c30      	cmp	r4, #48	; 0x30
 8008328:	d0a9      	beq.n	800827e <_strtoul_l.constprop.0+0x2e>
 800832a:	230a      	movs	r3, #10
 800832c:	e7af      	b.n	800828e <_strtoul_l.constprop.0+0x3e>
 800832e:	bf00      	nop
 8008330:	0800908d 	.word	0x0800908d

08008334 <_strtoul_r>:
 8008334:	f7ff bf8c 	b.w	8008250 <_strtoul_l.constprop.0>

08008338 <__submore>:
 8008338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800833c:	460c      	mov	r4, r1
 800833e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008340:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008344:	4299      	cmp	r1, r3
 8008346:	d11d      	bne.n	8008384 <__submore+0x4c>
 8008348:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800834c:	f7fe ff44 	bl	80071d8 <_malloc_r>
 8008350:	b918      	cbnz	r0, 800835a <__submore+0x22>
 8008352:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800835a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800835e:	63a3      	str	r3, [r4, #56]	; 0x38
 8008360:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008364:	6360      	str	r0, [r4, #52]	; 0x34
 8008366:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800836a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800836e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8008372:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008376:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800837a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800837e:	6020      	str	r0, [r4, #0]
 8008380:	2000      	movs	r0, #0
 8008382:	e7e8      	b.n	8008356 <__submore+0x1e>
 8008384:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008386:	0077      	lsls	r7, r6, #1
 8008388:	463a      	mov	r2, r7
 800838a:	f000 fb1d 	bl	80089c8 <_realloc_r>
 800838e:	4605      	mov	r5, r0
 8008390:	2800      	cmp	r0, #0
 8008392:	d0de      	beq.n	8008352 <__submore+0x1a>
 8008394:	eb00 0806 	add.w	r8, r0, r6
 8008398:	4601      	mov	r1, r0
 800839a:	4632      	mov	r2, r6
 800839c:	4640      	mov	r0, r8
 800839e:	f7fe fc95 	bl	8006ccc <memcpy>
 80083a2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80083a6:	f8c4 8000 	str.w	r8, [r4]
 80083aa:	e7e9      	b.n	8008380 <__submore+0x48>

080083ac <__swbuf_r>:
 80083ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ae:	460e      	mov	r6, r1
 80083b0:	4614      	mov	r4, r2
 80083b2:	4605      	mov	r5, r0
 80083b4:	b118      	cbz	r0, 80083be <__swbuf_r+0x12>
 80083b6:	6983      	ldr	r3, [r0, #24]
 80083b8:	b90b      	cbnz	r3, 80083be <__swbuf_r+0x12>
 80083ba:	f000 f9d9 	bl	8008770 <__sinit>
 80083be:	4b21      	ldr	r3, [pc, #132]	; (8008444 <__swbuf_r+0x98>)
 80083c0:	429c      	cmp	r4, r3
 80083c2:	d12b      	bne.n	800841c <__swbuf_r+0x70>
 80083c4:	686c      	ldr	r4, [r5, #4]
 80083c6:	69a3      	ldr	r3, [r4, #24]
 80083c8:	60a3      	str	r3, [r4, #8]
 80083ca:	89a3      	ldrh	r3, [r4, #12]
 80083cc:	071a      	lsls	r2, r3, #28
 80083ce:	d52f      	bpl.n	8008430 <__swbuf_r+0x84>
 80083d0:	6923      	ldr	r3, [r4, #16]
 80083d2:	b36b      	cbz	r3, 8008430 <__swbuf_r+0x84>
 80083d4:	6923      	ldr	r3, [r4, #16]
 80083d6:	6820      	ldr	r0, [r4, #0]
 80083d8:	1ac0      	subs	r0, r0, r3
 80083da:	6963      	ldr	r3, [r4, #20]
 80083dc:	b2f6      	uxtb	r6, r6
 80083de:	4283      	cmp	r3, r0
 80083e0:	4637      	mov	r7, r6
 80083e2:	dc04      	bgt.n	80083ee <__swbuf_r+0x42>
 80083e4:	4621      	mov	r1, r4
 80083e6:	4628      	mov	r0, r5
 80083e8:	f000 f92e 	bl	8008648 <_fflush_r>
 80083ec:	bb30      	cbnz	r0, 800843c <__swbuf_r+0x90>
 80083ee:	68a3      	ldr	r3, [r4, #8]
 80083f0:	3b01      	subs	r3, #1
 80083f2:	60a3      	str	r3, [r4, #8]
 80083f4:	6823      	ldr	r3, [r4, #0]
 80083f6:	1c5a      	adds	r2, r3, #1
 80083f8:	6022      	str	r2, [r4, #0]
 80083fa:	701e      	strb	r6, [r3, #0]
 80083fc:	6963      	ldr	r3, [r4, #20]
 80083fe:	3001      	adds	r0, #1
 8008400:	4283      	cmp	r3, r0
 8008402:	d004      	beq.n	800840e <__swbuf_r+0x62>
 8008404:	89a3      	ldrh	r3, [r4, #12]
 8008406:	07db      	lsls	r3, r3, #31
 8008408:	d506      	bpl.n	8008418 <__swbuf_r+0x6c>
 800840a:	2e0a      	cmp	r6, #10
 800840c:	d104      	bne.n	8008418 <__swbuf_r+0x6c>
 800840e:	4621      	mov	r1, r4
 8008410:	4628      	mov	r0, r5
 8008412:	f000 f919 	bl	8008648 <_fflush_r>
 8008416:	b988      	cbnz	r0, 800843c <__swbuf_r+0x90>
 8008418:	4638      	mov	r0, r7
 800841a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800841c:	4b0a      	ldr	r3, [pc, #40]	; (8008448 <__swbuf_r+0x9c>)
 800841e:	429c      	cmp	r4, r3
 8008420:	d101      	bne.n	8008426 <__swbuf_r+0x7a>
 8008422:	68ac      	ldr	r4, [r5, #8]
 8008424:	e7cf      	b.n	80083c6 <__swbuf_r+0x1a>
 8008426:	4b09      	ldr	r3, [pc, #36]	; (800844c <__swbuf_r+0xa0>)
 8008428:	429c      	cmp	r4, r3
 800842a:	bf08      	it	eq
 800842c:	68ec      	ldreq	r4, [r5, #12]
 800842e:	e7ca      	b.n	80083c6 <__swbuf_r+0x1a>
 8008430:	4621      	mov	r1, r4
 8008432:	4628      	mov	r0, r5
 8008434:	f000 f80c 	bl	8008450 <__swsetup_r>
 8008438:	2800      	cmp	r0, #0
 800843a:	d0cb      	beq.n	80083d4 <__swbuf_r+0x28>
 800843c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008440:	e7ea      	b.n	8008418 <__swbuf_r+0x6c>
 8008442:	bf00      	nop
 8008444:	080091fc 	.word	0x080091fc
 8008448:	0800921c 	.word	0x0800921c
 800844c:	080091dc 	.word	0x080091dc

08008450 <__swsetup_r>:
 8008450:	4b32      	ldr	r3, [pc, #200]	; (800851c <__swsetup_r+0xcc>)
 8008452:	b570      	push	{r4, r5, r6, lr}
 8008454:	681d      	ldr	r5, [r3, #0]
 8008456:	4606      	mov	r6, r0
 8008458:	460c      	mov	r4, r1
 800845a:	b125      	cbz	r5, 8008466 <__swsetup_r+0x16>
 800845c:	69ab      	ldr	r3, [r5, #24]
 800845e:	b913      	cbnz	r3, 8008466 <__swsetup_r+0x16>
 8008460:	4628      	mov	r0, r5
 8008462:	f000 f985 	bl	8008770 <__sinit>
 8008466:	4b2e      	ldr	r3, [pc, #184]	; (8008520 <__swsetup_r+0xd0>)
 8008468:	429c      	cmp	r4, r3
 800846a:	d10f      	bne.n	800848c <__swsetup_r+0x3c>
 800846c:	686c      	ldr	r4, [r5, #4]
 800846e:	89a3      	ldrh	r3, [r4, #12]
 8008470:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008474:	0719      	lsls	r1, r3, #28
 8008476:	d42c      	bmi.n	80084d2 <__swsetup_r+0x82>
 8008478:	06dd      	lsls	r5, r3, #27
 800847a:	d411      	bmi.n	80084a0 <__swsetup_r+0x50>
 800847c:	2309      	movs	r3, #9
 800847e:	6033      	str	r3, [r6, #0]
 8008480:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008484:	81a3      	strh	r3, [r4, #12]
 8008486:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800848a:	e03e      	b.n	800850a <__swsetup_r+0xba>
 800848c:	4b25      	ldr	r3, [pc, #148]	; (8008524 <__swsetup_r+0xd4>)
 800848e:	429c      	cmp	r4, r3
 8008490:	d101      	bne.n	8008496 <__swsetup_r+0x46>
 8008492:	68ac      	ldr	r4, [r5, #8]
 8008494:	e7eb      	b.n	800846e <__swsetup_r+0x1e>
 8008496:	4b24      	ldr	r3, [pc, #144]	; (8008528 <__swsetup_r+0xd8>)
 8008498:	429c      	cmp	r4, r3
 800849a:	bf08      	it	eq
 800849c:	68ec      	ldreq	r4, [r5, #12]
 800849e:	e7e6      	b.n	800846e <__swsetup_r+0x1e>
 80084a0:	0758      	lsls	r0, r3, #29
 80084a2:	d512      	bpl.n	80084ca <__swsetup_r+0x7a>
 80084a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084a6:	b141      	cbz	r1, 80084ba <__swsetup_r+0x6a>
 80084a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084ac:	4299      	cmp	r1, r3
 80084ae:	d002      	beq.n	80084b6 <__swsetup_r+0x66>
 80084b0:	4630      	mov	r0, r6
 80084b2:	f7fe fe25 	bl	8007100 <_free_r>
 80084b6:	2300      	movs	r3, #0
 80084b8:	6363      	str	r3, [r4, #52]	; 0x34
 80084ba:	89a3      	ldrh	r3, [r4, #12]
 80084bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084c0:	81a3      	strh	r3, [r4, #12]
 80084c2:	2300      	movs	r3, #0
 80084c4:	6063      	str	r3, [r4, #4]
 80084c6:	6923      	ldr	r3, [r4, #16]
 80084c8:	6023      	str	r3, [r4, #0]
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	f043 0308 	orr.w	r3, r3, #8
 80084d0:	81a3      	strh	r3, [r4, #12]
 80084d2:	6923      	ldr	r3, [r4, #16]
 80084d4:	b94b      	cbnz	r3, 80084ea <__swsetup_r+0x9a>
 80084d6:	89a3      	ldrh	r3, [r4, #12]
 80084d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80084dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084e0:	d003      	beq.n	80084ea <__swsetup_r+0x9a>
 80084e2:	4621      	mov	r1, r4
 80084e4:	4630      	mov	r0, r6
 80084e6:	f000 fa09 	bl	80088fc <__smakebuf_r>
 80084ea:	89a0      	ldrh	r0, [r4, #12]
 80084ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084f0:	f010 0301 	ands.w	r3, r0, #1
 80084f4:	d00a      	beq.n	800850c <__swsetup_r+0xbc>
 80084f6:	2300      	movs	r3, #0
 80084f8:	60a3      	str	r3, [r4, #8]
 80084fa:	6963      	ldr	r3, [r4, #20]
 80084fc:	425b      	negs	r3, r3
 80084fe:	61a3      	str	r3, [r4, #24]
 8008500:	6923      	ldr	r3, [r4, #16]
 8008502:	b943      	cbnz	r3, 8008516 <__swsetup_r+0xc6>
 8008504:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008508:	d1ba      	bne.n	8008480 <__swsetup_r+0x30>
 800850a:	bd70      	pop	{r4, r5, r6, pc}
 800850c:	0781      	lsls	r1, r0, #30
 800850e:	bf58      	it	pl
 8008510:	6963      	ldrpl	r3, [r4, #20]
 8008512:	60a3      	str	r3, [r4, #8]
 8008514:	e7f4      	b.n	8008500 <__swsetup_r+0xb0>
 8008516:	2000      	movs	r0, #0
 8008518:	e7f7      	b.n	800850a <__swsetup_r+0xba>
 800851a:	bf00      	nop
 800851c:	20000104 	.word	0x20000104
 8008520:	080091fc 	.word	0x080091fc
 8008524:	0800921c 	.word	0x0800921c
 8008528:	080091dc 	.word	0x080091dc

0800852c <abort>:
 800852c:	b508      	push	{r3, lr}
 800852e:	2006      	movs	r0, #6
 8008530:	f000 faa2 	bl	8008a78 <raise>
 8008534:	2001      	movs	r0, #1
 8008536:	f7fa fbdb 	bl	8002cf0 <_exit>
	...

0800853c <__sflush_r>:
 800853c:	898a      	ldrh	r2, [r1, #12]
 800853e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008542:	4605      	mov	r5, r0
 8008544:	0710      	lsls	r0, r2, #28
 8008546:	460c      	mov	r4, r1
 8008548:	d458      	bmi.n	80085fc <__sflush_r+0xc0>
 800854a:	684b      	ldr	r3, [r1, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	dc05      	bgt.n	800855c <__sflush_r+0x20>
 8008550:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008552:	2b00      	cmp	r3, #0
 8008554:	dc02      	bgt.n	800855c <__sflush_r+0x20>
 8008556:	2000      	movs	r0, #0
 8008558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800855c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800855e:	2e00      	cmp	r6, #0
 8008560:	d0f9      	beq.n	8008556 <__sflush_r+0x1a>
 8008562:	2300      	movs	r3, #0
 8008564:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008568:	682f      	ldr	r7, [r5, #0]
 800856a:	602b      	str	r3, [r5, #0]
 800856c:	d032      	beq.n	80085d4 <__sflush_r+0x98>
 800856e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008570:	89a3      	ldrh	r3, [r4, #12]
 8008572:	075a      	lsls	r2, r3, #29
 8008574:	d505      	bpl.n	8008582 <__sflush_r+0x46>
 8008576:	6863      	ldr	r3, [r4, #4]
 8008578:	1ac0      	subs	r0, r0, r3
 800857a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800857c:	b10b      	cbz	r3, 8008582 <__sflush_r+0x46>
 800857e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008580:	1ac0      	subs	r0, r0, r3
 8008582:	2300      	movs	r3, #0
 8008584:	4602      	mov	r2, r0
 8008586:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008588:	6a21      	ldr	r1, [r4, #32]
 800858a:	4628      	mov	r0, r5
 800858c:	47b0      	blx	r6
 800858e:	1c43      	adds	r3, r0, #1
 8008590:	89a3      	ldrh	r3, [r4, #12]
 8008592:	d106      	bne.n	80085a2 <__sflush_r+0x66>
 8008594:	6829      	ldr	r1, [r5, #0]
 8008596:	291d      	cmp	r1, #29
 8008598:	d82c      	bhi.n	80085f4 <__sflush_r+0xb8>
 800859a:	4a2a      	ldr	r2, [pc, #168]	; (8008644 <__sflush_r+0x108>)
 800859c:	40ca      	lsrs	r2, r1
 800859e:	07d6      	lsls	r6, r2, #31
 80085a0:	d528      	bpl.n	80085f4 <__sflush_r+0xb8>
 80085a2:	2200      	movs	r2, #0
 80085a4:	6062      	str	r2, [r4, #4]
 80085a6:	04d9      	lsls	r1, r3, #19
 80085a8:	6922      	ldr	r2, [r4, #16]
 80085aa:	6022      	str	r2, [r4, #0]
 80085ac:	d504      	bpl.n	80085b8 <__sflush_r+0x7c>
 80085ae:	1c42      	adds	r2, r0, #1
 80085b0:	d101      	bne.n	80085b6 <__sflush_r+0x7a>
 80085b2:	682b      	ldr	r3, [r5, #0]
 80085b4:	b903      	cbnz	r3, 80085b8 <__sflush_r+0x7c>
 80085b6:	6560      	str	r0, [r4, #84]	; 0x54
 80085b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085ba:	602f      	str	r7, [r5, #0]
 80085bc:	2900      	cmp	r1, #0
 80085be:	d0ca      	beq.n	8008556 <__sflush_r+0x1a>
 80085c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085c4:	4299      	cmp	r1, r3
 80085c6:	d002      	beq.n	80085ce <__sflush_r+0x92>
 80085c8:	4628      	mov	r0, r5
 80085ca:	f7fe fd99 	bl	8007100 <_free_r>
 80085ce:	2000      	movs	r0, #0
 80085d0:	6360      	str	r0, [r4, #52]	; 0x34
 80085d2:	e7c1      	b.n	8008558 <__sflush_r+0x1c>
 80085d4:	6a21      	ldr	r1, [r4, #32]
 80085d6:	2301      	movs	r3, #1
 80085d8:	4628      	mov	r0, r5
 80085da:	47b0      	blx	r6
 80085dc:	1c41      	adds	r1, r0, #1
 80085de:	d1c7      	bne.n	8008570 <__sflush_r+0x34>
 80085e0:	682b      	ldr	r3, [r5, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d0c4      	beq.n	8008570 <__sflush_r+0x34>
 80085e6:	2b1d      	cmp	r3, #29
 80085e8:	d001      	beq.n	80085ee <__sflush_r+0xb2>
 80085ea:	2b16      	cmp	r3, #22
 80085ec:	d101      	bne.n	80085f2 <__sflush_r+0xb6>
 80085ee:	602f      	str	r7, [r5, #0]
 80085f0:	e7b1      	b.n	8008556 <__sflush_r+0x1a>
 80085f2:	89a3      	ldrh	r3, [r4, #12]
 80085f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085f8:	81a3      	strh	r3, [r4, #12]
 80085fa:	e7ad      	b.n	8008558 <__sflush_r+0x1c>
 80085fc:	690f      	ldr	r7, [r1, #16]
 80085fe:	2f00      	cmp	r7, #0
 8008600:	d0a9      	beq.n	8008556 <__sflush_r+0x1a>
 8008602:	0793      	lsls	r3, r2, #30
 8008604:	680e      	ldr	r6, [r1, #0]
 8008606:	bf08      	it	eq
 8008608:	694b      	ldreq	r3, [r1, #20]
 800860a:	600f      	str	r7, [r1, #0]
 800860c:	bf18      	it	ne
 800860e:	2300      	movne	r3, #0
 8008610:	eba6 0807 	sub.w	r8, r6, r7
 8008614:	608b      	str	r3, [r1, #8]
 8008616:	f1b8 0f00 	cmp.w	r8, #0
 800861a:	dd9c      	ble.n	8008556 <__sflush_r+0x1a>
 800861c:	6a21      	ldr	r1, [r4, #32]
 800861e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008620:	4643      	mov	r3, r8
 8008622:	463a      	mov	r2, r7
 8008624:	4628      	mov	r0, r5
 8008626:	47b0      	blx	r6
 8008628:	2800      	cmp	r0, #0
 800862a:	dc06      	bgt.n	800863a <__sflush_r+0xfe>
 800862c:	89a3      	ldrh	r3, [r4, #12]
 800862e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008632:	81a3      	strh	r3, [r4, #12]
 8008634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008638:	e78e      	b.n	8008558 <__sflush_r+0x1c>
 800863a:	4407      	add	r7, r0
 800863c:	eba8 0800 	sub.w	r8, r8, r0
 8008640:	e7e9      	b.n	8008616 <__sflush_r+0xda>
 8008642:	bf00      	nop
 8008644:	20400001 	.word	0x20400001

08008648 <_fflush_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	690b      	ldr	r3, [r1, #16]
 800864c:	4605      	mov	r5, r0
 800864e:	460c      	mov	r4, r1
 8008650:	b913      	cbnz	r3, 8008658 <_fflush_r+0x10>
 8008652:	2500      	movs	r5, #0
 8008654:	4628      	mov	r0, r5
 8008656:	bd38      	pop	{r3, r4, r5, pc}
 8008658:	b118      	cbz	r0, 8008662 <_fflush_r+0x1a>
 800865a:	6983      	ldr	r3, [r0, #24]
 800865c:	b90b      	cbnz	r3, 8008662 <_fflush_r+0x1a>
 800865e:	f000 f887 	bl	8008770 <__sinit>
 8008662:	4b14      	ldr	r3, [pc, #80]	; (80086b4 <_fflush_r+0x6c>)
 8008664:	429c      	cmp	r4, r3
 8008666:	d11b      	bne.n	80086a0 <_fflush_r+0x58>
 8008668:	686c      	ldr	r4, [r5, #4]
 800866a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d0ef      	beq.n	8008652 <_fflush_r+0xa>
 8008672:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008674:	07d0      	lsls	r0, r2, #31
 8008676:	d404      	bmi.n	8008682 <_fflush_r+0x3a>
 8008678:	0599      	lsls	r1, r3, #22
 800867a:	d402      	bmi.n	8008682 <_fflush_r+0x3a>
 800867c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800867e:	f000 f915 	bl	80088ac <__retarget_lock_acquire_recursive>
 8008682:	4628      	mov	r0, r5
 8008684:	4621      	mov	r1, r4
 8008686:	f7ff ff59 	bl	800853c <__sflush_r>
 800868a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800868c:	07da      	lsls	r2, r3, #31
 800868e:	4605      	mov	r5, r0
 8008690:	d4e0      	bmi.n	8008654 <_fflush_r+0xc>
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	059b      	lsls	r3, r3, #22
 8008696:	d4dd      	bmi.n	8008654 <_fflush_r+0xc>
 8008698:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800869a:	f000 f908 	bl	80088ae <__retarget_lock_release_recursive>
 800869e:	e7d9      	b.n	8008654 <_fflush_r+0xc>
 80086a0:	4b05      	ldr	r3, [pc, #20]	; (80086b8 <_fflush_r+0x70>)
 80086a2:	429c      	cmp	r4, r3
 80086a4:	d101      	bne.n	80086aa <_fflush_r+0x62>
 80086a6:	68ac      	ldr	r4, [r5, #8]
 80086a8:	e7df      	b.n	800866a <_fflush_r+0x22>
 80086aa:	4b04      	ldr	r3, [pc, #16]	; (80086bc <_fflush_r+0x74>)
 80086ac:	429c      	cmp	r4, r3
 80086ae:	bf08      	it	eq
 80086b0:	68ec      	ldreq	r4, [r5, #12]
 80086b2:	e7da      	b.n	800866a <_fflush_r+0x22>
 80086b4:	080091fc 	.word	0x080091fc
 80086b8:	0800921c 	.word	0x0800921c
 80086bc:	080091dc 	.word	0x080091dc

080086c0 <std>:
 80086c0:	2300      	movs	r3, #0
 80086c2:	b510      	push	{r4, lr}
 80086c4:	4604      	mov	r4, r0
 80086c6:	e9c0 3300 	strd	r3, r3, [r0]
 80086ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086ce:	6083      	str	r3, [r0, #8]
 80086d0:	8181      	strh	r1, [r0, #12]
 80086d2:	6643      	str	r3, [r0, #100]	; 0x64
 80086d4:	81c2      	strh	r2, [r0, #14]
 80086d6:	6183      	str	r3, [r0, #24]
 80086d8:	4619      	mov	r1, r3
 80086da:	2208      	movs	r2, #8
 80086dc:	305c      	adds	r0, #92	; 0x5c
 80086de:	f7fe fb03 	bl	8006ce8 <memset>
 80086e2:	4b05      	ldr	r3, [pc, #20]	; (80086f8 <std+0x38>)
 80086e4:	6263      	str	r3, [r4, #36]	; 0x24
 80086e6:	4b05      	ldr	r3, [pc, #20]	; (80086fc <std+0x3c>)
 80086e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80086ea:	4b05      	ldr	r3, [pc, #20]	; (8008700 <std+0x40>)
 80086ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80086ee:	4b05      	ldr	r3, [pc, #20]	; (8008704 <std+0x44>)
 80086f0:	6224      	str	r4, [r4, #32]
 80086f2:	6323      	str	r3, [r4, #48]	; 0x30
 80086f4:	bd10      	pop	{r4, pc}
 80086f6:	bf00      	nop
 80086f8:	08006d91 	.word	0x08006d91
 80086fc:	08006db7 	.word	0x08006db7
 8008700:	08006def 	.word	0x08006def
 8008704:	08006e13 	.word	0x08006e13

08008708 <_cleanup_r>:
 8008708:	4901      	ldr	r1, [pc, #4]	; (8008710 <_cleanup_r+0x8>)
 800870a:	f000 b8af 	b.w	800886c <_fwalk_reent>
 800870e:	bf00      	nop
 8008710:	08008649 	.word	0x08008649

08008714 <__sfmoreglue>:
 8008714:	b570      	push	{r4, r5, r6, lr}
 8008716:	2268      	movs	r2, #104	; 0x68
 8008718:	1e4d      	subs	r5, r1, #1
 800871a:	4355      	muls	r5, r2
 800871c:	460e      	mov	r6, r1
 800871e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008722:	f7fe fd59 	bl	80071d8 <_malloc_r>
 8008726:	4604      	mov	r4, r0
 8008728:	b140      	cbz	r0, 800873c <__sfmoreglue+0x28>
 800872a:	2100      	movs	r1, #0
 800872c:	e9c0 1600 	strd	r1, r6, [r0]
 8008730:	300c      	adds	r0, #12
 8008732:	60a0      	str	r0, [r4, #8]
 8008734:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008738:	f7fe fad6 	bl	8006ce8 <memset>
 800873c:	4620      	mov	r0, r4
 800873e:	bd70      	pop	{r4, r5, r6, pc}

08008740 <__sfp_lock_acquire>:
 8008740:	4801      	ldr	r0, [pc, #4]	; (8008748 <__sfp_lock_acquire+0x8>)
 8008742:	f000 b8b3 	b.w	80088ac <__retarget_lock_acquire_recursive>
 8008746:	bf00      	nop
 8008748:	200003c9 	.word	0x200003c9

0800874c <__sfp_lock_release>:
 800874c:	4801      	ldr	r0, [pc, #4]	; (8008754 <__sfp_lock_release+0x8>)
 800874e:	f000 b8ae 	b.w	80088ae <__retarget_lock_release_recursive>
 8008752:	bf00      	nop
 8008754:	200003c9 	.word	0x200003c9

08008758 <__sinit_lock_acquire>:
 8008758:	4801      	ldr	r0, [pc, #4]	; (8008760 <__sinit_lock_acquire+0x8>)
 800875a:	f000 b8a7 	b.w	80088ac <__retarget_lock_acquire_recursive>
 800875e:	bf00      	nop
 8008760:	200003ca 	.word	0x200003ca

08008764 <__sinit_lock_release>:
 8008764:	4801      	ldr	r0, [pc, #4]	; (800876c <__sinit_lock_release+0x8>)
 8008766:	f000 b8a2 	b.w	80088ae <__retarget_lock_release_recursive>
 800876a:	bf00      	nop
 800876c:	200003ca 	.word	0x200003ca

08008770 <__sinit>:
 8008770:	b510      	push	{r4, lr}
 8008772:	4604      	mov	r4, r0
 8008774:	f7ff fff0 	bl	8008758 <__sinit_lock_acquire>
 8008778:	69a3      	ldr	r3, [r4, #24]
 800877a:	b11b      	cbz	r3, 8008784 <__sinit+0x14>
 800877c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008780:	f7ff bff0 	b.w	8008764 <__sinit_lock_release>
 8008784:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008788:	6523      	str	r3, [r4, #80]	; 0x50
 800878a:	4b13      	ldr	r3, [pc, #76]	; (80087d8 <__sinit+0x68>)
 800878c:	4a13      	ldr	r2, [pc, #76]	; (80087dc <__sinit+0x6c>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	62a2      	str	r2, [r4, #40]	; 0x28
 8008792:	42a3      	cmp	r3, r4
 8008794:	bf04      	itt	eq
 8008796:	2301      	moveq	r3, #1
 8008798:	61a3      	streq	r3, [r4, #24]
 800879a:	4620      	mov	r0, r4
 800879c:	f000 f820 	bl	80087e0 <__sfp>
 80087a0:	6060      	str	r0, [r4, #4]
 80087a2:	4620      	mov	r0, r4
 80087a4:	f000 f81c 	bl	80087e0 <__sfp>
 80087a8:	60a0      	str	r0, [r4, #8]
 80087aa:	4620      	mov	r0, r4
 80087ac:	f000 f818 	bl	80087e0 <__sfp>
 80087b0:	2200      	movs	r2, #0
 80087b2:	60e0      	str	r0, [r4, #12]
 80087b4:	2104      	movs	r1, #4
 80087b6:	6860      	ldr	r0, [r4, #4]
 80087b8:	f7ff ff82 	bl	80086c0 <std>
 80087bc:	68a0      	ldr	r0, [r4, #8]
 80087be:	2201      	movs	r2, #1
 80087c0:	2109      	movs	r1, #9
 80087c2:	f7ff ff7d 	bl	80086c0 <std>
 80087c6:	68e0      	ldr	r0, [r4, #12]
 80087c8:	2202      	movs	r2, #2
 80087ca:	2112      	movs	r1, #18
 80087cc:	f7ff ff78 	bl	80086c0 <std>
 80087d0:	2301      	movs	r3, #1
 80087d2:	61a3      	str	r3, [r4, #24]
 80087d4:	e7d2      	b.n	800877c <__sinit+0xc>
 80087d6:	bf00      	nop
 80087d8:	08008fd8 	.word	0x08008fd8
 80087dc:	08008709 	.word	0x08008709

080087e0 <__sfp>:
 80087e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087e2:	4607      	mov	r7, r0
 80087e4:	f7ff ffac 	bl	8008740 <__sfp_lock_acquire>
 80087e8:	4b1e      	ldr	r3, [pc, #120]	; (8008864 <__sfp+0x84>)
 80087ea:	681e      	ldr	r6, [r3, #0]
 80087ec:	69b3      	ldr	r3, [r6, #24]
 80087ee:	b913      	cbnz	r3, 80087f6 <__sfp+0x16>
 80087f0:	4630      	mov	r0, r6
 80087f2:	f7ff ffbd 	bl	8008770 <__sinit>
 80087f6:	3648      	adds	r6, #72	; 0x48
 80087f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80087fc:	3b01      	subs	r3, #1
 80087fe:	d503      	bpl.n	8008808 <__sfp+0x28>
 8008800:	6833      	ldr	r3, [r6, #0]
 8008802:	b30b      	cbz	r3, 8008848 <__sfp+0x68>
 8008804:	6836      	ldr	r6, [r6, #0]
 8008806:	e7f7      	b.n	80087f8 <__sfp+0x18>
 8008808:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800880c:	b9d5      	cbnz	r5, 8008844 <__sfp+0x64>
 800880e:	4b16      	ldr	r3, [pc, #88]	; (8008868 <__sfp+0x88>)
 8008810:	60e3      	str	r3, [r4, #12]
 8008812:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008816:	6665      	str	r5, [r4, #100]	; 0x64
 8008818:	f000 f847 	bl	80088aa <__retarget_lock_init_recursive>
 800881c:	f7ff ff96 	bl	800874c <__sfp_lock_release>
 8008820:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008824:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008828:	6025      	str	r5, [r4, #0]
 800882a:	61a5      	str	r5, [r4, #24]
 800882c:	2208      	movs	r2, #8
 800882e:	4629      	mov	r1, r5
 8008830:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008834:	f7fe fa58 	bl	8006ce8 <memset>
 8008838:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800883c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008840:	4620      	mov	r0, r4
 8008842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008844:	3468      	adds	r4, #104	; 0x68
 8008846:	e7d9      	b.n	80087fc <__sfp+0x1c>
 8008848:	2104      	movs	r1, #4
 800884a:	4638      	mov	r0, r7
 800884c:	f7ff ff62 	bl	8008714 <__sfmoreglue>
 8008850:	4604      	mov	r4, r0
 8008852:	6030      	str	r0, [r6, #0]
 8008854:	2800      	cmp	r0, #0
 8008856:	d1d5      	bne.n	8008804 <__sfp+0x24>
 8008858:	f7ff ff78 	bl	800874c <__sfp_lock_release>
 800885c:	230c      	movs	r3, #12
 800885e:	603b      	str	r3, [r7, #0]
 8008860:	e7ee      	b.n	8008840 <__sfp+0x60>
 8008862:	bf00      	nop
 8008864:	08008fd8 	.word	0x08008fd8
 8008868:	ffff0001 	.word	0xffff0001

0800886c <_fwalk_reent>:
 800886c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008870:	4606      	mov	r6, r0
 8008872:	4688      	mov	r8, r1
 8008874:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008878:	2700      	movs	r7, #0
 800887a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800887e:	f1b9 0901 	subs.w	r9, r9, #1
 8008882:	d505      	bpl.n	8008890 <_fwalk_reent+0x24>
 8008884:	6824      	ldr	r4, [r4, #0]
 8008886:	2c00      	cmp	r4, #0
 8008888:	d1f7      	bne.n	800887a <_fwalk_reent+0xe>
 800888a:	4638      	mov	r0, r7
 800888c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008890:	89ab      	ldrh	r3, [r5, #12]
 8008892:	2b01      	cmp	r3, #1
 8008894:	d907      	bls.n	80088a6 <_fwalk_reent+0x3a>
 8008896:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800889a:	3301      	adds	r3, #1
 800889c:	d003      	beq.n	80088a6 <_fwalk_reent+0x3a>
 800889e:	4629      	mov	r1, r5
 80088a0:	4630      	mov	r0, r6
 80088a2:	47c0      	blx	r8
 80088a4:	4307      	orrs	r7, r0
 80088a6:	3568      	adds	r5, #104	; 0x68
 80088a8:	e7e9      	b.n	800887e <_fwalk_reent+0x12>

080088aa <__retarget_lock_init_recursive>:
 80088aa:	4770      	bx	lr

080088ac <__retarget_lock_acquire_recursive>:
 80088ac:	4770      	bx	lr

080088ae <__retarget_lock_release_recursive>:
 80088ae:	4770      	bx	lr

080088b0 <__swhatbuf_r>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	460e      	mov	r6, r1
 80088b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088b8:	2900      	cmp	r1, #0
 80088ba:	b096      	sub	sp, #88	; 0x58
 80088bc:	4614      	mov	r4, r2
 80088be:	461d      	mov	r5, r3
 80088c0:	da08      	bge.n	80088d4 <__swhatbuf_r+0x24>
 80088c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	602a      	str	r2, [r5, #0]
 80088ca:	061a      	lsls	r2, r3, #24
 80088cc:	d410      	bmi.n	80088f0 <__swhatbuf_r+0x40>
 80088ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088d2:	e00e      	b.n	80088f2 <__swhatbuf_r+0x42>
 80088d4:	466a      	mov	r2, sp
 80088d6:	f000 f8eb 	bl	8008ab0 <_fstat_r>
 80088da:	2800      	cmp	r0, #0
 80088dc:	dbf1      	blt.n	80088c2 <__swhatbuf_r+0x12>
 80088de:	9a01      	ldr	r2, [sp, #4]
 80088e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80088e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80088e8:	425a      	negs	r2, r3
 80088ea:	415a      	adcs	r2, r3
 80088ec:	602a      	str	r2, [r5, #0]
 80088ee:	e7ee      	b.n	80088ce <__swhatbuf_r+0x1e>
 80088f0:	2340      	movs	r3, #64	; 0x40
 80088f2:	2000      	movs	r0, #0
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	b016      	add	sp, #88	; 0x58
 80088f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080088fc <__smakebuf_r>:
 80088fc:	898b      	ldrh	r3, [r1, #12]
 80088fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008900:	079d      	lsls	r5, r3, #30
 8008902:	4606      	mov	r6, r0
 8008904:	460c      	mov	r4, r1
 8008906:	d507      	bpl.n	8008918 <__smakebuf_r+0x1c>
 8008908:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800890c:	6023      	str	r3, [r4, #0]
 800890e:	6123      	str	r3, [r4, #16]
 8008910:	2301      	movs	r3, #1
 8008912:	6163      	str	r3, [r4, #20]
 8008914:	b002      	add	sp, #8
 8008916:	bd70      	pop	{r4, r5, r6, pc}
 8008918:	ab01      	add	r3, sp, #4
 800891a:	466a      	mov	r2, sp
 800891c:	f7ff ffc8 	bl	80088b0 <__swhatbuf_r>
 8008920:	9900      	ldr	r1, [sp, #0]
 8008922:	4605      	mov	r5, r0
 8008924:	4630      	mov	r0, r6
 8008926:	f7fe fc57 	bl	80071d8 <_malloc_r>
 800892a:	b948      	cbnz	r0, 8008940 <__smakebuf_r+0x44>
 800892c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008930:	059a      	lsls	r2, r3, #22
 8008932:	d4ef      	bmi.n	8008914 <__smakebuf_r+0x18>
 8008934:	f023 0303 	bic.w	r3, r3, #3
 8008938:	f043 0302 	orr.w	r3, r3, #2
 800893c:	81a3      	strh	r3, [r4, #12]
 800893e:	e7e3      	b.n	8008908 <__smakebuf_r+0xc>
 8008940:	4b0d      	ldr	r3, [pc, #52]	; (8008978 <__smakebuf_r+0x7c>)
 8008942:	62b3      	str	r3, [r6, #40]	; 0x28
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	6020      	str	r0, [r4, #0]
 8008948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800894c:	81a3      	strh	r3, [r4, #12]
 800894e:	9b00      	ldr	r3, [sp, #0]
 8008950:	6163      	str	r3, [r4, #20]
 8008952:	9b01      	ldr	r3, [sp, #4]
 8008954:	6120      	str	r0, [r4, #16]
 8008956:	b15b      	cbz	r3, 8008970 <__smakebuf_r+0x74>
 8008958:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800895c:	4630      	mov	r0, r6
 800895e:	f000 f8b9 	bl	8008ad4 <_isatty_r>
 8008962:	b128      	cbz	r0, 8008970 <__smakebuf_r+0x74>
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	f023 0303 	bic.w	r3, r3, #3
 800896a:	f043 0301 	orr.w	r3, r3, #1
 800896e:	81a3      	strh	r3, [r4, #12]
 8008970:	89a0      	ldrh	r0, [r4, #12]
 8008972:	4305      	orrs	r5, r0
 8008974:	81a5      	strh	r5, [r4, #12]
 8008976:	e7cd      	b.n	8008914 <__smakebuf_r+0x18>
 8008978:	08008709 	.word	0x08008709

0800897c <memmove>:
 800897c:	4288      	cmp	r0, r1
 800897e:	b510      	push	{r4, lr}
 8008980:	eb01 0402 	add.w	r4, r1, r2
 8008984:	d902      	bls.n	800898c <memmove+0x10>
 8008986:	4284      	cmp	r4, r0
 8008988:	4623      	mov	r3, r4
 800898a:	d807      	bhi.n	800899c <memmove+0x20>
 800898c:	1e43      	subs	r3, r0, #1
 800898e:	42a1      	cmp	r1, r4
 8008990:	d008      	beq.n	80089a4 <memmove+0x28>
 8008992:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008996:	f803 2f01 	strb.w	r2, [r3, #1]!
 800899a:	e7f8      	b.n	800898e <memmove+0x12>
 800899c:	4402      	add	r2, r0
 800899e:	4601      	mov	r1, r0
 80089a0:	428a      	cmp	r2, r1
 80089a2:	d100      	bne.n	80089a6 <memmove+0x2a>
 80089a4:	bd10      	pop	{r4, pc}
 80089a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089ae:	e7f7      	b.n	80089a0 <memmove+0x24>

080089b0 <__malloc_lock>:
 80089b0:	4801      	ldr	r0, [pc, #4]	; (80089b8 <__malloc_lock+0x8>)
 80089b2:	f7ff bf7b 	b.w	80088ac <__retarget_lock_acquire_recursive>
 80089b6:	bf00      	nop
 80089b8:	200003c8 	.word	0x200003c8

080089bc <__malloc_unlock>:
 80089bc:	4801      	ldr	r0, [pc, #4]	; (80089c4 <__malloc_unlock+0x8>)
 80089be:	f7ff bf76 	b.w	80088ae <__retarget_lock_release_recursive>
 80089c2:	bf00      	nop
 80089c4:	200003c8 	.word	0x200003c8

080089c8 <_realloc_r>:
 80089c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089cc:	4680      	mov	r8, r0
 80089ce:	4614      	mov	r4, r2
 80089d0:	460e      	mov	r6, r1
 80089d2:	b921      	cbnz	r1, 80089de <_realloc_r+0x16>
 80089d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089d8:	4611      	mov	r1, r2
 80089da:	f7fe bbfd 	b.w	80071d8 <_malloc_r>
 80089de:	b92a      	cbnz	r2, 80089ec <_realloc_r+0x24>
 80089e0:	f7fe fb8e 	bl	8007100 <_free_r>
 80089e4:	4625      	mov	r5, r4
 80089e6:	4628      	mov	r0, r5
 80089e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089ec:	f000 f882 	bl	8008af4 <_malloc_usable_size_r>
 80089f0:	4284      	cmp	r4, r0
 80089f2:	4607      	mov	r7, r0
 80089f4:	d802      	bhi.n	80089fc <_realloc_r+0x34>
 80089f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089fa:	d812      	bhi.n	8008a22 <_realloc_r+0x5a>
 80089fc:	4621      	mov	r1, r4
 80089fe:	4640      	mov	r0, r8
 8008a00:	f7fe fbea 	bl	80071d8 <_malloc_r>
 8008a04:	4605      	mov	r5, r0
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d0ed      	beq.n	80089e6 <_realloc_r+0x1e>
 8008a0a:	42bc      	cmp	r4, r7
 8008a0c:	4622      	mov	r2, r4
 8008a0e:	4631      	mov	r1, r6
 8008a10:	bf28      	it	cs
 8008a12:	463a      	movcs	r2, r7
 8008a14:	f7fe f95a 	bl	8006ccc <memcpy>
 8008a18:	4631      	mov	r1, r6
 8008a1a:	4640      	mov	r0, r8
 8008a1c:	f7fe fb70 	bl	8007100 <_free_r>
 8008a20:	e7e1      	b.n	80089e6 <_realloc_r+0x1e>
 8008a22:	4635      	mov	r5, r6
 8008a24:	e7df      	b.n	80089e6 <_realloc_r+0x1e>

08008a26 <_raise_r>:
 8008a26:	291f      	cmp	r1, #31
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	460d      	mov	r5, r1
 8008a2e:	d904      	bls.n	8008a3a <_raise_r+0x14>
 8008a30:	2316      	movs	r3, #22
 8008a32:	6003      	str	r3, [r0, #0]
 8008a34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a38:	bd38      	pop	{r3, r4, r5, pc}
 8008a3a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008a3c:	b112      	cbz	r2, 8008a44 <_raise_r+0x1e>
 8008a3e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a42:	b94b      	cbnz	r3, 8008a58 <_raise_r+0x32>
 8008a44:	4620      	mov	r0, r4
 8008a46:	f000 f831 	bl	8008aac <_getpid_r>
 8008a4a:	462a      	mov	r2, r5
 8008a4c:	4601      	mov	r1, r0
 8008a4e:	4620      	mov	r0, r4
 8008a50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a54:	f000 b818 	b.w	8008a88 <_kill_r>
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d00a      	beq.n	8008a72 <_raise_r+0x4c>
 8008a5c:	1c59      	adds	r1, r3, #1
 8008a5e:	d103      	bne.n	8008a68 <_raise_r+0x42>
 8008a60:	2316      	movs	r3, #22
 8008a62:	6003      	str	r3, [r0, #0]
 8008a64:	2001      	movs	r0, #1
 8008a66:	e7e7      	b.n	8008a38 <_raise_r+0x12>
 8008a68:	2400      	movs	r4, #0
 8008a6a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008a6e:	4628      	mov	r0, r5
 8008a70:	4798      	blx	r3
 8008a72:	2000      	movs	r0, #0
 8008a74:	e7e0      	b.n	8008a38 <_raise_r+0x12>
	...

08008a78 <raise>:
 8008a78:	4b02      	ldr	r3, [pc, #8]	; (8008a84 <raise+0xc>)
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	6818      	ldr	r0, [r3, #0]
 8008a7e:	f7ff bfd2 	b.w	8008a26 <_raise_r>
 8008a82:	bf00      	nop
 8008a84:	20000104 	.word	0x20000104

08008a88 <_kill_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	; (8008aa8 <_kill_r+0x20>)
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	602b      	str	r3, [r5, #0]
 8008a96:	f7fa f91b 	bl	8002cd0 <_kill>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	d102      	bne.n	8008aa4 <_kill_r+0x1c>
 8008a9e:	682b      	ldr	r3, [r5, #0]
 8008aa0:	b103      	cbz	r3, 8008aa4 <_kill_r+0x1c>
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	bd38      	pop	{r3, r4, r5, pc}
 8008aa6:	bf00      	nop
 8008aa8:	200003c4 	.word	0x200003c4

08008aac <_getpid_r>:
 8008aac:	f7fa b908 	b.w	8002cc0 <_getpid>

08008ab0 <_fstat_r>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	4d07      	ldr	r5, [pc, #28]	; (8008ad0 <_fstat_r+0x20>)
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	4608      	mov	r0, r1
 8008aba:	4611      	mov	r1, r2
 8008abc:	602b      	str	r3, [r5, #0]
 8008abe:	f7fa f966 	bl	8002d8e <_fstat>
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	d102      	bne.n	8008acc <_fstat_r+0x1c>
 8008ac6:	682b      	ldr	r3, [r5, #0]
 8008ac8:	b103      	cbz	r3, 8008acc <_fstat_r+0x1c>
 8008aca:	6023      	str	r3, [r4, #0]
 8008acc:	bd38      	pop	{r3, r4, r5, pc}
 8008ace:	bf00      	nop
 8008ad0:	200003c4 	.word	0x200003c4

08008ad4 <_isatty_r>:
 8008ad4:	b538      	push	{r3, r4, r5, lr}
 8008ad6:	4d06      	ldr	r5, [pc, #24]	; (8008af0 <_isatty_r+0x1c>)
 8008ad8:	2300      	movs	r3, #0
 8008ada:	4604      	mov	r4, r0
 8008adc:	4608      	mov	r0, r1
 8008ade:	602b      	str	r3, [r5, #0]
 8008ae0:	f7fa f965 	bl	8002dae <_isatty>
 8008ae4:	1c43      	adds	r3, r0, #1
 8008ae6:	d102      	bne.n	8008aee <_isatty_r+0x1a>
 8008ae8:	682b      	ldr	r3, [r5, #0]
 8008aea:	b103      	cbz	r3, 8008aee <_isatty_r+0x1a>
 8008aec:	6023      	str	r3, [r4, #0]
 8008aee:	bd38      	pop	{r3, r4, r5, pc}
 8008af0:	200003c4 	.word	0x200003c4

08008af4 <_malloc_usable_size_r>:
 8008af4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008af8:	1f18      	subs	r0, r3, #4
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	bfbc      	itt	lt
 8008afe:	580b      	ldrlt	r3, [r1, r0]
 8008b00:	18c0      	addlt	r0, r0, r3
 8008b02:	4770      	bx	lr

08008b04 <_init>:
 8008b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b06:	bf00      	nop
 8008b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b0a:	bc08      	pop	{r3}
 8008b0c:	469e      	mov	lr, r3
 8008b0e:	4770      	bx	lr

08008b10 <_fini>:
 8008b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b12:	bf00      	nop
 8008b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b16:	bc08      	pop	{r3}
 8008b18:	469e      	mov	lr, r3
 8008b1a:	4770      	bx	lr
