ğŸ”§ PBL Projects â€“ SystemVerilog | Vivado (Linux)
This repository contains a collection of Project-Based Learning (PBL) activities developed during my academic coursework, using SystemVerilog within the Vivado environment on Linux. Each PBL tackles a specific phase of the digital design and verification flow, from RTL development to physical prototyping.

ğŸ“š Projects List
PBL01 â€“ RTL Design Using Finite State Machines (FSM)

PBL02 â€“ RISC-V Machine Code Implementation

PBL03 â€“ RISC-V Processor Verification Using UVM

PBL04 â€“ Design Synthesis, Static Timing Analysis (STA) & FPGA Prototyping

ğŸ’¡ About
The goal of this repository is to document and demonstrate the practical application of digital design principles using SystemVerilog and industry-standard tools. Each project simulates a real-world design scenario and represents a complete step in the development and verification of a RISC-V-based digital system.

ğŸ› ï¸ Tools & Technologies
Language: SystemVerilog

Simulation: Vivado Simulator

Design Tool: Vivado (Linux version)

Verification Methodology: UVM (Universal Verification Methodology)

Target Architecture: RISC-V (subset of the ISA)

