;
; GPU Configuration
;

[ Config.Device ]
Frequency = 925
NumComputeUnits = 32

[ Config.ComputeUnit ]
NumWavefrontPools = 4
NumVectorRegisters = 65536
NumScalarRegisters = 2048
MaxWorkGroupsPerWavefrontPool = 10
MaxWavefrontsPerWavefrontPool = 10

[ Config.FrontEnd ]
FetchLatency = 5
FetchWidth = 4
FetchBufferSize = 10
IssueLatency = 1
IssueWidth = 5
MaxInstIssuedPerType = 1

[ Config.SIMDUnit ]
NumSIMDLanes = 16
Width = 1
IssueBufferSize = 1
DecodeLatency = 1
DecodeBufferSize = 1
ReadExecWriteLatency = 8
ReadExecWriteBufferSize = 1

[ Config.ScalarUnit ]
Width = 1
IssueBufferSize = 1
DecodeLatency = 1
DecodeBufferSize = 1
ReadLatency = 1
ReadBufferSize = 1
ALULatency = 4
ExecBufferSize = 32
WriteLatency = 1
WriteBufferSize = 1

[ Config.BranchUnit ]
Width = 1
IssueBufferSize = 1
DecodeLatency = 1
DecodeBufferSize = 1
ReadLatency = 1
ReadBufferSize = 1
ExecLatency = 4
ExecBufferSize = 4
WriteLatency = 1
WriteBufferSize = 1

[ Config.LDSUnit ]
Width = 1
IssueBufferSize = 1
DecodeLatency = 1
DecodeBufferSize = 1
ReadLatency = 1
ReadBufferSize = 1
MaxInflightMem = 32
WriteLatency = 1
WriteBufferSize = 1

[ Config.VectorMemUnit ]
Width = 1
IssueBufferSize = 1
DecodeLatency = 1
DecodeBufferSize = 1
ReadLatency = 1
ReadBufferSize = 1
MaxInflightMem = 32
WriteLatency = 1
WriteBufferSize = 1

[ Config.LDS ]
Size = 65536
AllocSize = 64
BlockSize = 64
Latency = 2
Ports = 2


;
; Simulation Statistics
;

[ Device ]

NDRangeCount = 0
WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
VectorALUInstructions = 0
LDSInstructions = 0
VectorMemInstructions = 0
Cycles = 0
InstructionsPerCycle = 0


[ ComputeUnit 0 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 1 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 2 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 3 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 4 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 5 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 6 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 7 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 8 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 9 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 10 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 11 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 12 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 13 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 14 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 15 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 16 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 17 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 18 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 19 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 20 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 21 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 22 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 23 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 24 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 25 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 26 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 27 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 28 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 29 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 30 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


[ ComputeUnit 31 ]

WorkGroupCount = 0
Instructions = 0
ScalarALUInstructions = 0
ScalarMemInstructions = 0
BranchInstructions = 0
SIMDInstructions = 0
VectorMemInstructions = 0
LDSInstructions = 0
Cycles = 0
InstructionsPerCycle = 0

ScalarRegReads= 0
ScalarRegWrites= 0
VectorRegReads= 0
VectorRegWrites= 0

LDS.Accesses = 0
LDS.Reads = 0
LDS.EffectiveReads = 0
LDS.CoalescedReads = 0
LDS.Writes = 0
LDS.EffectiveWrites = 0
LDS.CoalescedWrites = 0
L1_TLB.tlb_entry_num = 0
L1_TLB.tlb_miss = 0
L1_TLB.tlb_access = 0
L1_TLB.tlb_miss_rate = -nan


