// Seed: 3805733558
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7
);
  logic id_8;
  reg id_9, id_10;
  reg id_11, id_12, id_13, id_14;
  type_21(
      1, id_13, id_13
  );
  always @(posedge id_0 or posedge id_10) begin
    id_14 <= id_10;
  end
endmodule
