{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609646375737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609646375737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 21:59:35 2021 " "Processing started: Sat Jan 02 21:59:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609646375737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646375737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off imagen -c imagen " "Command: quartus_map --read_settings_files=on --write_settings_files=off imagen -c imagen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646375737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609646376006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609646376006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_ext-arqrom " "Found design unit 1: rom_ext-arqrom" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382103 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_ext " "Found entity 1: rom_ext" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382108 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382115 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382121 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_control-arqpixel_control " "Found design unit 1: pixel_control-arqpixel_control" {  } { { "pixel_control.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/pixel_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382126 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_control " "Found entity 1: pixel_control" {  } { { "pixel_control.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/pixel_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arqtop " "Found design unit 1: top-arqtop" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382127 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609646382127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609646382171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:genMhz A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:genMhz\"" {  } { { "top.vhd" "genMhz" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609646382186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vga_control A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:vga_control\"" {  } { { "top.vhd" "vga_control" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609646382197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:hw_image A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:hw_image\"" {  } { { "top.vhd" "hw_image" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609646382218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(48) " "VHDL Process Statement warning at hw_image_generator.vhd(48): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(49) " "VHDL Process Statement warning at hw_image_generator.vhd(49): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(43) " "VHDL Process Statement warning at hw_image_generator.vhd(43): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(43) " "VHDL Process Statement warning at hw_image_generator.vhd(43): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(43) " "VHDL Process Statement warning at hw_image_generator.vhd(43): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(43) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(43) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382219 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(43) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(43) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(43) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(43) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(43) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(43) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(43) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(43) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(43) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(43) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(43)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646382220 "|top|hw_image_generator:hw_image"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pixel_control pixel_control:pixelcontrol A:arqpixel_control " "Elaborating entity \"pixel_control\" using architecture \"A:arqpixel_control\" for hierarchy \"pixel_control:pixelcontrol\"" {  } { { "top.vhd" "pixelcontrol" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609646382234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rom_ext rom_ext:rom A:arqrom " "Elaborating entity \"rom_ext\" using architecture \"A:arqrom\" for hierarchy \"rom_ext:rom\"" {  } { { "top.vhd" "rom" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/top.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609646382244 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom rom_ext.vhd(14) " "VHDL Signal Declaration warning at rom_ext.vhd(14): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609646382245 "|top|rom_ext:rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom rom_ext.vhd(23) " "VHDL Process Statement warning at rom_ext.vhd(23): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609646382245 "|top|rom_ext:rom"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom_ext:rom\|bus_data\[4\] " "Converted tri-state buffer \"rom_ext:rom\|bus_data\[4\]\" feeding internal logic into a wire" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609646382400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom_ext:rom\|bus_data\[5\] " "Converted tri-state buffer \"rom_ext:rom\|bus_data\[5\]\" feeding internal logic into a wire" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609646382400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom_ext:rom\|bus_data\[6\] " "Converted tri-state buffer \"rom_ext:rom\|bus_data\[6\]\" feeding internal logic into a wire" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609646382400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom_ext:rom\|bus_data\[7\] " "Converted tri-state buffer \"rom_ext:rom\|bus_data\[7\]\" feeding internal logic into a wire" {  } { { "rom_ext.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1609646382400 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1609646382400 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 400 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/extras/treesal.mif " "Memory depth (512) in the design file differs from memory depth (400) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/extras/treesal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609646382423 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "rom_ext:rom\|mem_rom " "RAM logic \"rom_ext:rom\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_ext.vhd" "mem_rom" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/rom_ext.vhd" 14 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609646382434 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609646382434 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|green\[0\] hw_image_generator:hw_image\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|green\[0\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|blue\[0\] hw_image_generator:hw_image\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|blue\[0\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|green\[1\] hw_image_generator:hw_image\|red\[1\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|blue\[1\] hw_image_generator:hw_image\|red\[1\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|green\[2\] hw_image_generator:hw_image\|red\[2\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[2\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|blue\[2\] hw_image_generator:hw_image\|red\[2\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[2\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|green\[3\] hw_image_generator:hw_image\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:hw_image\|blue\[3\] hw_image_generator:hw_image\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:hw_image\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:hw_image\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/6_practice_miff/mif_project/hw_image_generator.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609646382614 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609646382614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609646382717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609646383576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609646383576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609646383658 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609646383658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609646383658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609646383658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609646383685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 21:59:43 2021 " "Processing ended: Sat Jan 02 21:59:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609646383685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609646383685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609646383685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609646383685 ""}
