
STM32F3_Multicopter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abb8  08000188  08000188  00008188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000140  20000000  0800ad40  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00002cc4  20000140  20000140  00018140  2**2
                  ALLOC
  4 ._user_heap_stack 00000200  20002e04  20002e04  00018140  2**0
                  ALLOC
  5 .ARM.attributes 00000031  00000000  00000000  00018140  2**0
                  CONTENTS, READONLY
  6 .debug_info   00016a64  00000000  00000000  00018171  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004139  00000000  00000000  0002ebd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000004a8  00000000  00000000  00032d10  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_macro  00012f52  00000000  00000000  000331b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000cc42  00000000  00000000  0004610a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0005d022  00000000  00000000  00052d4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .comment      00000030  00000000  00000000  000afd6e  2**0
                  CONTENTS, READONLY
 13 .debug_loc    0000b1c9  00000000  00000000  000afd9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003404  00000000  00000000  000baf68  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000248  00000000  00000000  000be370  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <IMU_init>:
 8000188:	2300      	movs	r3, #0
 800018a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800018e:	6001      	str	r1, [r0, #0]
 8000190:	6042      	str	r2, [r0, #4]
 8000192:	6083      	str	r3, [r0, #8]
 8000194:	60c3      	str	r3, [r0, #12]
 8000196:	6103      	str	r3, [r0, #16]
 8000198:	6142      	str	r2, [r0, #20]
 800019a:	6183      	str	r3, [r0, #24]
 800019c:	61c3      	str	r3, [r0, #28]
 800019e:	6203      	str	r3, [r0, #32]
 80001a0:	6242      	str	r2, [r0, #36]	; 0x24
 80001a2:	6283      	str	r3, [r0, #40]	; 0x28
 80001a4:	62c3      	str	r3, [r0, #44]	; 0x2c
 80001a6:	6303      	str	r3, [r0, #48]	; 0x30
 80001a8:	4770      	bx	lr

080001aa <IMU_init_drift_correction>:
 80001aa:	2300      	movs	r3, #0
 80001ac:	64c1      	str	r1, [r0, #76]	; 0x4c
 80001ae:	6343      	str	r3, [r0, #52]	; 0x34
 80001b0:	6383      	str	r3, [r0, #56]	; 0x38
 80001b2:	63c3      	str	r3, [r0, #60]	; 0x3c
 80001b4:	6403      	str	r3, [r0, #64]	; 0x40
 80001b6:	6443      	str	r3, [r0, #68]	; 0x44
 80001b8:	6483      	str	r3, [r0, #72]	; 0x48
 80001ba:	6603      	str	r3, [r0, #96]	; 0x60
 80001bc:	6643      	str	r3, [r0, #100]	; 0x64
 80001be:	6683      	str	r3, [r0, #104]	; 0x68
 80001c0:	66c3      	str	r3, [r0, #108]	; 0x6c
 80001c2:	6703      	str	r3, [r0, #112]	; 0x70
 80001c4:	6743      	str	r3, [r0, #116]	; 0x74
 80001c6:	6503      	str	r3, [r0, #80]	; 0x50
 80001c8:	6543      	str	r3, [r0, #84]	; 0x54
 80001ca:	6583      	str	r3, [r0, #88]	; 0x58
 80001cc:	65c3      	str	r3, [r0, #92]	; 0x5c
 80001ce:	4770      	bx	lr

080001d0 <IMU_update>:
 80001d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80001d2:	6805      	ldr	r5, [r0, #0]
 80001d4:	4604      	mov	r4, r0
 80001d6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80001d8:	4628      	mov	r0, r5
 80001da:	f007 fcc5 	bl	8007b68 <__aeabi_fmul>
 80001de:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80001e0:	f007 fbb8 	bl	8007954 <__aeabi_fsub>
 80001e4:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80001e6:	f007 fbb5 	bl	8007954 <__aeabi_fsub>
 80001ea:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80001ec:	62a0      	str	r0, [r4, #40]	; 0x28
 80001ee:	4628      	mov	r0, r5
 80001f0:	f007 fcba 	bl	8007b68 <__aeabi_fmul>
 80001f4:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80001f6:	f007 fbad 	bl	8007954 <__aeabi_fsub>
 80001fa:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80001fc:	f007 fbaa 	bl	8007954 <__aeabi_fsub>
 8000200:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000202:	62e0      	str	r0, [r4, #44]	; 0x2c
 8000204:	4628      	mov	r0, r5
 8000206:	f007 fcaf 	bl	8007b68 <__aeabi_fmul>
 800020a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800020c:	f007 fba2 	bl	8007954 <__aeabi_fsub>
 8000210:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8000212:	f007 fb9f 	bl	8007954 <__aeabi_fsub>
 8000216:	1d26      	adds	r6, r4, #4
 8000218:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800021c:	6320      	str	r0, [r4, #48]	; 0x30
 800021e:	4631      	mov	r1, r6
 8000220:	a801      	add	r0, sp, #4
 8000222:	462a      	mov	r2, r5
 8000224:	f000 fe3c 	bl	8000ea0 <VectorCrossProduct>
 8000228:	4630      	mov	r0, r6
 800022a:	4631      	mov	r1, r6
 800022c:	aa01      	add	r2, sp, #4
 800022e:	f104 0610 	add.w	r6, r4, #16
 8000232:	f000 fe78 	bl	8000f26 <VectorAdd>
 8000236:	a801      	add	r0, sp, #4
 8000238:	4631      	mov	r1, r6
 800023a:	462a      	mov	r2, r5
 800023c:	f000 fe30 	bl	8000ea0 <VectorCrossProduct>
 8000240:	341c      	adds	r4, #28
 8000242:	4630      	mov	r0, r6
 8000244:	4631      	mov	r1, r6
 8000246:	aa01      	add	r2, sp, #4
 8000248:	f000 fe6d 	bl	8000f26 <VectorAdd>
 800024c:	a801      	add	r0, sp, #4
 800024e:	4621      	mov	r1, r4
 8000250:	462a      	mov	r2, r5
 8000252:	f000 fe25 	bl	8000ea0 <VectorCrossProduct>
 8000256:	4620      	mov	r0, r4
 8000258:	4621      	mov	r1, r4
 800025a:	aa01      	add	r2, sp, #4
 800025c:	f000 fe63 	bl	8000f26 <VectorAdd>
 8000260:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}

08000262 <IMU_normalize>:
 8000262:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000264:	4604      	mov	r4, r0
 8000266:	6840      	ldr	r0, [r0, #4]
 8000268:	68a7      	ldr	r7, [r4, #8]
 800026a:	4601      	mov	r1, r0
 800026c:	f007 fc7c 	bl	8007b68 <__aeabi_fmul>
 8000270:	4639      	mov	r1, r7
 8000272:	4605      	mov	r5, r0
 8000274:	4638      	mov	r0, r7
 8000276:	f007 fc77 	bl	8007b68 <__aeabi_fmul>
 800027a:	4601      	mov	r1, r0
 800027c:	4628      	mov	r0, r5
 800027e:	f007 fb6b 	bl	8007958 <__addsf3>
 8000282:	68e6      	ldr	r6, [r4, #12]
 8000284:	4605      	mov	r5, r0
 8000286:	4631      	mov	r1, r6
 8000288:	4630      	mov	r0, r6
 800028a:	f007 fc6d 	bl	8007b68 <__aeabi_fmul>
 800028e:	4601      	mov	r1, r0
 8000290:	4628      	mov	r0, r5
 8000292:	f007 fb61 	bl	8007958 <__addsf3>
 8000296:	f008 f915 	bl	80084c4 <sqrtf>
 800029a:	4605      	mov	r5, r0
 800029c:	4629      	mov	r1, r5
 800029e:	6860      	ldr	r0, [r4, #4]
 80002a0:	f007 fd16 	bl	8007cd0 <__aeabi_fdiv>
 80002a4:	4629      	mov	r1, r5
 80002a6:	6060      	str	r0, [r4, #4]
 80002a8:	68a0      	ldr	r0, [r4, #8]
 80002aa:	f007 fd11 	bl	8007cd0 <__aeabi_fdiv>
 80002ae:	4629      	mov	r1, r5
 80002b0:	60a0      	str	r0, [r4, #8]
 80002b2:	68e0      	ldr	r0, [r4, #12]
 80002b4:	f007 fd0c 	bl	8007cd0 <__aeabi_fdiv>
 80002b8:	60e0      	str	r0, [r4, #12]
 80002ba:	6920      	ldr	r0, [r4, #16]
 80002bc:	6967      	ldr	r7, [r4, #20]
 80002be:	4601      	mov	r1, r0
 80002c0:	f007 fc52 	bl	8007b68 <__aeabi_fmul>
 80002c4:	4639      	mov	r1, r7
 80002c6:	4605      	mov	r5, r0
 80002c8:	4638      	mov	r0, r7
 80002ca:	f007 fc4d 	bl	8007b68 <__aeabi_fmul>
 80002ce:	4601      	mov	r1, r0
 80002d0:	4628      	mov	r0, r5
 80002d2:	f007 fb41 	bl	8007958 <__addsf3>
 80002d6:	69a6      	ldr	r6, [r4, #24]
 80002d8:	4605      	mov	r5, r0
 80002da:	4631      	mov	r1, r6
 80002dc:	4630      	mov	r0, r6
 80002de:	f007 fc43 	bl	8007b68 <__aeabi_fmul>
 80002e2:	4601      	mov	r1, r0
 80002e4:	4628      	mov	r0, r5
 80002e6:	f007 fb37 	bl	8007958 <__addsf3>
 80002ea:	f008 f8eb 	bl	80084c4 <sqrtf>
 80002ee:	4605      	mov	r5, r0
 80002f0:	4629      	mov	r1, r5
 80002f2:	6920      	ldr	r0, [r4, #16]
 80002f4:	f007 fcec 	bl	8007cd0 <__aeabi_fdiv>
 80002f8:	4629      	mov	r1, r5
 80002fa:	6120      	str	r0, [r4, #16]
 80002fc:	6960      	ldr	r0, [r4, #20]
 80002fe:	f007 fce7 	bl	8007cd0 <__aeabi_fdiv>
 8000302:	4629      	mov	r1, r5
 8000304:	6160      	str	r0, [r4, #20]
 8000306:	69a0      	ldr	r0, [r4, #24]
 8000308:	f007 fce2 	bl	8007cd0 <__aeabi_fdiv>
 800030c:	61a0      	str	r0, [r4, #24]
 800030e:	69e0      	ldr	r0, [r4, #28]
 8000310:	6a27      	ldr	r7, [r4, #32]
 8000312:	4601      	mov	r1, r0
 8000314:	f007 fc28 	bl	8007b68 <__aeabi_fmul>
 8000318:	4639      	mov	r1, r7
 800031a:	4605      	mov	r5, r0
 800031c:	4638      	mov	r0, r7
 800031e:	f007 fc23 	bl	8007b68 <__aeabi_fmul>
 8000322:	4601      	mov	r1, r0
 8000324:	4628      	mov	r0, r5
 8000326:	f007 fb17 	bl	8007958 <__addsf3>
 800032a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800032c:	4605      	mov	r5, r0
 800032e:	4631      	mov	r1, r6
 8000330:	4630      	mov	r0, r6
 8000332:	f007 fc19 	bl	8007b68 <__aeabi_fmul>
 8000336:	4601      	mov	r1, r0
 8000338:	4628      	mov	r0, r5
 800033a:	f007 fb0d 	bl	8007958 <__addsf3>
 800033e:	f008 f8c1 	bl	80084c4 <sqrtf>
 8000342:	4605      	mov	r5, r0
 8000344:	4629      	mov	r1, r5
 8000346:	69e0      	ldr	r0, [r4, #28]
 8000348:	f007 fcc2 	bl	8007cd0 <__aeabi_fdiv>
 800034c:	4629      	mov	r1, r5
 800034e:	61e0      	str	r0, [r4, #28]
 8000350:	6a20      	ldr	r0, [r4, #32]
 8000352:	f007 fcbd 	bl	8007cd0 <__aeabi_fdiv>
 8000356:	4629      	mov	r1, r5
 8000358:	6220      	str	r0, [r4, #32]
 800035a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800035c:	f007 fcb8 	bl	8007cd0 <__aeabi_fdiv>
 8000360:	6260      	str	r0, [r4, #36]	; 0x24
 8000362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000364 <IMU_ortho_adjust>:
 8000364:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000366:	f100 0410 	add.w	r4, r0, #16
 800036a:	1d05      	adds	r5, r0, #4
 800036c:	b087      	sub	sp, #28
 800036e:	4606      	mov	r6, r0
 8000370:	4621      	mov	r1, r4
 8000372:	4628      	mov	r0, r5
 8000374:	f000 fd82 	bl	8000e7c <VectorDotProduct>
 8000378:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800037c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8000380:	f007 fbf2 	bl	8007b68 <__aeabi_fmul>
 8000384:	4607      	mov	r7, r0
 8000386:	4621      	mov	r1, r4
 8000388:	a803      	add	r0, sp, #12
 800038a:	463a      	mov	r2, r7
 800038c:	f000 fdb7 	bl	8000efe <VectorScale>
 8000390:	4668      	mov	r0, sp
 8000392:	4629      	mov	r1, r5
 8000394:	463a      	mov	r2, r7
 8000396:	f000 fdb2 	bl	8000efe <VectorScale>
 800039a:	4628      	mov	r0, r5
 800039c:	4629      	mov	r1, r5
 800039e:	aa03      	add	r2, sp, #12
 80003a0:	f000 fdc1 	bl	8000f26 <VectorAdd>
 80003a4:	4620      	mov	r0, r4
 80003a6:	4621      	mov	r1, r4
 80003a8:	466a      	mov	r2, sp
 80003aa:	f000 fdbc 	bl	8000f26 <VectorAdd>
 80003ae:	f106 001c 	add.w	r0, r6, #28
 80003b2:	4629      	mov	r1, r5
 80003b4:	4622      	mov	r2, r4
 80003b6:	f000 fd73 	bl	8000ea0 <VectorCrossProduct>
 80003ba:	b007      	add	sp, #28
 80003bc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080003be <IMU_drift_correction_ACC>:
 80003be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c2:	4604      	mov	r4, r0
 80003c4:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80003c6:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 80003c8:	4601      	mov	r1, r0
 80003ca:	f007 fbcd 	bl	8007b68 <__aeabi_fmul>
 80003ce:	4639      	mov	r1, r7
 80003d0:	4605      	mov	r5, r0
 80003d2:	4638      	mov	r0, r7
 80003d4:	f007 fbc8 	bl	8007b68 <__aeabi_fmul>
 80003d8:	4601      	mov	r1, r0
 80003da:	4628      	mov	r0, r5
 80003dc:	f007 fabc 	bl	8007958 <__addsf3>
 80003e0:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 80003e2:	4605      	mov	r5, r0
 80003e4:	4631      	mov	r1, r6
 80003e6:	4630      	mov	r0, r6
 80003e8:	f007 fbbe 	bl	8007b68 <__aeabi_fmul>
 80003ec:	4601      	mov	r1, r0
 80003ee:	4628      	mov	r0, r5
 80003f0:	f007 fab2 	bl	8007958 <__addsf3>
 80003f4:	f008 f866 	bl	80084c4 <sqrtf>
 80003f8:	2100      	movs	r1, #0
 80003fa:	4605      	mov	r5, r0
 80003fc:	f007 fd48 	bl	8007e90 <__aeabi_fcmpeq>
 8000400:	b970      	cbnz	r0, 8000420 <IMU_drift_correction_ACC+0x62>
 8000402:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000404:	4629      	mov	r1, r5
 8000406:	f007 fc63 	bl	8007cd0 <__aeabi_fdiv>
 800040a:	4629      	mov	r1, r5
 800040c:	6360      	str	r0, [r4, #52]	; 0x34
 800040e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8000410:	f007 fc5e 	bl	8007cd0 <__aeabi_fdiv>
 8000414:	4629      	mov	r1, r5
 8000416:	63a0      	str	r0, [r4, #56]	; 0x38
 8000418:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800041a:	f007 fc59 	bl	8007cd0 <__aeabi_fdiv>
 800041e:	63e0      	str	r0, [r4, #60]	; 0x3c
 8000420:	f104 0550 	add.w	r5, r4, #80	; 0x50
 8000424:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8000428:	4628      	mov	r0, r5
 800042a:	f104 011c 	add.w	r1, r4, #28
 800042e:	f000 fd37 	bl	8000ea0 <VectorCrossProduct>
 8000432:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8000434:	f8d4 8054 	ldr.w	r8, [r4, #84]	; 0x54
 8000438:	4601      	mov	r1, r0
 800043a:	f007 fb95 	bl	8007b68 <__aeabi_fmul>
 800043e:	4641      	mov	r1, r8
 8000440:	4606      	mov	r6, r0
 8000442:	4640      	mov	r0, r8
 8000444:	f007 fb90 	bl	8007b68 <__aeabi_fmul>
 8000448:	4601      	mov	r1, r0
 800044a:	4630      	mov	r0, r6
 800044c:	f007 fa84 	bl	8007958 <__addsf3>
 8000450:	6da7      	ldr	r7, [r4, #88]	; 0x58
 8000452:	4606      	mov	r6, r0
 8000454:	4639      	mov	r1, r7
 8000456:	4638      	mov	r0, r7
 8000458:	f007 fb86 	bl	8007b68 <__aeabi_fmul>
 800045c:	4601      	mov	r1, r0
 800045e:	4630      	mov	r0, r6
 8000460:	f007 fa7a 	bl	8007958 <__addsf3>
 8000464:	f008 f82e 	bl	80084c4 <sqrtf>
 8000468:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 800046a:	4601      	mov	r1, r0
 800046c:	4630      	mov	r0, r6
 800046e:	f007 fb7b 	bl	8007b68 <__aeabi_fmul>
 8000472:	4601      	mov	r1, r0
 8000474:	4630      	mov	r0, r6
 8000476:	f007 fa6f 	bl	8007958 <__addsf3>
 800047a:	3460      	adds	r4, #96	; 0x60
 800047c:	4602      	mov	r2, r0
 800047e:	4629      	mov	r1, r5
 8000480:	4620      	mov	r0, r4
 8000482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000486:	f000 bd3a 	b.w	8000efe <VectorScale>

0800048a <IMU_drift_correction_MAG>:
 800048a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048c:	4604      	mov	r4, r0
 800048e:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8000490:	6c67      	ldr	r7, [r4, #68]	; 0x44
 8000492:	4601      	mov	r1, r0
 8000494:	f007 fb68 	bl	8007b68 <__aeabi_fmul>
 8000498:	4639      	mov	r1, r7
 800049a:	4605      	mov	r5, r0
 800049c:	4638      	mov	r0, r7
 800049e:	f007 fb63 	bl	8007b68 <__aeabi_fmul>
 80004a2:	4601      	mov	r1, r0
 80004a4:	4628      	mov	r0, r5
 80004a6:	f007 fa57 	bl	8007958 <__addsf3>
 80004aa:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 80004ac:	4605      	mov	r5, r0
 80004ae:	4631      	mov	r1, r6
 80004b0:	4630      	mov	r0, r6
 80004b2:	f007 fb59 	bl	8007b68 <__aeabi_fmul>
 80004b6:	4601      	mov	r1, r0
 80004b8:	4628      	mov	r0, r5
 80004ba:	f007 fa4d 	bl	8007958 <__addsf3>
 80004be:	f008 f801 	bl	80084c4 <sqrtf>
 80004c2:	2100      	movs	r1, #0
 80004c4:	4605      	mov	r5, r0
 80004c6:	f007 fce3 	bl	8007e90 <__aeabi_fcmpeq>
 80004ca:	b970      	cbnz	r0, 80004ea <IMU_drift_correction_MAG+0x60>
 80004cc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80004ce:	4629      	mov	r1, r5
 80004d0:	f007 fbfe 	bl	8007cd0 <__aeabi_fdiv>
 80004d4:	4629      	mov	r1, r5
 80004d6:	6420      	str	r0, [r4, #64]	; 0x40
 80004d8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80004da:	f007 fbf9 	bl	8007cd0 <__aeabi_fdiv>
 80004de:	4629      	mov	r1, r5
 80004e0:	6460      	str	r0, [r4, #68]	; 0x44
 80004e2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80004e4:	f007 fbf4 	bl	8007cd0 <__aeabi_fdiv>
 80004e8:	64a0      	str	r0, [r4, #72]	; 0x48
 80004ea:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80004ec:	6860      	ldr	r0, [r4, #4]
 80004ee:	f007 fb3b 	bl	8007b68 <__aeabi_fmul>
 80004f2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80004f4:	4605      	mov	r5, r0
 80004f6:	6920      	ldr	r0, [r4, #16]
 80004f8:	f007 fb36 	bl	8007b68 <__aeabi_fmul>
 80004fc:	4601      	mov	r1, r0
 80004fe:	4628      	mov	r0, r5
 8000500:	f007 fa28 	bl	8007954 <__aeabi_fsub>
 8000504:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8000506:	65e0      	str	r0, [r4, #92]	; 0x5c
 8000508:	f007 fb2e 	bl	8007b68 <__aeabi_fmul>
 800050c:	f104 066c 	add.w	r6, r4, #108	; 0x6c
 8000510:	f104 051c 	add.w	r5, r4, #28
 8000514:	4602      	mov	r2, r0
 8000516:	4629      	mov	r1, r5
 8000518:	4630      	mov	r0, r6
 800051a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800051e:	f000 bcee 	b.w	8000efe <VectorScale>

08000522 <IMU_DCM_to_Euler_deg>:
 8000522:	b538      	push	{r3, r4, r5, lr}
 8000524:	4604      	mov	r4, r0
 8000526:	69c0      	ldr	r0, [r0, #28]
 8000528:	460d      	mov	r5, r1
 800052a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800052e:	f007 ff75 	bl	800841c <asinf>
 8000532:	490a      	ldr	r1, [pc, #40]	; (800055c <IMU_DCM_to_Euler_deg+0x3a>)
 8000534:	f007 fb18 	bl	8007b68 <__aeabi_fmul>
 8000538:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800053a:	6068      	str	r0, [r5, #4]
 800053c:	6a20      	ldr	r0, [r4, #32]
 800053e:	f007 ffbf 	bl	80084c0 <atan2f>
 8000542:	4906      	ldr	r1, [pc, #24]	; (800055c <IMU_DCM_to_Euler_deg+0x3a>)
 8000544:	f007 fb10 	bl	8007b68 <__aeabi_fmul>
 8000548:	6861      	ldr	r1, [r4, #4]
 800054a:	6028      	str	r0, [r5, #0]
 800054c:	6920      	ldr	r0, [r4, #16]
 800054e:	f007 ffb7 	bl	80084c0 <atan2f>
 8000552:	4902      	ldr	r1, [pc, #8]	; (800055c <IMU_DCM_to_Euler_deg+0x3a>)
 8000554:	f007 fb08 	bl	8007b68 <__aeabi_fmul>
 8000558:	60a8      	str	r0, [r5, #8]
 800055a:	bd38      	pop	{r3, r4, r5, pc}
 800055c:	42652ee0 	.word	0x42652ee0

08000560 <IMU_Euler_to_DCM>:
 8000560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000564:	f8d1 b004 	ldr.w	fp, [r1, #4]
 8000568:	b085      	sub	sp, #20
 800056a:	4604      	mov	r4, r0
 800056c:	4658      	mov	r0, fp
 800056e:	460f      	mov	r7, r1
 8000570:	f007 fe8a 	bl	8008288 <cosf>
 8000574:	f8d7 8008 	ldr.w	r8, [r7, #8]
 8000578:	4606      	mov	r6, r0
 800057a:	4640      	mov	r0, r8
 800057c:	f007 fe84 	bl	8008288 <cosf>
 8000580:	4605      	mov	r5, r0
 8000582:	4629      	mov	r1, r5
 8000584:	4630      	mov	r0, r6
 8000586:	f007 faef 	bl	8007b68 <__aeabi_fmul>
 800058a:	6060      	str	r0, [r4, #4]
 800058c:	4640      	mov	r0, r8
 800058e:	f007 feb1 	bl	80082f4 <sinf>
 8000592:	4680      	mov	r8, r0
 8000594:	4641      	mov	r1, r8
 8000596:	4630      	mov	r0, r6
 8000598:	f007 fae6 	bl	8007b68 <__aeabi_fmul>
 800059c:	f8d7 9000 	ldr.w	r9, [r7]
 80005a0:	4682      	mov	sl, r0
 80005a2:	4648      	mov	r0, r9
 80005a4:	f007 fea6 	bl	80082f4 <sinf>
 80005a8:	4607      	mov	r7, r0
 80005aa:	4658      	mov	r0, fp
 80005ac:	f007 fea2 	bl	80082f4 <sinf>
 80005b0:	4683      	mov	fp, r0
 80005b2:	4659      	mov	r1, fp
 80005b4:	4638      	mov	r0, r7
 80005b6:	f007 fad7 	bl	8007b68 <__aeabi_fmul>
 80005ba:	4629      	mov	r1, r5
 80005bc:	9001      	str	r0, [sp, #4]
 80005be:	f007 fad3 	bl	8007b68 <__aeabi_fmul>
 80005c2:	4601      	mov	r1, r0
 80005c4:	4650      	mov	r0, sl
 80005c6:	f007 f9c7 	bl	8007958 <__addsf3>
 80005ca:	60a0      	str	r0, [r4, #8]
 80005cc:	4648      	mov	r0, r9
 80005ce:	f007 fe5b 	bl	8008288 <cosf>
 80005d2:	4659      	mov	r1, fp
 80005d4:	4681      	mov	r9, r0
 80005d6:	f007 fac7 	bl	8007b68 <__aeabi_fmul>
 80005da:	4641      	mov	r1, r8
 80005dc:	9003      	str	r0, [sp, #12]
 80005de:	4638      	mov	r0, r7
 80005e0:	f007 fac2 	bl	8007b68 <__aeabi_fmul>
 80005e4:	4629      	mov	r1, r5
 80005e6:	4684      	mov	ip, r0
 80005e8:	9803      	ldr	r0, [sp, #12]
 80005ea:	f8cd c008 	str.w	ip, [sp, #8]
 80005ee:	f007 fabb 	bl	8007b68 <__aeabi_fmul>
 80005f2:	f8dd c008 	ldr.w	ip, [sp, #8]
 80005f6:	4601      	mov	r1, r0
 80005f8:	4660      	mov	r0, ip
 80005fa:	f007 f9ab 	bl	8007954 <__aeabi_fsub>
 80005fe:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 8000602:	4629      	mov	r1, r5
 8000604:	60e0      	str	r0, [r4, #12]
 8000606:	f8c4 a010 	str.w	sl, [r4, #16]
 800060a:	4648      	mov	r0, r9
 800060c:	f007 faac 	bl	8007b68 <__aeabi_fmul>
 8000610:	9a01      	ldr	r2, [sp, #4]
 8000612:	4682      	mov	sl, r0
 8000614:	4641      	mov	r1, r8
 8000616:	4610      	mov	r0, r2
 8000618:	f007 faa6 	bl	8007b68 <__aeabi_fmul>
 800061c:	4601      	mov	r1, r0
 800061e:	4650      	mov	r0, sl
 8000620:	f007 f998 	bl	8007954 <__aeabi_fsub>
 8000624:	4629      	mov	r1, r5
 8000626:	6160      	str	r0, [r4, #20]
 8000628:	4638      	mov	r0, r7
 800062a:	f007 fa9d 	bl	8007b68 <__aeabi_fmul>
 800062e:	4641      	mov	r1, r8
 8000630:	4605      	mov	r5, r0
 8000632:	9803      	ldr	r0, [sp, #12]
 8000634:	f007 fa98 	bl	8007b68 <__aeabi_fmul>
 8000638:	4601      	mov	r1, r0
 800063a:	4628      	mov	r0, r5
 800063c:	f007 f98c 	bl	8007958 <__addsf3>
 8000640:	4631      	mov	r1, r6
 8000642:	61a0      	str	r0, [r4, #24]
 8000644:	f8c4 b01c 	str.w	fp, [r4, #28]
 8000648:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
 800064c:	f007 fa8c 	bl	8007b68 <__aeabi_fmul>
 8000650:	4631      	mov	r1, r6
 8000652:	6220      	str	r0, [r4, #32]
 8000654:	4648      	mov	r0, r9
 8000656:	f007 fa87 	bl	8007b68 <__aeabi_fmul>
 800065a:	6260      	str	r0, [r4, #36]	; 0x24
 800065c:	b005      	add	sp, #20
 800065e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000662 <IMU_DCM_to_XYZ>:
 8000662:	b538      	push	{r3, r4, r5, lr}
 8000664:	4604      	mov	r4, r0
 8000666:	69c0      	ldr	r0, [r0, #28]
 8000668:	460d      	mov	r5, r1
 800066a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800066e:	f007 fed5 	bl	800841c <asinf>
 8000672:	490a      	ldr	r1, [pc, #40]	; (800069c <IMU_DCM_to_XYZ+0x3a>)
 8000674:	f007 fa78 	bl	8007b68 <__aeabi_fmul>
 8000678:	6028      	str	r0, [r5, #0]
 800067a:	6a20      	ldr	r0, [r4, #32]
 800067c:	f007 fece 	bl	800841c <asinf>
 8000680:	4906      	ldr	r1, [pc, #24]	; (800069c <IMU_DCM_to_XYZ+0x3a>)
 8000682:	f007 fa71 	bl	8007b68 <__aeabi_fmul>
 8000686:	6861      	ldr	r1, [r4, #4]
 8000688:	6068      	str	r0, [r5, #4]
 800068a:	6920      	ldr	r0, [r4, #16]
 800068c:	f007 ff18 	bl	80084c0 <atan2f>
 8000690:	4902      	ldr	r1, [pc, #8]	; (800069c <IMU_DCM_to_XYZ+0x3a>)
 8000692:	f007 fa69 	bl	8007b68 <__aeabi_fmul>
 8000696:	60a8      	str	r0, [r5, #8]
 8000698:	bd38      	pop	{r3, r4, r5, pc}
 800069a:	bf00      	nop
 800069c:	42652ee0 	.word	0x42652ee0

080006a0 <L3GD20_SendByte>:
 80006a0:	b510      	push	{r4, lr}
 80006a2:	4604      	mov	r4, r0
 80006a4:	480a      	ldr	r0, [pc, #40]	; (80006d0 <L3GD20_SendByte+0x30>)
 80006a6:	2102      	movs	r1, #2
 80006a8:	f004 f8f1 	bl	800488e <SPI_I2S_GetFlagStatus>
 80006ac:	2800      	cmp	r0, #0
 80006ae:	d0f9      	beq.n	80006a4 <L3GD20_SendByte+0x4>
 80006b0:	4807      	ldr	r0, [pc, #28]	; (80006d0 <L3GD20_SendByte+0x30>)
 80006b2:	4621      	mov	r1, r4
 80006b4:	f004 f890 	bl	80047d8 <SPI_SendData8>
 80006b8:	4805      	ldr	r0, [pc, #20]	; (80006d0 <L3GD20_SendByte+0x30>)
 80006ba:	2101      	movs	r1, #1
 80006bc:	f004 f8e7 	bl	800488e <SPI_I2S_GetFlagStatus>
 80006c0:	2800      	cmp	r0, #0
 80006c2:	d0f9      	beq.n	80006b8 <L3GD20_SendByte+0x18>
 80006c4:	4802      	ldr	r0, [pc, #8]	; (80006d0 <L3GD20_SendByte+0x30>)
 80006c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80006ca:	f004 b889 	b.w	80047e0 <SPI_ReceiveData8>
 80006ce:	bf00      	nop
 80006d0:	40013000 	.word	0x40013000

080006d4 <L3GD20_Init>:
 80006d4:	b510      	push	{r4, lr}
 80006d6:	4c1d      	ldr	r4, [pc, #116]	; (800074c <L3GD20_Init+0x78>)
 80006d8:	2108      	movs	r1, #8
 80006da:	4620      	mov	r0, r4
 80006dc:	f003 f9f0 	bl	8003ac0 <GPIO_ResetBits>
 80006e0:	2020      	movs	r0, #32
 80006e2:	f7ff ffdd 	bl	80006a0 <L3GD20_SendByte>
 80006e6:	20ff      	movs	r0, #255	; 0xff
 80006e8:	f7ff ffda 	bl	80006a0 <L3GD20_SendByte>
 80006ec:	4620      	mov	r0, r4
 80006ee:	2108      	movs	r1, #8
 80006f0:	f003 f9e4 	bl	8003abc <GPIO_SetBits>
 80006f4:	2108      	movs	r1, #8
 80006f6:	4620      	mov	r0, r4
 80006f8:	f003 f9e2 	bl	8003ac0 <GPIO_ResetBits>
 80006fc:	2021      	movs	r0, #33	; 0x21
 80006fe:	f7ff ffcf 	bl	80006a0 <L3GD20_SendByte>
 8000702:	2034      	movs	r0, #52	; 0x34
 8000704:	f7ff ffcc 	bl	80006a0 <L3GD20_SendByte>
 8000708:	4620      	mov	r0, r4
 800070a:	2108      	movs	r1, #8
 800070c:	f003 f9d6 	bl	8003abc <GPIO_SetBits>
 8000710:	2108      	movs	r1, #8
 8000712:	4620      	mov	r0, r4
 8000714:	f003 f9d4 	bl	8003ac0 <GPIO_ResetBits>
 8000718:	2023      	movs	r0, #35	; 0x23
 800071a:	f7ff ffc1 	bl	80006a0 <L3GD20_SendByte>
 800071e:	20a0      	movs	r0, #160	; 0xa0
 8000720:	f7ff ffbe 	bl	80006a0 <L3GD20_SendByte>
 8000724:	4620      	mov	r0, r4
 8000726:	2108      	movs	r1, #8
 8000728:	f003 f9c8 	bl	8003abc <GPIO_SetBits>
 800072c:	2108      	movs	r1, #8
 800072e:	4620      	mov	r0, r4
 8000730:	f003 f9c6 	bl	8003ac0 <GPIO_ResetBits>
 8000734:	2024      	movs	r0, #36	; 0x24
 8000736:	f7ff ffb3 	bl	80006a0 <L3GD20_SendByte>
 800073a:	2013      	movs	r0, #19
 800073c:	f7ff ffb0 	bl	80006a0 <L3GD20_SendByte>
 8000740:	4620      	mov	r0, r4
 8000742:	2108      	movs	r1, #8
 8000744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000748:	f003 b9b8 	b.w	8003abc <GPIO_SetBits>
 800074c:	48001000 	.word	0x48001000

08000750 <L3GD20_Read>:
 8000750:	2a01      	cmp	r2, #1
 8000752:	b570      	push	{r4, r5, r6, lr}
 8000754:	bf8c      	ite	hi
 8000756:	f041 06c0 	orrhi.w	r6, r1, #192	; 0xc0
 800075a:	f041 0680 	orrls.w	r6, r1, #128	; 0x80
 800075e:	4605      	mov	r5, r0
 8000760:	2108      	movs	r1, #8
 8000762:	480b      	ldr	r0, [pc, #44]	; (8000790 <L3GD20_Read+0x40>)
 8000764:	4614      	mov	r4, r2
 8000766:	f003 f9ab 	bl	8003ac0 <GPIO_ResetBits>
 800076a:	4630      	mov	r0, r6
 800076c:	f7ff ff98 	bl	80006a0 <L3GD20_SendByte>
 8000770:	e006      	b.n	8000780 <L3GD20_Read+0x30>
 8000772:	2000      	movs	r0, #0
 8000774:	f7ff ff94 	bl	80006a0 <L3GD20_SendByte>
 8000778:	3c01      	subs	r4, #1
 800077a:	f805 0b01 	strb.w	r0, [r5], #1
 800077e:	b2a4      	uxth	r4, r4
 8000780:	2c00      	cmp	r4, #0
 8000782:	d1f6      	bne.n	8000772 <L3GD20_Read+0x22>
 8000784:	4802      	ldr	r0, [pc, #8]	; (8000790 <L3GD20_Read+0x40>)
 8000786:	2108      	movs	r1, #8
 8000788:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800078c:	f003 b996 	b.w	8003abc <GPIO_SetBits>
 8000790:	48001000 	.word	0x48001000

08000794 <Gyro_convert>:
 8000794:	b510      	push	{r4, lr}
 8000796:	7843      	ldrb	r3, [r0, #1]
 8000798:	7804      	ldrb	r4, [r0, #0]
 800079a:	b152      	cbz	r2, 80007b2 <Gyro_convert+0x1e>
 800079c:	ea44 2303 	orr.w	r3, r4, r3, lsl #8
 80007a0:	800b      	strh	r3, [r1, #0]
 80007a2:	78c2      	ldrb	r2, [r0, #3]
 80007a4:	7883      	ldrb	r3, [r0, #2]
 80007a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80007aa:	804b      	strh	r3, [r1, #2]
 80007ac:	7942      	ldrb	r2, [r0, #5]
 80007ae:	7903      	ldrb	r3, [r0, #4]
 80007b0:	e009      	b.n	80007c6 <Gyro_convert+0x32>
 80007b2:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80007b6:	800b      	strh	r3, [r1, #0]
 80007b8:	7882      	ldrb	r2, [r0, #2]
 80007ba:	78c3      	ldrb	r3, [r0, #3]
 80007bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80007c0:	804b      	strh	r3, [r1, #2]
 80007c2:	7902      	ldrb	r2, [r0, #4]
 80007c4:	7943      	ldrb	r3, [r0, #5]
 80007c6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80007ca:	808b      	strh	r3, [r1, #4]
 80007cc:	bd10      	pop	{r4, pc}

080007ce <Gyro_readValues>:
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	b085      	sub	sp, #20
 80007d2:	2400      	movs	r4, #0
 80007d4:	4605      	mov	r5, r0
 80007d6:	a804      	add	r0, sp, #16
 80007d8:	f800 4d09 	strb.w	r4, [r0, #-9]!
 80007dc:	2123      	movs	r1, #35	; 0x23
 80007de:	2201      	movs	r2, #1
 80007e0:	9402      	str	r4, [sp, #8]
 80007e2:	f8ad 400c 	strh.w	r4, [sp, #12]
 80007e6:	f7ff ffb3 	bl	8000750 <L3GD20_Read>
 80007ea:	a802      	add	r0, sp, #8
 80007ec:	2128      	movs	r1, #40	; 0x28
 80007ee:	2206      	movs	r2, #6
 80007f0:	f7ff ffae 	bl	8000750 <L3GD20_Read>
 80007f4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80007f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	b9ab      	cbnz	r3, 800082c <Gyro_readValues+0x5e>
 8000800:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8000804:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000808:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800080c:	802b      	strh	r3, [r5, #0]
 800080e:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8000812:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000816:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800081a:	806b      	strh	r3, [r5, #2]
 800081c:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8000820:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000824:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000828:	80ab      	strh	r3, [r5, #4]
 800082a:	e004      	b.n	8000836 <Gyro_readValues+0x68>
 800082c:	a802      	add	r0, sp, #8
 800082e:	4629      	mov	r1, r5
 8000830:	4622      	mov	r2, r4
 8000832:	f7ff ffaf 	bl	8000794 <Gyro_convert>
 8000836:	b005      	add	sp, #20
 8000838:	bd30      	pop	{r4, r5, pc}

0800083a <Gyro_calibrate>:
 800083a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800083e:	4604      	mov	r4, r0
 8000840:	f7ff ff48 	bl	80006d4 <L3GD20_Init>
 8000844:	2564      	movs	r5, #100	; 0x64
 8000846:	4620      	mov	r0, r4
 8000848:	f7ff ffc1 	bl	80007ce <Gyro_readValues>
 800084c:	3d01      	subs	r5, #1
 800084e:	d1fa      	bne.n	8000846 <Gyro_calibrate+0xc>
 8000850:	8025      	strh	r5, [r4, #0]
 8000852:	8065      	strh	r5, [r4, #2]
 8000854:	80a5      	strh	r5, [r4, #4]
 8000856:	f44f 7896 	mov.w	r8, #300	; 0x12c
 800085a:	462e      	mov	r6, r5
 800085c:	462f      	mov	r7, r5
 800085e:	4620      	mov	r0, r4
 8000860:	f7ff ffb5 	bl	80007ce <Gyro_readValues>
 8000864:	f9b4 3000 	ldrsh.w	r3, [r4]
 8000868:	f1b8 0801 	subs.w	r8, r8, #1
 800086c:	441f      	add	r7, r3
 800086e:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8000872:	441e      	add	r6, r3
 8000874:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 8000878:	441d      	add	r5, r3
 800087a:	d1f0      	bne.n	800085e <Gyro_calibrate+0x24>
 800087c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000880:	fb97 f7f3 	sdiv	r7, r7, r3
 8000884:	fb96 f6f3 	sdiv	r6, r6, r3
 8000888:	fb95 f5f3 	sdiv	r5, r5, r3
 800088c:	8027      	strh	r7, [r4, #0]
 800088e:	8066      	strh	r6, [r4, #2]
 8000890:	80a5      	strh	r5, [r4, #4]
 8000892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000896:	bf00      	nop

08000898 <LSM303DLHC_Write>:
 8000898:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800089a:	4604      	mov	r4, r0
 800089c:	460e      	mov	r6, r1
 800089e:	4615      	mov	r5, r2
 80008a0:	4820      	ldr	r0, [pc, #128]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008a6:	f003 fab6 	bl	8003e16 <I2C_GetFlagStatus>
 80008aa:	2800      	cmp	r0, #0
 80008ac:	d1f8      	bne.n	80008a0 <LSM303DLHC_Write+0x8>
 80008ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008b2:	9300      	str	r3, [sp, #0]
 80008b4:	481b      	ldr	r0, [pc, #108]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008b6:	4621      	mov	r1, r4
 80008b8:	2201      	movs	r2, #1
 80008ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80008be:	f003 fa30 	bl	8003d22 <I2C_TransferHandling>
 80008c2:	4818      	ldr	r0, [pc, #96]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008c4:	2102      	movs	r1, #2
 80008c6:	f003 faa6 	bl	8003e16 <I2C_GetFlagStatus>
 80008ca:	2800      	cmp	r0, #0
 80008cc:	d0f9      	beq.n	80008c2 <LSM303DLHC_Write+0x2a>
 80008ce:	4815      	ldr	r0, [pc, #84]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008d0:	4631      	mov	r1, r6
 80008d2:	f003 fa93 	bl	8003dfc <I2C_SendData>
 80008d6:	4813      	ldr	r0, [pc, #76]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008d8:	2180      	movs	r1, #128	; 0x80
 80008da:	f003 fa9c 	bl	8003e16 <I2C_GetFlagStatus>
 80008de:	2800      	cmp	r0, #0
 80008e0:	d0f9      	beq.n	80008d6 <LSM303DLHC_Write+0x3e>
 80008e2:	2300      	movs	r3, #0
 80008e4:	9300      	str	r3, [sp, #0]
 80008e6:	480f      	ldr	r0, [pc, #60]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008e8:	4621      	mov	r1, r4
 80008ea:	2201      	movs	r2, #1
 80008ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80008f0:	f003 fa17 	bl	8003d22 <I2C_TransferHandling>
 80008f4:	480b      	ldr	r0, [pc, #44]	; (8000924 <LSM303DLHC_Write+0x8c>)
 80008f6:	2102      	movs	r1, #2
 80008f8:	f003 fa8d 	bl	8003e16 <I2C_GetFlagStatus>
 80008fc:	2800      	cmp	r0, #0
 80008fe:	d0f9      	beq.n	80008f4 <LSM303DLHC_Write+0x5c>
 8000900:	4808      	ldr	r0, [pc, #32]	; (8000924 <LSM303DLHC_Write+0x8c>)
 8000902:	7829      	ldrb	r1, [r5, #0]
 8000904:	f003 fa7a 	bl	8003dfc <I2C_SendData>
 8000908:	4806      	ldr	r0, [pc, #24]	; (8000924 <LSM303DLHC_Write+0x8c>)
 800090a:	2120      	movs	r1, #32
 800090c:	f003 fa83 	bl	8003e16 <I2C_GetFlagStatus>
 8000910:	2800      	cmp	r0, #0
 8000912:	d0f9      	beq.n	8000908 <LSM303DLHC_Write+0x70>
 8000914:	4803      	ldr	r0, [pc, #12]	; (8000924 <LSM303DLHC_Write+0x8c>)
 8000916:	2120      	movs	r1, #32
 8000918:	b002      	add	sp, #8
 800091a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800091e:	f003 ba80 	b.w	8003e22 <I2C_ClearFlag>
 8000922:	bf00      	nop
 8000924:	40005400 	.word	0x40005400

08000928 <LSM303DLHC_Read>:
 8000928:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800092a:	4607      	mov	r7, r0
 800092c:	460d      	mov	r5, r1
 800092e:	4616      	mov	r6, r2
 8000930:	461c      	mov	r4, r3
 8000932:	4825      	ldr	r0, [pc, #148]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 8000934:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000938:	f003 fa6d 	bl	8003e16 <I2C_GetFlagStatus>
 800093c:	4603      	mov	r3, r0
 800093e:	2800      	cmp	r0, #0
 8000940:	d1f7      	bne.n	8000932 <LSM303DLHC_Read+0xa>
 8000942:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000946:	9200      	str	r2, [sp, #0]
 8000948:	481f      	ldr	r0, [pc, #124]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 800094a:	4639      	mov	r1, r7
 800094c:	2201      	movs	r2, #1
 800094e:	f003 f9e8 	bl	8003d22 <I2C_TransferHandling>
 8000952:	481d      	ldr	r0, [pc, #116]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 8000954:	2102      	movs	r1, #2
 8000956:	f003 fa5e 	bl	8003e16 <I2C_GetFlagStatus>
 800095a:	2800      	cmp	r0, #0
 800095c:	d0f9      	beq.n	8000952 <LSM303DLHC_Read+0x2a>
 800095e:	2c01      	cmp	r4, #1
 8000960:	bf88      	it	hi
 8000962:	f045 0580 	orrhi.w	r5, r5, #128	; 0x80
 8000966:	4818      	ldr	r0, [pc, #96]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 8000968:	4629      	mov	r1, r5
 800096a:	f003 fa47 	bl	8003dfc <I2C_SendData>
 800096e:	4816      	ldr	r0, [pc, #88]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 8000970:	2140      	movs	r1, #64	; 0x40
 8000972:	f003 fa50 	bl	8003e16 <I2C_GetFlagStatus>
 8000976:	2800      	cmp	r0, #0
 8000978:	d0f9      	beq.n	800096e <LSM303DLHC_Read+0x46>
 800097a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800097e:	9300      	str	r3, [sp, #0]
 8000980:	4811      	ldr	r0, [pc, #68]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 8000982:	4639      	mov	r1, r7
 8000984:	b2e2      	uxtb	r2, r4
 8000986:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800098a:	f003 f9ca 	bl	8003d22 <I2C_TransferHandling>
 800098e:	e00c      	b.n	80009aa <LSM303DLHC_Read+0x82>
 8000990:	480d      	ldr	r0, [pc, #52]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 8000992:	2104      	movs	r1, #4
 8000994:	f003 fa3f 	bl	8003e16 <I2C_GetFlagStatus>
 8000998:	2800      	cmp	r0, #0
 800099a:	d0f9      	beq.n	8000990 <LSM303DLHC_Read+0x68>
 800099c:	480a      	ldr	r0, [pc, #40]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 800099e:	f003 fa2f 	bl	8003e00 <I2C_ReceiveData>
 80009a2:	3c01      	subs	r4, #1
 80009a4:	f806 0b01 	strb.w	r0, [r6], #1
 80009a8:	b2a4      	uxth	r4, r4
 80009aa:	2c00      	cmp	r4, #0
 80009ac:	d1f0      	bne.n	8000990 <LSM303DLHC_Read+0x68>
 80009ae:	4806      	ldr	r0, [pc, #24]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 80009b0:	2120      	movs	r1, #32
 80009b2:	f003 fa30 	bl	8003e16 <I2C_GetFlagStatus>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	d0f9      	beq.n	80009ae <LSM303DLHC_Read+0x86>
 80009ba:	4803      	ldr	r0, [pc, #12]	; (80009c8 <LSM303DLHC_Read+0xa0>)
 80009bc:	2120      	movs	r1, #32
 80009be:	b003      	add	sp, #12
 80009c0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80009c4:	f003 ba2d 	b.w	8003e22 <I2C_ClearFlag>
 80009c8:	40005400 	.word	0x40005400

080009cc <LSM303DLHC_ReadDMA>:
 80009cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80009ce:	4606      	mov	r6, r0
 80009d0:	460c      	mov	r4, r1
 80009d2:	461d      	mov	r5, r3
 80009d4:	482c      	ldr	r0, [pc, #176]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 80009d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009da:	f003 fa1c 	bl	8003e16 <I2C_GetFlagStatus>
 80009de:	4603      	mov	r3, r0
 80009e0:	2800      	cmp	r0, #0
 80009e2:	d1f7      	bne.n	80009d4 <LSM303DLHC_ReadDMA+0x8>
 80009e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009e8:	9200      	str	r2, [sp, #0]
 80009ea:	4827      	ldr	r0, [pc, #156]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 80009ec:	4631      	mov	r1, r6
 80009ee:	2201      	movs	r2, #1
 80009f0:	f003 f997 	bl	8003d22 <I2C_TransferHandling>
 80009f4:	4824      	ldr	r0, [pc, #144]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 80009f6:	2102      	movs	r1, #2
 80009f8:	f003 fa0d 	bl	8003e16 <I2C_GetFlagStatus>
 80009fc:	2800      	cmp	r0, #0
 80009fe:	d0f9      	beq.n	80009f4 <LSM303DLHC_ReadDMA+0x28>
 8000a00:	2d01      	cmp	r5, #1
 8000a02:	bf88      	it	hi
 8000a04:	f044 0480 	orrhi.w	r4, r4, #128	; 0x80
 8000a08:	481f      	ldr	r0, [pc, #124]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a0a:	4621      	mov	r1, r4
 8000a0c:	f003 f9f6 	bl	8003dfc <I2C_SendData>
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a12:	2140      	movs	r1, #64	; 0x40
 8000a14:	f003 f9ff 	bl	8003e16 <I2C_GetFlagStatus>
 8000a18:	2800      	cmp	r0, #0
 8000a1a:	d0f9      	beq.n	8000a10 <LSM303DLHC_ReadDMA+0x44>
 8000a1c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000a20:	9300      	str	r3, [sp, #0]
 8000a22:	4819      	ldr	r0, [pc, #100]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a24:	4631      	mov	r1, r6
 8000a26:	b2ea      	uxtb	r2, r5
 8000a28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000a2c:	f003 f979 	bl	8003d22 <I2C_TransferHandling>
 8000a30:	4815      	ldr	r0, [pc, #84]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a36:	2201      	movs	r2, #1
 8000a38:	f003 f9e5 	bl	8003e06 <I2C_DMACmd>
 8000a3c:	4813      	ldr	r0, [pc, #76]	; (8000a8c <LSM303DLHC_ReadDMA+0xc0>)
 8000a3e:	2101      	movs	r1, #1
 8000a40:	f002 fe38 	bl	80036b4 <DMA_Cmd>
 8000a44:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000a48:	f002 fe4c 	bl	80036e4 <DMA_GetFlagStatus>
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	d0f9      	beq.n	8000a44 <LSM303DLHC_ReadDMA+0x78>
 8000a50:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8000a54:	f002 fe54 	bl	8003700 <DMA_ClearFlag>
 8000a58:	480b      	ldr	r0, [pc, #44]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f003 f9d1 	bl	8003e06 <I2C_DMACmd>
 8000a64:	4809      	ldr	r0, [pc, #36]	; (8000a8c <LSM303DLHC_ReadDMA+0xc0>)
 8000a66:	2100      	movs	r1, #0
 8000a68:	f002 fe24 	bl	80036b4 <DMA_Cmd>
 8000a6c:	4806      	ldr	r0, [pc, #24]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a6e:	2120      	movs	r1, #32
 8000a70:	f003 f9d1 	bl	8003e16 <I2C_GetFlagStatus>
 8000a74:	2800      	cmp	r0, #0
 8000a76:	d0f9      	beq.n	8000a6c <LSM303DLHC_ReadDMA+0xa0>
 8000a78:	4803      	ldr	r0, [pc, #12]	; (8000a88 <LSM303DLHC_ReadDMA+0xbc>)
 8000a7a:	2120      	movs	r1, #32
 8000a7c:	b002      	add	sp, #8
 8000a7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8000a82:	f003 b9ce 	b.w	8003e22 <I2C_ClearFlag>
 8000a86:	bf00      	nop
 8000a88:	40005400 	.word	0x40005400
 8000a8c:	40020080 	.word	0x40020080

08000a90 <LSM303DLHC_AccInit>:
 8000a90:	b507      	push	{r0, r1, r2, lr}
 8000a92:	2300      	movs	r3, #0
 8000a94:	f88d 3006 	strb.w	r3, [sp, #6]
 8000a98:	2397      	movs	r3, #151	; 0x97
 8000a9a:	f88d 3005 	strb.w	r3, [sp, #5]
 8000a9e:	2032      	movs	r0, #50	; 0x32
 8000aa0:	2338      	movs	r3, #56	; 0x38
 8000aa2:	2120      	movs	r1, #32
 8000aa4:	f10d 0205 	add.w	r2, sp, #5
 8000aa8:	f88d 3007 	strb.w	r3, [sp, #7]
 8000aac:	f7ff fef4 	bl	8000898 <LSM303DLHC_Write>
 8000ab0:	2032      	movs	r0, #50	; 0x32
 8000ab2:	2121      	movs	r1, #33	; 0x21
 8000ab4:	f10d 0206 	add.w	r2, sp, #6
 8000ab8:	f7ff feee 	bl	8000898 <LSM303DLHC_Write>
 8000abc:	2032      	movs	r0, #50	; 0x32
 8000abe:	2123      	movs	r1, #35	; 0x23
 8000ac0:	f10d 0207 	add.w	r2, sp, #7
 8000ac4:	f7ff fee8 	bl	8000898 <LSM303DLHC_Write>
 8000ac8:	bd0e      	pop	{r1, r2, r3, pc}

08000aca <LSM303DLHC_ACC_readValues>:
 8000aca:	b513      	push	{r0, r1, r4, lr}
 8000acc:	2306      	movs	r3, #6
 8000ace:	4604      	mov	r4, r0
 8000ad0:	2128      	movs	r1, #40	; 0x28
 8000ad2:	466a      	mov	r2, sp
 8000ad4:	2032      	movs	r0, #50	; 0x32
 8000ad6:	f7ff ff27 	bl	8000928 <LSM303DLHC_Read>
 8000ada:	f89d 3000 	ldrb.w	r3, [sp]
 8000ade:	f99d 2001 	ldrsb.w	r2, [sp, #1]
 8000ae2:	f99d 1003 	ldrsb.w	r1, [sp, #3]
 8000ae6:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8000aea:	2310      	movs	r3, #16
 8000aec:	fb92 f2f3 	sdiv	r2, r2, r3
 8000af0:	8022      	strh	r2, [r4, #0]
 8000af2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8000af6:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8000afa:	fb92 f2f3 	sdiv	r2, r2, r3
 8000afe:	8062      	strh	r2, [r4, #2]
 8000b00:	f99d 1005 	ldrsb.w	r1, [sp, #5]
 8000b04:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8000b08:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8000b0c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b10:	80a3      	strh	r3, [r4, #4]
 8000b12:	bd1c      	pop	{r2, r3, r4, pc}

08000b14 <LSM303DLHC_ACC_calibrate>:
 8000b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000b18:	4681      	mov	r9, r0
 8000b1a:	460c      	mov	r4, r1
 8000b1c:	f7ff ffb8 	bl	8000a90 <LSM303DLHC_AccInit>
 8000b20:	2500      	movs	r5, #0
 8000b22:	f04f 080a 	mov.w	r8, #10
 8000b26:	462e      	mov	r6, r5
 8000b28:	462f      	mov	r7, r5
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	f7ff ffcd 	bl	8000aca <LSM303DLHC_ACC_readValues>
 8000b30:	f9b4 3000 	ldrsh.w	r3, [r4]
 8000b34:	f643 2098 	movw	r0, #15000	; 0x3a98
 8000b38:	18ff      	adds	r7, r7, r3
 8000b3a:	f9b4 3002 	ldrsh.w	r3, [r4, #2]
 8000b3e:	f108 38ff 	add.w	r8, r8, #4294967295
 8000b42:	18f6      	adds	r6, r6, r3
 8000b44:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 8000b48:	18ed      	adds	r5, r5, r3
 8000b4a:	f000 fc05 	bl	8001358 <Delay>
 8000b4e:	f018 08ff 	ands.w	r8, r8, #255	; 0xff
 8000b52:	d1ea      	bne.n	8000b2a <LSM303DLHC_ACC_calibrate+0x16>
 8000b54:	230a      	movs	r3, #10
 8000b56:	fbb6 f6f3 	udiv	r6, r6, r3
 8000b5a:	8066      	strh	r6, [r4, #2]
 8000b5c:	b236      	sxth	r6, r6
 8000b5e:	4376      	muls	r6, r6
 8000b60:	fbb7 f7f3 	udiv	r7, r7, r3
 8000b64:	8027      	strh	r7, [r4, #0]
 8000b66:	b23f      	sxth	r7, r7
 8000b68:	fb07 6007 	mla	r0, r7, r7, r6
 8000b6c:	fbb5 f5f3 	udiv	r5, r5, r3
 8000b70:	80a5      	strh	r5, [r4, #4]
 8000b72:	b22d      	sxth	r5, r5
 8000b74:	fb05 0005 	mla	r0, r5, r5, r0
 8000b78:	f006 ffa2 	bl	8007ac0 <__aeabi_i2f>
 8000b7c:	f007 fca2 	bl	80084c4 <sqrtf>
 8000b80:	4649      	mov	r1, r9
 8000b82:	f006 fff1 	bl	8007b68 <__aeabi_fmul>
 8000b86:	60a0      	str	r0, [r4, #8]
 8000b88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000b8c <LSM303DLHC_ACC_readValuesDMA>:
 8000b8c:	b538      	push	{r3, r4, r5, lr}
 8000b8e:	460c      	mov	r4, r1
 8000b90:	4605      	mov	r5, r0
 8000b92:	2128      	movs	r1, #40	; 0x28
 8000b94:	4622      	mov	r2, r4
 8000b96:	2306      	movs	r3, #6
 8000b98:	2032      	movs	r0, #50	; 0x32
 8000b9a:	f7ff ff17 	bl	80009cc <LSM303DLHC_ReadDMA>
 8000b9e:	7823      	ldrb	r3, [r4, #0]
 8000ba0:	f994 2001 	ldrsb.w	r2, [r4, #1]
 8000ba4:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8000ba8:	2310      	movs	r3, #16
 8000baa:	fb92 f2f3 	sdiv	r2, r2, r3
 8000bae:	802a      	strh	r2, [r5, #0]
 8000bb0:	f994 1003 	ldrsb.w	r1, [r4, #3]
 8000bb4:	78a2      	ldrb	r2, [r4, #2]
 8000bb6:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8000bba:	fb92 f2f3 	sdiv	r2, r2, r3
 8000bbe:	806a      	strh	r2, [r5, #2]
 8000bc0:	f994 1005 	ldrsb.w	r1, [r4, #5]
 8000bc4:	7922      	ldrb	r2, [r4, #4]
 8000bc6:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8000bca:	fb92 f3f3 	sdiv	r3, r2, r3
 8000bce:	80ab      	strh	r3, [r5, #4]
 8000bd0:	bd38      	pop	{r3, r4, r5, pc}

08000bd2 <Mag_calibrate>:
 8000bd2:	b507      	push	{r0, r1, r2, lr}
 8000bd4:	2314      	movs	r3, #20
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f88d 3005 	strb.w	r3, [sp, #5]
 8000bdc:	203c      	movs	r0, #60	; 0x3c
 8000bde:	23e0      	movs	r3, #224	; 0xe0
 8000be0:	f10d 0205 	add.w	r2, sp, #5
 8000be4:	f88d 1007 	strb.w	r1, [sp, #7]
 8000be8:	f88d 3006 	strb.w	r3, [sp, #6]
 8000bec:	f7ff fe54 	bl	8000898 <LSM303DLHC_Write>
 8000bf0:	203c      	movs	r0, #60	; 0x3c
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	f10d 0206 	add.w	r2, sp, #6
 8000bf8:	f7ff fe4e 	bl	8000898 <LSM303DLHC_Write>
 8000bfc:	203c      	movs	r0, #60	; 0x3c
 8000bfe:	2102      	movs	r1, #2
 8000c00:	f10d 0207 	add.w	r2, sp, #7
 8000c04:	f7ff fe48 	bl	8000898 <LSM303DLHC_Write>
 8000c08:	bd0e      	pop	{r1, r2, r3, pc}

08000c0a <Mag_readValues>:
 8000c0a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000c0e:	2300      	movs	r3, #0
 8000c10:	2101      	movs	r1, #1
 8000c12:	aa02      	add	r2, sp, #8
 8000c14:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8000c18:	4606      	mov	r6, r0
 8000c1a:	460b      	mov	r3, r1
 8000c1c:	203c      	movs	r0, #60	; 0x3c
 8000c1e:	f7ff fe83 	bl	8000928 <LSM303DLHC_Read>
 8000c22:	2306      	movs	r3, #6
 8000c24:	203c      	movs	r0, #60	; 0x3c
 8000c26:	2103      	movs	r1, #3
 8000c28:	4a38      	ldr	r2, [pc, #224]	; (8000d0c <Mag_readValues+0x102>)
 8000c2a:	f7ff fe7d 	bl	8000928 <LSM303DLHC_Read>
 8000c2e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c32:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8000c36:	2b80      	cmp	r3, #128	; 0x80
 8000c38:	d01a      	beq.n	8000c70 <Mag_readValues+0x66>
 8000c3a:	d806      	bhi.n	8000c4a <Mag_readValues+0x40>
 8000c3c:	2b40      	cmp	r3, #64	; 0x40
 8000c3e:	d00d      	beq.n	8000c5c <Mag_readValues+0x52>
 8000c40:	2b60      	cmp	r3, #96	; 0x60
 8000c42:	d010      	beq.n	8000c66 <Mag_readValues+0x5c>
 8000c44:	2b20      	cmp	r3, #32
 8000c46:	d106      	bne.n	8000c56 <Mag_readValues+0x4c>
 8000c48:	e024      	b.n	8000c94 <Mag_readValues+0x8a>
 8000c4a:	2bc0      	cmp	r3, #192	; 0xc0
 8000c4c:	d01a      	beq.n	8000c84 <Mag_readValues+0x7a>
 8000c4e:	2be0      	cmp	r3, #224	; 0xe0
 8000c50:	d01d      	beq.n	8000c8e <Mag_readValues+0x84>
 8000c52:	2ba0      	cmp	r3, #160	; 0xa0
 8000c54:	d011      	beq.n	8000c7a <Mag_readValues+0x70>
 8000c56:	2400      	movs	r4, #0
 8000c58:	4620      	mov	r0, r4
 8000c5a:	e01f      	b.n	8000c9c <Mag_readValues+0x92>
 8000c5c:	f44f 743e 	mov.w	r4, #760	; 0x2f8
 8000c60:	f240 3057 	movw	r0, #855	; 0x357
 8000c64:	e01a      	b.n	8000c9c <Mag_readValues+0x92>
 8000c66:	f44f 7416 	mov.w	r4, #600	; 0x258
 8000c6a:	f240 209e 	movw	r0, #670	; 0x29e
 8000c6e:	e015      	b.n	8000c9c <Mag_readValues+0x92>
 8000c70:	f44f 74c8 	mov.w	r4, #400	; 0x190
 8000c74:	f44f 70e1 	mov.w	r0, #450	; 0x1c2
 8000c78:	e010      	b.n	8000c9c <Mag_readValues+0x92>
 8000c7a:	f240 1463 	movw	r4, #355	; 0x163
 8000c7e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000c82:	e00b      	b.n	8000c9c <Mag_readValues+0x92>
 8000c84:	f240 1427 	movw	r4, #295	; 0x127
 8000c88:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8000c8c:	e006      	b.n	8000c9c <Mag_readValues+0x92>
 8000c8e:	24cd      	movs	r4, #205	; 0xcd
 8000c90:	20e6      	movs	r0, #230	; 0xe6
 8000c92:	e003      	b.n	8000c9c <Mag_readValues+0x92>
 8000c94:	f44f 7475 	mov.w	r4, #980	; 0x3d4
 8000c98:	f240 404c 	movw	r0, #1100	; 0x44c
 8000c9c:	f006 ff10 	bl	8007ac0 <__aeabi_i2f>
 8000ca0:	4d1a      	ldr	r5, [pc, #104]	; (8000d0c <Mag_readValues+0x102>)
 8000ca2:	4680      	mov	r8, r0
 8000ca4:	786b      	ldrb	r3, [r5, #1]
 8000ca6:	7828      	ldrb	r0, [r5, #0]
 8000ca8:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
 8000cac:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000cb0:	b200      	sxth	r0, r0
 8000cb2:	4378      	muls	r0, r7
 8000cb4:	f006 ff04 	bl	8007ac0 <__aeabi_i2f>
 8000cb8:	4641      	mov	r1, r8
 8000cba:	f007 f809 	bl	8007cd0 <__aeabi_fdiv>
 8000cbe:	f007 f919 	bl	8007ef4 <__aeabi_f2iz>
 8000cc2:	8030      	strh	r0, [r6, #0]
 8000cc4:	78eb      	ldrb	r3, [r5, #3]
 8000cc6:	78a8      	ldrb	r0, [r5, #2]
 8000cc8:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000ccc:	b200      	sxth	r0, r0
 8000cce:	4378      	muls	r0, r7
 8000cd0:	f006 fef6 	bl	8007ac0 <__aeabi_i2f>
 8000cd4:	4641      	mov	r1, r8
 8000cd6:	f006 fffb 	bl	8007cd0 <__aeabi_fdiv>
 8000cda:	f007 f90b 	bl	8007ef4 <__aeabi_f2iz>
 8000cde:	80b0      	strh	r0, [r6, #4]
 8000ce0:	796b      	ldrb	r3, [r5, #5]
 8000ce2:	7928      	ldrb	r0, [r5, #4]
 8000ce4:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000ce8:	b200      	sxth	r0, r0
 8000cea:	4378      	muls	r0, r7
 8000cec:	f006 fee8 	bl	8007ac0 <__aeabi_i2f>
 8000cf0:	4605      	mov	r5, r0
 8000cf2:	4620      	mov	r0, r4
 8000cf4:	f006 fee4 	bl	8007ac0 <__aeabi_i2f>
 8000cf8:	4601      	mov	r1, r0
 8000cfa:	4628      	mov	r0, r5
 8000cfc:	f006 ffe8 	bl	8007cd0 <__aeabi_fdiv>
 8000d00:	f007 f8f8 	bl	8007ef4 <__aeabi_f2iz>
 8000d04:	8070      	strh	r0, [r6, #2]
 8000d06:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000140 	.word	0x20000140

08000d10 <PWM_Motor>:
 8000d10:	2805      	cmp	r0, #5
 8000d12:	d816      	bhi.n	8000d42 <PWM_Motor+0x32>
 8000d14:	e8df f000 	tbb	[pc, r0]
 8000d18:	0a070503 	.word	0x0a070503
 8000d1c:	110d      	.short	0x110d
 8000d1e:	4809      	ldr	r0, [pc, #36]	; (8000d44 <PWM_Motor+0x34>)
 8000d20:	e009      	b.n	8000d36 <PWM_Motor+0x26>
 8000d22:	4808      	ldr	r0, [pc, #32]	; (8000d44 <PWM_Motor+0x34>)
 8000d24:	e00b      	b.n	8000d3e <PWM_Motor+0x2e>
 8000d26:	4807      	ldr	r0, [pc, #28]	; (8000d44 <PWM_Motor+0x34>)
 8000d28:	f004 b93c 	b.w	8004fa4 <TIM_SetCompare3>
 8000d2c:	4805      	ldr	r0, [pc, #20]	; (8000d44 <PWM_Motor+0x34>)
 8000d2e:	f004 b93b 	b.w	8004fa8 <TIM_SetCompare4>
 8000d32:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d36:	f004 b931 	b.w	8004f9c <TIM_SetCompare1>
 8000d3a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d3e:	f004 b92f 	b.w	8004fa0 <TIM_SetCompare2>
 8000d42:	4770      	bx	lr
 8000d44:	40000400 	.word	0x40000400

08000d48 <init_PID>:
 8000d48:	b510      	push	{r4, lr}
 8000d4a:	9c02      	ldr	r4, [sp, #8]
 8000d4c:	6020      	str	r0, [r4, #0]
 8000d4e:	60a1      	str	r1, [r4, #8]
 8000d50:	60e2      	str	r2, [r4, #12]
 8000d52:	6123      	str	r3, [r4, #16]
 8000d54:	bd10      	pop	{r4, pc}

08000d56 <resetIntegralValues_PID>:
 8000d56:	2300      	movs	r3, #0
 8000d58:	61c3      	str	r3, [r0, #28]
 8000d5a:	6183      	str	r3, [r0, #24]
 8000d5c:	6043      	str	r3, [r0, #4]
 8000d5e:	4770      	bx	lr

08000d60 <calc_PID>:
 8000d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d64:	4614      	mov	r4, r2
 8000d66:	f006 fdf5 	bl	8007954 <__aeabi_fsub>
 8000d6a:	69a1      	ldr	r1, [r4, #24]
 8000d6c:	6160      	str	r0, [r4, #20]
 8000d6e:	4605      	mov	r5, r0
 8000d70:	f006 fdf2 	bl	8007958 <__addsf3>
 8000d74:	68a1      	ldr	r1, [r4, #8]
 8000d76:	4607      	mov	r7, r0
 8000d78:	61a0      	str	r0, [r4, #24]
 8000d7a:	4628      	mov	r0, r5
 8000d7c:	f006 fef4 	bl	8007b68 <__aeabi_fmul>
 8000d80:	6826      	ldr	r6, [r4, #0]
 8000d82:	4680      	mov	r8, r0
 8000d84:	68e1      	ldr	r1, [r4, #12]
 8000d86:	4638      	mov	r0, r7
 8000d88:	f006 feee 	bl	8007b68 <__aeabi_fmul>
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	f006 feeb 	bl	8007b68 <__aeabi_fmul>
 8000d92:	4601      	mov	r1, r0
 8000d94:	4640      	mov	r0, r8
 8000d96:	f006 fddf 	bl	8007958 <__addsf3>
 8000d9a:	69e1      	ldr	r1, [r4, #28]
 8000d9c:	4607      	mov	r7, r0
 8000d9e:	4628      	mov	r0, r5
 8000da0:	f006 fdd8 	bl	8007954 <__aeabi_fsub>
 8000da4:	6921      	ldr	r1, [r4, #16]
 8000da6:	f006 fedf 	bl	8007b68 <__aeabi_fmul>
 8000daa:	4631      	mov	r1, r6
 8000dac:	f006 ff90 	bl	8007cd0 <__aeabi_fdiv>
 8000db0:	4601      	mov	r1, r0
 8000db2:	4638      	mov	r0, r7
 8000db4:	f006 fdd0 	bl	8007958 <__addsf3>
 8000db8:	61e5      	str	r5, [r4, #28]
 8000dba:	6060      	str	r0, [r4, #4]
 8000dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000dc0 <calc_PID_YAW>:
 8000dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000dc4:	4614      	mov	r4, r2
 8000dc6:	f006 fdc5 	bl	8007954 <__aeabi_fsub>
 8000dca:	4927      	ldr	r1, [pc, #156]	; (8000e68 <calc_PID_YAW+0xa8>)
 8000dcc:	4605      	mov	r5, r0
 8000dce:	f007 f87d 	bl	8007ecc <__aeabi_fcmpge>
 8000dd2:	b120      	cbz	r0, 8000dde <calc_PID_YAW+0x1e>
 8000dd4:	4628      	mov	r0, r5
 8000dd6:	4925      	ldr	r1, [pc, #148]	; (8000e6c <calc_PID_YAW+0xac>)
 8000dd8:	f006 fdbc 	bl	8007954 <__aeabi_fsub>
 8000ddc:	e00a      	b.n	8000df4 <calc_PID_YAW+0x34>
 8000dde:	4628      	mov	r0, r5
 8000de0:	4923      	ldr	r1, [pc, #140]	; (8000e70 <calc_PID_YAW+0xb0>)
 8000de2:	f007 f869 	bl	8007eb8 <__aeabi_fcmple>
 8000de6:	b908      	cbnz	r0, 8000dec <calc_PID_YAW+0x2c>
 8000de8:	6165      	str	r5, [r4, #20]
 8000dea:	e004      	b.n	8000df6 <calc_PID_YAW+0x36>
 8000dec:	4628      	mov	r0, r5
 8000dee:	491f      	ldr	r1, [pc, #124]	; (8000e6c <calc_PID_YAW+0xac>)
 8000df0:	f006 fdb2 	bl	8007958 <__addsf3>
 8000df4:	6160      	str	r0, [r4, #20]
 8000df6:	4d1f      	ldr	r5, [pc, #124]	; (8000e74 <calc_PID_YAW+0xb4>)
 8000df8:	6960      	ldr	r0, [r4, #20]
 8000dfa:	4629      	mov	r1, r5
 8000dfc:	f007 f870 	bl	8007ee0 <__aeabi_fcmpgt>
 8000e00:	b100      	cbz	r0, 8000e04 <calc_PID_YAW+0x44>
 8000e02:	6165      	str	r5, [r4, #20]
 8000e04:	4d1c      	ldr	r5, [pc, #112]	; (8000e78 <calc_PID_YAW+0xb8>)
 8000e06:	6960      	ldr	r0, [r4, #20]
 8000e08:	4629      	mov	r1, r5
 8000e0a:	f007 f84b 	bl	8007ea4 <__aeabi_fcmplt>
 8000e0e:	b100      	cbz	r0, 8000e12 <calc_PID_YAW+0x52>
 8000e10:	6165      	str	r5, [r4, #20]
 8000e12:	6965      	ldr	r5, [r4, #20]
 8000e14:	69a1      	ldr	r1, [r4, #24]
 8000e16:	4628      	mov	r0, r5
 8000e18:	f006 fd9e 	bl	8007958 <__addsf3>
 8000e1c:	68a1      	ldr	r1, [r4, #8]
 8000e1e:	4607      	mov	r7, r0
 8000e20:	61a0      	str	r0, [r4, #24]
 8000e22:	4628      	mov	r0, r5
 8000e24:	f006 fea0 	bl	8007b68 <__aeabi_fmul>
 8000e28:	6826      	ldr	r6, [r4, #0]
 8000e2a:	4680      	mov	r8, r0
 8000e2c:	68e1      	ldr	r1, [r4, #12]
 8000e2e:	4638      	mov	r0, r7
 8000e30:	f006 fe9a 	bl	8007b68 <__aeabi_fmul>
 8000e34:	4631      	mov	r1, r6
 8000e36:	f006 fe97 	bl	8007b68 <__aeabi_fmul>
 8000e3a:	4601      	mov	r1, r0
 8000e3c:	4640      	mov	r0, r8
 8000e3e:	f006 fd8b 	bl	8007958 <__addsf3>
 8000e42:	69e1      	ldr	r1, [r4, #28]
 8000e44:	4607      	mov	r7, r0
 8000e46:	4628      	mov	r0, r5
 8000e48:	f006 fd84 	bl	8007954 <__aeabi_fsub>
 8000e4c:	6921      	ldr	r1, [r4, #16]
 8000e4e:	f006 fe8b 	bl	8007b68 <__aeabi_fmul>
 8000e52:	4631      	mov	r1, r6
 8000e54:	f006 ff3c 	bl	8007cd0 <__aeabi_fdiv>
 8000e58:	4601      	mov	r1, r0
 8000e5a:	4638      	mov	r0, r7
 8000e5c:	f006 fd7c 	bl	8007958 <__addsf3>
 8000e60:	61e5      	str	r5, [r4, #28]
 8000e62:	6060      	str	r0, [r4, #4]
 8000e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e68:	43340000 	.word	0x43340000
 8000e6c:	43b40000 	.word	0x43b40000
 8000e70:	c3340000 	.word	0xc3340000
 8000e74:	42480000 	.word	0x42480000
 8000e78:	c2480000 	.word	0xc2480000

08000e7c <VectorDotProduct>:
 8000e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e7e:	4607      	mov	r7, r0
 8000e80:	460e      	mov	r6, r1
 8000e82:	2400      	movs	r4, #0
 8000e84:	2500      	movs	r5, #0
 8000e86:	5931      	ldr	r1, [r6, r4]
 8000e88:	5938      	ldr	r0, [r7, r4]
 8000e8a:	f006 fe6d 	bl	8007b68 <__aeabi_fmul>
 8000e8e:	4601      	mov	r1, r0
 8000e90:	4628      	mov	r0, r5
 8000e92:	f006 fd61 	bl	8007958 <__addsf3>
 8000e96:	3404      	adds	r4, #4
 8000e98:	2c0c      	cmp	r4, #12
 8000e9a:	4605      	mov	r5, r0
 8000e9c:	d1f3      	bne.n	8000e86 <VectorDotProduct+0xa>
 8000e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000ea0 <VectorCrossProduct>:
 8000ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ea2:	460d      	mov	r5, r1
 8000ea4:	4606      	mov	r6, r0
 8000ea6:	6848      	ldr	r0, [r1, #4]
 8000ea8:	6891      	ldr	r1, [r2, #8]
 8000eaa:	4614      	mov	r4, r2
 8000eac:	f006 fe5c 	bl	8007b68 <__aeabi_fmul>
 8000eb0:	6861      	ldr	r1, [r4, #4]
 8000eb2:	4607      	mov	r7, r0
 8000eb4:	68a8      	ldr	r0, [r5, #8]
 8000eb6:	f006 fe57 	bl	8007b68 <__aeabi_fmul>
 8000eba:	4601      	mov	r1, r0
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	f006 fd49 	bl	8007954 <__aeabi_fsub>
 8000ec2:	6030      	str	r0, [r6, #0]
 8000ec4:	6821      	ldr	r1, [r4, #0]
 8000ec6:	68a8      	ldr	r0, [r5, #8]
 8000ec8:	f006 fe4e 	bl	8007b68 <__aeabi_fmul>
 8000ecc:	68a1      	ldr	r1, [r4, #8]
 8000ece:	4607      	mov	r7, r0
 8000ed0:	6828      	ldr	r0, [r5, #0]
 8000ed2:	f006 fe49 	bl	8007b68 <__aeabi_fmul>
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	4638      	mov	r0, r7
 8000eda:	f006 fd3b 	bl	8007954 <__aeabi_fsub>
 8000ede:	6070      	str	r0, [r6, #4]
 8000ee0:	6861      	ldr	r1, [r4, #4]
 8000ee2:	6828      	ldr	r0, [r5, #0]
 8000ee4:	f006 fe40 	bl	8007b68 <__aeabi_fmul>
 8000ee8:	6821      	ldr	r1, [r4, #0]
 8000eea:	4607      	mov	r7, r0
 8000eec:	6868      	ldr	r0, [r5, #4]
 8000eee:	f006 fe3b 	bl	8007b68 <__aeabi_fmul>
 8000ef2:	4601      	mov	r1, r0
 8000ef4:	4638      	mov	r0, r7
 8000ef6:	f006 fd2d 	bl	8007954 <__aeabi_fsub>
 8000efa:	60b0      	str	r0, [r6, #8]
 8000efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000efe <VectorScale>:
 8000efe:	b570      	push	{r4, r5, r6, lr}
 8000f00:	4604      	mov	r4, r0
 8000f02:	460d      	mov	r5, r1
 8000f04:	6808      	ldr	r0, [r1, #0]
 8000f06:	4611      	mov	r1, r2
 8000f08:	4616      	mov	r6, r2
 8000f0a:	f006 fe2d 	bl	8007b68 <__aeabi_fmul>
 8000f0e:	6020      	str	r0, [r4, #0]
 8000f10:	6868      	ldr	r0, [r5, #4]
 8000f12:	4631      	mov	r1, r6
 8000f14:	f006 fe28 	bl	8007b68 <__aeabi_fmul>
 8000f18:	6060      	str	r0, [r4, #4]
 8000f1a:	68a8      	ldr	r0, [r5, #8]
 8000f1c:	4631      	mov	r1, r6
 8000f1e:	f006 fe23 	bl	8007b68 <__aeabi_fmul>
 8000f22:	60a0      	str	r0, [r4, #8]
 8000f24:	bd70      	pop	{r4, r5, r6, pc}

08000f26 <VectorAdd>:
 8000f26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f28:	4605      	mov	r5, r0
 8000f2a:	460e      	mov	r6, r1
 8000f2c:	4617      	mov	r7, r2
 8000f2e:	2400      	movs	r4, #0
 8000f30:	5930      	ldr	r0, [r6, r4]
 8000f32:	5939      	ldr	r1, [r7, r4]
 8000f34:	f006 fd10 	bl	8007958 <__addsf3>
 8000f38:	5128      	str	r0, [r5, r4]
 8000f3a:	3404      	adds	r4, #4
 8000f3c:	2c0c      	cmp	r4, #12
 8000f3e:	d1f7      	bne.n	8000f30 <VectorAdd+0xa>
 8000f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000f42 <MatrixMultiply>:
 8000f42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f46:	4681      	mov	r9, r0
 8000f48:	b087      	sub	sp, #28
 8000f4a:	4688      	mov	r8, r1
 8000f4c:	4607      	mov	r7, r0
 8000f4e:	2500      	movs	r5, #0
 8000f50:	e025      	b.n	8000f9e <MatrixMultiply+0x5c>
 8000f52:	f858 1004 	ldr.w	r1, [r8, r4]
 8000f56:	f859 0005 	ldr.w	r0, [r9, r5]
 8000f5a:	9201      	str	r2, [sp, #4]
 8000f5c:	f006 fe04 	bl	8007b68 <__aeabi_fmul>
 8000f60:	68f1      	ldr	r1, [r6, #12]
 8000f62:	4682      	mov	sl, r0
 8000f64:	9003      	str	r0, [sp, #12]
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f006 fdfe 	bl	8007b68 <__aeabi_fmul>
 8000f6c:	4601      	mov	r1, r0
 8000f6e:	9004      	str	r0, [sp, #16]
 8000f70:	4650      	mov	r0, sl
 8000f72:	f006 fcf1 	bl	8007958 <__addsf3>
 8000f76:	69b1      	ldr	r1, [r6, #24]
 8000f78:	4682      	mov	sl, r0
 8000f7a:	68b8      	ldr	r0, [r7, #8]
 8000f7c:	f006 fdf4 	bl	8007b68 <__aeabi_fmul>
 8000f80:	4601      	mov	r1, r0
 8000f82:	4650      	mov	r0, sl
 8000f84:	f006 fce8 	bl	8007958 <__addsf3>
 8000f88:	f84b 0004 	str.w	r0, [fp, r4]
 8000f8c:	3404      	adds	r4, #4
 8000f8e:	3604      	adds	r6, #4
 8000f90:	2c0c      	cmp	r4, #12
 8000f92:	9a01      	ldr	r2, [sp, #4]
 8000f94:	d1dd      	bne.n	8000f52 <MatrixMultiply+0x10>
 8000f96:	350c      	adds	r5, #12
 8000f98:	370c      	adds	r7, #12
 8000f9a:	2d24      	cmp	r5, #36	; 0x24
 8000f9c:	d004      	beq.n	8000fa8 <MatrixMultiply+0x66>
 8000f9e:	eb02 0b05 	add.w	fp, r2, r5
 8000fa2:	4646      	mov	r6, r8
 8000fa4:	2400      	movs	r4, #0
 8000fa6:	e7d4      	b.n	8000f52 <MatrixMultiply+0x10>
 8000fa8:	b007      	add	sp, #28
 8000faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000fb0 <update_intFilter>:
 8000fb0:	6803      	ldr	r3, [r0, #0]
 8000fb2:	b510      	push	{r4, lr}
 8000fb4:	6844      	ldr	r4, [r0, #4]
 8000fb6:	18d2      	adds	r2, r2, r3
 8000fb8:	1b12      	subs	r2, r2, r4
 8000fba:	fa42 f101 	asr.w	r1, r2, r1
 8000fbe:	6002      	str	r2, [r0, #0]
 8000fc0:	6041      	str	r1, [r0, #4]
 8000fc2:	bd10      	pop	{r4, pc}

08000fc4 <initAvgValues>:
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	6143      	str	r3, [r0, #20]
 8000fc8:	6003      	str	r3, [r0, #0]
 8000fca:	6043      	str	r3, [r0, #4]
 8000fcc:	6083      	str	r3, [r0, #8]
 8000fce:	60c3      	str	r3, [r0, #12]
 8000fd0:	6103      	str	r3, [r0, #16]
 8000fd2:	4770      	bx	lr

08000fd4 <calcMovingAvg>:
 8000fd4:	6943      	ldr	r3, [r0, #20]
 8000fd6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 8000fda:	e890 0006 	ldmia.w	r0, {r1, r2}
 8000fde:	1889      	adds	r1, r1, r2
 8000fe0:	6882      	ldr	r2, [r0, #8]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	1889      	adds	r1, r1, r2
 8000fe6:	68c2      	ldr	r2, [r0, #12]
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	4411      	add	r1, r2
 8000fec:	6902      	ldr	r2, [r0, #16]
 8000fee:	bfc8      	it	gt
 8000ff0:	2300      	movgt	r3, #0
 8000ff2:	188a      	adds	r2, r1, r2
 8000ff4:	6143      	str	r3, [r0, #20]
 8000ff6:	2005      	movs	r0, #5
 8000ff8:	fb92 f0f0 	sdiv	r0, r2, r0
 8000ffc:	4770      	bx	lr

08000ffe <quickSort>:
 8000ffe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001002:	4605      	mov	r5, r0
 8001004:	4616      	mov	r6, r2
 8001006:	f04f 0802 	mov.w	r8, #2
 800100a:	198b      	adds	r3, r1, r6
 800100c:	fb93 f3f8 	sdiv	r3, r3, r8
 8001010:	f855 a023 	ldr.w	sl, [r5, r3, lsl #2]
 8001014:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 8001018:	1c4c      	adds	r4, r1, #1
 800101a:	4633      	mov	r3, r6
 800101c:	e000      	b.n	8001020 <quickSort+0x22>
 800101e:	3401      	adds	r4, #1
 8001020:	f852 cb04 	ldr.w	ip, [r2], #4
 8001024:	1e67      	subs	r7, r4, #1
 8001026:	45d4      	cmp	ip, sl
 8001028:	dbf9      	blt.n	800101e <quickSort+0x20>
 800102a:	eb05 0083 	add.w	r0, r5, r3, lsl #2
 800102e:	e000      	b.n	8001032 <quickSort+0x34>
 8001030:	3b01      	subs	r3, #1
 8001032:	4683      	mov	fp, r0
 8001034:	f850 9904 	ldr.w	r9, [r0], #-4
 8001038:	45d1      	cmp	r9, sl
 800103a:	dcf9      	bgt.n	8001030 <quickSort+0x32>
 800103c:	429f      	cmp	r7, r3
 800103e:	dc07      	bgt.n	8001050 <quickSort+0x52>
 8001040:	3b01      	subs	r3, #1
 8001042:	429c      	cmp	r4, r3
 8001044:	f842 9c04 	str.w	r9, [r2, #-4]
 8001048:	4627      	mov	r7, r4
 800104a:	f8cb c000 	str.w	ip, [fp]
 800104e:	dde6      	ble.n	800101e <quickSort+0x20>
 8001050:	4299      	cmp	r1, r3
 8001052:	da03      	bge.n	800105c <quickSort+0x5e>
 8001054:	4628      	mov	r0, r5
 8001056:	461a      	mov	r2, r3
 8001058:	f7ff ffd1 	bl	8000ffe <quickSort>
 800105c:	42b7      	cmp	r7, r6
 800105e:	4639      	mov	r1, r7
 8001060:	dbd3      	blt.n	800100a <quickSort+0xc>
 8001062:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001066 <calcStdDev>:
 8001066:	2300      	movs	r3, #0
 8001068:	b510      	push	{r4, lr}
 800106a:	461c      	mov	r4, r3
 800106c:	e004      	b.n	8001078 <calcStdDev+0x12>
 800106e:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8001072:	3301      	adds	r3, #1
 8001074:	1aa4      	subs	r4, r4, r2
 8001076:	4364      	muls	r4, r4
 8001078:	428b      	cmp	r3, r1
 800107a:	dbf8      	blt.n	800106e <calcStdDev+0x8>
 800107c:	1e48      	subs	r0, r1, #1
 800107e:	fb94 f0f0 	sdiv	r0, r4, r0
 8001082:	f006 fb85 	bl	8007790 <__aeabi_i2d>
 8001086:	f007 f973 	bl	8008370 <sqrt>
 800108a:	f006 fbe7 	bl	800785c <__aeabi_d2iz>
 800108e:	bd10      	pop	{r4, pc}

08001090 <floatFilterAcc1>:
 8001090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001094:	6843      	ldr	r3, [r0, #4]
 8001096:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800109a:	f8d0 b008 	ldr.w	fp, [r0, #8]
 800109e:	f8d0 a010 	ldr.w	sl, [r0, #16]
 80010a2:	4604      	mov	r4, r0
 80010a4:	6003      	str	r3, [r0, #0]
 80010a6:	f8c0 9008 	str.w	r9, [r0, #8]
 80010aa:	f8c0 a00c 	str.w	sl, [r0, #12]
 80010ae:	f8c0 b004 	str.w	fp, [r0, #4]
 80010b2:	4608      	mov	r0, r1
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	f006 fd03 	bl	8007ac0 <__aeabi_i2f>
 80010ba:	4929      	ldr	r1, [pc, #164]	; (8001160 <floatFilterAcc1+0xd0>)
 80010bc:	f006 fe08 	bl	8007cd0 <__aeabi_fdiv>
 80010c0:	f8d4 8018 	ldr.w	r8, [r4, #24]
 80010c4:	69e7      	ldr	r7, [r4, #28]
 80010c6:	6a26      	ldr	r6, [r4, #32]
 80010c8:	9b01      	ldr	r3, [sp, #4]
 80010ca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80010cc:	4601      	mov	r1, r0
 80010ce:	6120      	str	r0, [r4, #16]
 80010d0:	f8c4 8014 	str.w	r8, [r4, #20]
 80010d4:	61a7      	str	r7, [r4, #24]
 80010d6:	61e6      	str	r6, [r4, #28]
 80010d8:	4618      	mov	r0, r3
 80010da:	6225      	str	r5, [r4, #32]
 80010dc:	f006 fc3c 	bl	8007958 <__addsf3>
 80010e0:	4651      	mov	r1, sl
 80010e2:	4603      	mov	r3, r0
 80010e4:	4658      	mov	r0, fp
 80010e6:	9301      	str	r3, [sp, #4]
 80010e8:	f006 fc36 	bl	8007958 <__addsf3>
 80010ec:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80010f0:	f006 fd3a 	bl	8007b68 <__aeabi_fmul>
 80010f4:	9b01      	ldr	r3, [sp, #4]
 80010f6:	4601      	mov	r1, r0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f006 fc2d 	bl	8007958 <__addsf3>
 80010fe:	4919      	ldr	r1, [pc, #100]	; (8001164 <floatFilterAcc1+0xd4>)
 8001100:	4682      	mov	sl, r0
 8001102:	4648      	mov	r0, r9
 8001104:	f006 fd30 	bl	8007b68 <__aeabi_fmul>
 8001108:	4601      	mov	r1, r0
 800110a:	4650      	mov	r0, sl
 800110c:	f006 fc24 	bl	8007958 <__addsf3>
 8001110:	4915      	ldr	r1, [pc, #84]	; (8001168 <floatFilterAcc1+0xd8>)
 8001112:	4681      	mov	r9, r0
 8001114:	4640      	mov	r0, r8
 8001116:	f006 fd27 	bl	8007b68 <__aeabi_fmul>
 800111a:	4601      	mov	r1, r0
 800111c:	4648      	mov	r0, r9
 800111e:	f006 fc1b 	bl	8007958 <__addsf3>
 8001122:	4912      	ldr	r1, [pc, #72]	; (800116c <floatFilterAcc1+0xdc>)
 8001124:	4680      	mov	r8, r0
 8001126:	4638      	mov	r0, r7
 8001128:	f006 fd1e 	bl	8007b68 <__aeabi_fmul>
 800112c:	4601      	mov	r1, r0
 800112e:	4640      	mov	r0, r8
 8001130:	f006 fc12 	bl	8007958 <__addsf3>
 8001134:	490e      	ldr	r1, [pc, #56]	; (8001170 <floatFilterAcc1+0xe0>)
 8001136:	4607      	mov	r7, r0
 8001138:	4630      	mov	r0, r6
 800113a:	f006 fd15 	bl	8007b68 <__aeabi_fmul>
 800113e:	4601      	mov	r1, r0
 8001140:	4638      	mov	r0, r7
 8001142:	f006 fc09 	bl	8007958 <__addsf3>
 8001146:	490b      	ldr	r1, [pc, #44]	; (8001174 <floatFilterAcc1+0xe4>)
 8001148:	4606      	mov	r6, r0
 800114a:	4628      	mov	r0, r5
 800114c:	f006 fd0c 	bl	8007b68 <__aeabi_fmul>
 8001150:	4601      	mov	r1, r0
 8001152:	4630      	mov	r0, r6
 8001154:	f006 fc00 	bl	8007958 <__addsf3>
 8001158:	6260      	str	r0, [r4, #36]	; 0x24
 800115a:	62a0      	str	r0, [r4, #40]	; 0x28
 800115c:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001160:	4a233904 	.word	0x4a233904
 8001164:	40c00000 	.word	0x40c00000
 8001168:	bf607c4b 	.word	0xbf607c4b
 800116c:	4067db50 	.word	0x4067db50
 8001170:	c0b3aa34 	.word	0xc0b3aa34
 8001174:	40779812 	.word	0x40779812

08001178 <floatFilterAcc2>:
 8001178:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800117c:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8001180:	6887      	ldr	r7, [r0, #8]
 8001182:	4604      	mov	r4, r0
 8001184:	f8c0 8000 	str.w	r8, [r0]
 8001188:	6047      	str	r7, [r0, #4]
 800118a:	4608      	mov	r0, r1
 800118c:	f006 fc98 	bl	8007ac0 <__aeabi_i2f>
 8001190:	4915      	ldr	r1, [pc, #84]	; (80011e8 <floatFilterAcc2+0x70>)
 8001192:	f006 fd9d 	bl	8007cd0 <__aeabi_fdiv>
 8001196:	69a6      	ldr	r6, [r4, #24]
 8001198:	69e5      	ldr	r5, [r4, #28]
 800119a:	4601      	mov	r1, r0
 800119c:	60a0      	str	r0, [r4, #8]
 800119e:	6166      	str	r6, [r4, #20]
 80011a0:	4640      	mov	r0, r8
 80011a2:	61a5      	str	r5, [r4, #24]
 80011a4:	f006 fbd8 	bl	8007958 <__addsf3>
 80011a8:	4639      	mov	r1, r7
 80011aa:	4680      	mov	r8, r0
 80011ac:	4638      	mov	r0, r7
 80011ae:	f006 fbd3 	bl	8007958 <__addsf3>
 80011b2:	4601      	mov	r1, r0
 80011b4:	4640      	mov	r0, r8
 80011b6:	f006 fbcf 	bl	8007958 <__addsf3>
 80011ba:	490c      	ldr	r1, [pc, #48]	; (80011ec <floatFilterAcc2+0x74>)
 80011bc:	4607      	mov	r7, r0
 80011be:	4630      	mov	r0, r6
 80011c0:	f006 fcd2 	bl	8007b68 <__aeabi_fmul>
 80011c4:	4601      	mov	r1, r0
 80011c6:	4638      	mov	r0, r7
 80011c8:	f006 fbc6 	bl	8007958 <__addsf3>
 80011cc:	4908      	ldr	r1, [pc, #32]	; (80011f0 <floatFilterAcc2+0x78>)
 80011ce:	4606      	mov	r6, r0
 80011d0:	4628      	mov	r0, r5
 80011d2:	f006 fcc9 	bl	8007b68 <__aeabi_fmul>
 80011d6:	4601      	mov	r1, r0
 80011d8:	4630      	mov	r0, r6
 80011da:	f006 fbbd 	bl	8007958 <__addsf3>
 80011de:	61e0      	str	r0, [r4, #28]
 80011e0:	62a0      	str	r0, [r4, #40]	; 0x28
 80011e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011e6:	bf00      	nop
 80011e8:	46c7a769 	.word	0x46c7a769
 80011ec:	bf7b7d9d 	.word	0xbf7b7d9d
 80011f0:	3ffdb9ad 	.word	0x3ffdb9ad

080011f4 <floatFilterAcc>:
 80011f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011f8:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80011fc:	6887      	ldr	r7, [r0, #8]
 80011fe:	4604      	mov	r4, r0
 8001200:	f8c0 8000 	str.w	r8, [r0]
 8001204:	6047      	str	r7, [r0, #4]
 8001206:	4608      	mov	r0, r1
 8001208:	f006 fc5a 	bl	8007ac0 <__aeabi_i2f>
 800120c:	4915      	ldr	r1, [pc, #84]	; (8001264 <floatFilterAcc+0x70>)
 800120e:	f006 fd5f 	bl	8007cd0 <__aeabi_fdiv>
 8001212:	69a6      	ldr	r6, [r4, #24]
 8001214:	69e5      	ldr	r5, [r4, #28]
 8001216:	4601      	mov	r1, r0
 8001218:	60a0      	str	r0, [r4, #8]
 800121a:	6166      	str	r6, [r4, #20]
 800121c:	4640      	mov	r0, r8
 800121e:	61a5      	str	r5, [r4, #24]
 8001220:	f006 fb9a 	bl	8007958 <__addsf3>
 8001224:	4639      	mov	r1, r7
 8001226:	4680      	mov	r8, r0
 8001228:	4638      	mov	r0, r7
 800122a:	f006 fb95 	bl	8007958 <__addsf3>
 800122e:	4601      	mov	r1, r0
 8001230:	4640      	mov	r0, r8
 8001232:	f006 fb91 	bl	8007958 <__addsf3>
 8001236:	490c      	ldr	r1, [pc, #48]	; (8001268 <floatFilterAcc+0x74>)
 8001238:	4607      	mov	r7, r0
 800123a:	4630      	mov	r0, r6
 800123c:	f006 fc94 	bl	8007b68 <__aeabi_fmul>
 8001240:	4601      	mov	r1, r0
 8001242:	4638      	mov	r0, r7
 8001244:	f006 fb88 	bl	8007958 <__addsf3>
 8001248:	4908      	ldr	r1, [pc, #32]	; (800126c <floatFilterAcc+0x78>)
 800124a:	4606      	mov	r6, r0
 800124c:	4628      	mov	r0, r5
 800124e:	f006 fc8b 	bl	8007b68 <__aeabi_fmul>
 8001252:	4601      	mov	r1, r0
 8001254:	4630      	mov	r0, r6
 8001256:	f006 fb7f 	bl	8007958 <__addsf3>
 800125a:	61e0      	str	r0, [r4, #28]
 800125c:	62a0      	str	r0, [r4, #40]	; 0x28
 800125e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001262:	bf00      	nop
 8001264:	47c6c5d6 	.word	0x47c6c5d6
 8001268:	bf7dbc3e 	.word	0xbf7dbc3e
 800126c:	3ffedcd5 	.word	0x3ffedcd5

08001270 <floatFilterGyro>:
 8001270:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001274:	6843      	ldr	r3, [r0, #4]
 8001276:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800127a:	f8d0 b008 	ldr.w	fp, [r0, #8]
 800127e:	f8d0 a010 	ldr.w	sl, [r0, #16]
 8001282:	4604      	mov	r4, r0
 8001284:	6003      	str	r3, [r0, #0]
 8001286:	f8c0 9008 	str.w	r9, [r0, #8]
 800128a:	f8c0 a00c 	str.w	sl, [r0, #12]
 800128e:	f8c0 b004 	str.w	fp, [r0, #4]
 8001292:	4608      	mov	r0, r1
 8001294:	9301      	str	r3, [sp, #4]
 8001296:	f006 fc13 	bl	8007ac0 <__aeabi_i2f>
 800129a:	4929      	ldr	r1, [pc, #164]	; (8001340 <floatFilterGyro+0xd0>)
 800129c:	f006 fd18 	bl	8007cd0 <__aeabi_fdiv>
 80012a0:	f8d4 8018 	ldr.w	r8, [r4, #24]
 80012a4:	69e7      	ldr	r7, [r4, #28]
 80012a6:	6a26      	ldr	r6, [r4, #32]
 80012a8:	9b01      	ldr	r3, [sp, #4]
 80012aa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80012ac:	4601      	mov	r1, r0
 80012ae:	6120      	str	r0, [r4, #16]
 80012b0:	f8c4 8014 	str.w	r8, [r4, #20]
 80012b4:	61a7      	str	r7, [r4, #24]
 80012b6:	61e6      	str	r6, [r4, #28]
 80012b8:	4618      	mov	r0, r3
 80012ba:	6225      	str	r5, [r4, #32]
 80012bc:	f006 fb4c 	bl	8007958 <__addsf3>
 80012c0:	4651      	mov	r1, sl
 80012c2:	4603      	mov	r3, r0
 80012c4:	4658      	mov	r0, fp
 80012c6:	9301      	str	r3, [sp, #4]
 80012c8:	f006 fb46 	bl	8007958 <__addsf3>
 80012cc:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80012d0:	f006 fc4a 	bl	8007b68 <__aeabi_fmul>
 80012d4:	9b01      	ldr	r3, [sp, #4]
 80012d6:	4601      	mov	r1, r0
 80012d8:	4618      	mov	r0, r3
 80012da:	f006 fb3d 	bl	8007958 <__addsf3>
 80012de:	4919      	ldr	r1, [pc, #100]	; (8001344 <floatFilterGyro+0xd4>)
 80012e0:	4682      	mov	sl, r0
 80012e2:	4648      	mov	r0, r9
 80012e4:	f006 fc40 	bl	8007b68 <__aeabi_fmul>
 80012e8:	4601      	mov	r1, r0
 80012ea:	4650      	mov	r0, sl
 80012ec:	f006 fb34 	bl	8007958 <__addsf3>
 80012f0:	4915      	ldr	r1, [pc, #84]	; (8001348 <floatFilterGyro+0xd8>)
 80012f2:	4681      	mov	r9, r0
 80012f4:	4640      	mov	r0, r8
 80012f6:	f006 fc37 	bl	8007b68 <__aeabi_fmul>
 80012fa:	4601      	mov	r1, r0
 80012fc:	4648      	mov	r0, r9
 80012fe:	f006 fb2b 	bl	8007958 <__addsf3>
 8001302:	4912      	ldr	r1, [pc, #72]	; (800134c <floatFilterGyro+0xdc>)
 8001304:	4680      	mov	r8, r0
 8001306:	4638      	mov	r0, r7
 8001308:	f006 fc2e 	bl	8007b68 <__aeabi_fmul>
 800130c:	4601      	mov	r1, r0
 800130e:	4640      	mov	r0, r8
 8001310:	f006 fb22 	bl	8007958 <__addsf3>
 8001314:	490e      	ldr	r1, [pc, #56]	; (8001350 <floatFilterGyro+0xe0>)
 8001316:	4607      	mov	r7, r0
 8001318:	4630      	mov	r0, r6
 800131a:	f006 fc25 	bl	8007b68 <__aeabi_fmul>
 800131e:	4601      	mov	r1, r0
 8001320:	4638      	mov	r0, r7
 8001322:	f006 fb19 	bl	8007958 <__addsf3>
 8001326:	490b      	ldr	r1, [pc, #44]	; (8001354 <floatFilterGyro+0xe4>)
 8001328:	4606      	mov	r6, r0
 800132a:	4628      	mov	r0, r5
 800132c:	f006 fc1c 	bl	8007b68 <__aeabi_fmul>
 8001330:	4601      	mov	r1, r0
 8001332:	4630      	mov	r0, r6
 8001334:	f006 fb10 	bl	8007958 <__addsf3>
 8001338:	6260      	str	r0, [r4, #36]	; 0x24
 800133a:	62a0      	str	r0, [r4, #40]	; 0x28
 800133c:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001340:	4013dbbe 	.word	0x4013dbbe
 8001344:	40c00000 	.word	0x40c00000
 8001348:	be3fe069 	.word	0xbe3fe069
 800134c:	bf86ff47 	.word	0xbf86ff47
 8001350:	c0141863 	.word	0xc0141863
 8001354:	c017a61a 	.word	0xc017a61a

08001358 <Delay>:
 8001358:	b082      	sub	sp, #8
 800135a:	9001      	str	r0, [sp, #4]
 800135c:	e002      	b.n	8001364 <Delay+0xc>
 800135e:	9b01      	ldr	r3, [sp, #4]
 8001360:	3b01      	subs	r3, #1
 8001362:	9301      	str	r3, [sp, #4]
 8001364:	9b01      	ldr	r3, [sp, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f9      	bne.n	800135e <Delay+0x6>
 800136a:	b002      	add	sp, #8
 800136c:	4770      	bx	lr
	...

08001370 <IMU_Print_Values>:
}


/*For debug purposes - the print task*/
static void IMU_Print_Values( void *pvParameters )
{
 8001370:	b510      	push	{r4, lr}

	while(1)
	{
		//printf("%d,%d,%d,%d %d  ",CtrlStates.gas, CtrlStates.nick, CtrlStates.roll, CtrlStates.yaw, CtrlStates.copterStatus);
		//printf("%d,%d,%d\n",(int)XYZ.y, (int)XYZ.x, (int)XYZ.z);
		printf("test:%d,%d,%d\r\n", (int)(xTemp), (int)(yTemp), (int)(zTemp));
 8001372:	4c05      	ldr	r4, [pc, #20]	; (8001388 <IMU_Print_Values+0x18>)
 8001374:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8001378:	4804      	ldr	r0, [pc, #16]	; (800138c <IMU_Print_Values+0x1c>)
 800137a:	f000 ff61 	bl	8002240 <printf>
		vTaskDelay( xDelay );
 800137e:	2028      	movs	r0, #40	; 0x28
 8001380:	f005 fc80 	bl	8006c84 <vTaskDelay>
 8001384:	e7f6      	b.n	8001374 <IMU_Print_Values+0x4>
 8001386:	bf00      	nop
 8001388:	20000148 	.word	0x20000148
 800138c:	0800acb0 	.word	0x0800acb0

08001390 <PID_Calculation>:
/*
 *		PID Calculation - this is far from being finished
 * */

static void PID_Calculation( void *pvParameters )
{
 8001390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001394:	b0b1      	sub	sp, #196	; 0xc4
	PID_Control PID_Y1;
	PID_Control PID_Y2;

	PID_Control PID_Z;

	init_PID(0.003f, GlobalSettings.PID_rollPitch.PID_kp, GlobalSettings.PID_rollPitch.PID_ki, GlobalSettings.PID_rollPitch.PID_kd, &PID_X1);
 8001396:	4d98      	ldr	r5, [pc, #608]	; (80015f8 <PID_Calculation+0x268>)
 8001398:	ab08      	add	r3, sp, #32
 800139a:	9300      	str	r3, [sp, #0]
 800139c:	4897      	ldr	r0, [pc, #604]	; (80015fc <PID_Calculation+0x26c>)
 800139e:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80013a0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80013a2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80013a4:	f7ff fcd0 	bl	8000d48 <init_PID>
	init_PID(0.003f, GlobalSettings.PID_rollPitch.PID_kp, GlobalSettings.PID_rollPitch.PID_ki, GlobalSettings.PID_rollPitch.PID_kd, &PID_X2);
 80013a8:	ab10      	add	r3, sp, #64	; 0x40
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	4893      	ldr	r0, [pc, #588]	; (80015fc <PID_Calculation+0x26c>)
 80013ae:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80013b0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80013b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80013b4:	f7ff fcc8 	bl	8000d48 <init_PID>
	init_PID(0.003f, GlobalSettings.PID_rollPitch.PID_kp, GlobalSettings.PID_rollPitch.PID_ki, GlobalSettings.PID_rollPitch.PID_kd, &PID_Y1);
 80013b8:	ab18      	add	r3, sp, #96	; 0x60
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	488f      	ldr	r0, [pc, #572]	; (80015fc <PID_Calculation+0x26c>)
 80013be:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80013c0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80013c2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80013c4:	f7ff fcc0 	bl	8000d48 <init_PID>
	init_PID(0.003f, GlobalSettings.PID_rollPitch.PID_kp, GlobalSettings.PID_rollPitch.PID_ki, GlobalSettings.PID_rollPitch.PID_kd, &PID_Y2);
 80013c8:	ab20      	add	r3, sp, #128	; 0x80
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	488b      	ldr	r0, [pc, #556]	; (80015fc <PID_Calculation+0x26c>)
 80013ce:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80013d0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80013d2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80013d4:	f7ff fcb8 	bl	8000d48 <init_PID>
	init_PID(0.003f, GlobalSettings.PID_yaw.PID_kp, GlobalSettings.PID_yaw.PID_ki, GlobalSettings.PID_yaw.PID_kd, &PID_Z);
 80013d8:	ab28      	add	r3, sp, #160	; 0xa0
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	4887      	ldr	r0, [pc, #540]	; (80015fc <PID_Calculation+0x26c>)
 80013de:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80013e0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80013e2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80013e4:	f7ff fcb0 	bl	8000d48 <init_PID>
	float MOT0 = 0;
	float MOT1 = 0;
	float MOT2 = 0;
	float MOT3 = 0;
	float MOT4 = 0;
	float MOT5 = 0;
 80013e8:	2400      	movs	r4, #0
	const portTickType xDelay = 3 / portTICK_RATE_MS;

	float MOT0 = 0;
	float MOT1 = 0;
	float MOT2 = 0;
	float MOT3 = 0;
 80013ea:	4627      	mov	r7, r4
static void PID_Calculation( void *pvParameters )
{
	const portTickType xDelay = 3 / portTICK_RATE_MS;

	float MOT0 = 0;
	float MOT1 = 0;
 80013ec:	4626      	mov	r6, r4
			resetIntegralValues_PID(&PID_X2);
			resetIntegralValues_PID(&PID_Y1);
			resetIntegralValues_PID(&PID_Y2);
			resetIntegralValues_PID(&PID_Z);

			PWM_Motor(1, (uint16_t)GlobalSettings.stopSpeed);
 80013ee:	46ab      	mov	fp, r5
	init_PID(0.003f, GlobalSettings.PID_rollPitch.PID_kp, GlobalSettings.PID_rollPitch.PID_ki, GlobalSettings.PID_rollPitch.PID_kd, &PID_Y2);
	init_PID(0.003f, GlobalSettings.PID_yaw.PID_kp, GlobalSettings.PID_yaw.PID_ki, GlobalSettings.PID_yaw.PID_kd, &PID_Z);

	while(1)
	{
		if(CtrlStates.copterStatus & ARMED_FLAG )
 80013f0:	f8df 8214 	ldr.w	r8, [pc, #532]	; 8001608 <PID_Calculation+0x278>
 80013f4:	f898 0008 	ldrb.w	r0, [r8, #8]
 80013f8:	f010 0501 	ands.w	r5, r0, #1
 80013fc:	f000 8135 	beq.w	800166a <PID_Calculation+0x2da>
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas - PID_X2.y + PID_X1.y - PID_Z.y;
			MOT1 = GlobalSettings.minSpeed + CtrlStates.gas + PID_Y1.y + PID_Y2.y + PID_Z.y;
			MOT3 = GlobalSettings.minSpeed + CtrlStates.gas - PID_Y1.y - PID_Y2.y + PID_Z.y;
			#endif
			#ifdef HEXA
			calc_PID_YAW(XYZ.z, CtrlStates.yaw, &PID_Z);
 8001400:	f9b8 0006 	ldrsh.w	r0, [r8, #6]
 8001404:	f006 fb5c 	bl	8007ac0 <__aeabi_i2f>
 8001408:	4c7d      	ldr	r4, [pc, #500]	; (8001600 <PID_Calculation+0x270>)
 800140a:	4601      	mov	r1, r0
 800140c:	aa28      	add	r2, sp, #160	; 0xa0
 800140e:	68a0      	ldr	r0, [r4, #8]
 8001410:	f7ff fcd6 	bl	8000dc0 <calc_PID_YAW>
//			#define MAXPIDZ 50
//			if(PID_Z.y > MAXPIDZ) PID_Z.y = MAXPIDZ;
//			if(PID_Z.y < -MAXPIDZ) PID_Z.y = -MAXPIDZ;

			//PID-Regler
			calc_PID(XYZ.y, -CtrlStates.nick, &PID_X1);
 8001414:	f9b8 0004 	ldrsh.w	r0, [r8, #4]
 8001418:	4240      	negs	r0, r0
 800141a:	f006 fb51 	bl	8007ac0 <__aeabi_i2f>
 800141e:	aa08      	add	r2, sp, #32
 8001420:	4601      	mov	r1, r0
 8001422:	6860      	ldr	r0, [r4, #4]
 8001424:	f7ff fc9c 	bl	8000d60 <calc_PID>
			calc_PID(XYZ.x, CtrlStates.roll, &PID_X2);
 8001428:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
 800142c:	f006 fb48 	bl	8007ac0 <__aeabi_i2f>
 8001430:	aa10      	add	r2, sp, #64	; 0x40
 8001432:	4601      	mov	r1, r0
 8001434:	6820      	ldr	r0, [r4, #0]
 8001436:	f7ff fc93 	bl	8000d60 <calc_PID>
			calc_PID(XYZ.y, -CtrlStates.nick, &PID_Y1);
 800143a:	f9b8 0004 	ldrsh.w	r0, [r8, #4]
 800143e:	4240      	negs	r0, r0
 8001440:	f006 fb3e 	bl	8007ac0 <__aeabi_i2f>
 8001444:	aa18      	add	r2, sp, #96	; 0x60
 8001446:	4601      	mov	r1, r0
 8001448:	6860      	ldr	r0, [r4, #4]
 800144a:	f7ff fc89 	bl	8000d60 <calc_PID>
			calc_PID(XYZ.x, CtrlStates.roll, &PID_Y2);
 800144e:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
 8001452:	f006 fb35 	bl	8007ac0 <__aeabi_i2f>
 8001456:	aa20      	add	r2, sp, #128	; 0x80
 8001458:	4601      	mov	r1, r0
 800145a:	6820      	ldr	r0, [r4, #0]
 800145c:	f7ff fc80 	bl	8000d60 <calc_PID>

			MOT0 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X1.y + PID_Z.y;
 8001460:	f8bb 5024 	ldrh.w	r5, [fp, #36]	; 0x24
 8001464:	f9b8 0000 	ldrsh.w	r0, [r8]
 8001468:	1828      	adds	r0, r5, r0
 800146a:	f006 fb29 	bl	8007ac0 <__aeabi_i2f>
 800146e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001470:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 8001472:	4631      	mov	r1, r6
 8001474:	4680      	mov	r8, r0
 8001476:	f006 fa6f 	bl	8007958 <__addsf3>
 800147a:	4621      	mov	r1, r4
 800147c:	f006 fa6c 	bl	8007958 <__addsf3>
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
 8001480:	4960      	ldr	r1, [pc, #384]	; (8001604 <PID_Calculation+0x274>)
			calc_PID(XYZ.y, -CtrlStates.nick, &PID_X1);
			calc_PID(XYZ.x, CtrlStates.roll, &PID_X2);
			calc_PID(XYZ.y, -CtrlStates.nick, &PID_Y1);
			calc_PID(XYZ.x, CtrlStates.roll, &PID_Y2);

			MOT0 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X1.y + PID_Z.y;
 8001482:	9005      	str	r0, [sp, #20]
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
 8001484:	4630      	mov	r0, r6
 8001486:	f006 fb6f 	bl	8007b68 <__aeabi_fmul>
 800148a:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 800148e:	4681      	mov	r9, r0
 8001490:	4651      	mov	r1, sl
 8001492:	4640      	mov	r0, r8
 8001494:	f006 fa60 	bl	8007958 <__addsf3>
 8001498:	4649      	mov	r1, r9
 800149a:	f006 fa5b 	bl	8007954 <__aeabi_fsub>
 800149e:	4621      	mov	r1, r4
 80014a0:	f006 fa5a 	bl	8007958 <__addsf3>
			MOT1 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) + PID_Y2.y - PID_Z.y;
 80014a4:	9f19      	ldr	r7, [sp, #100]	; 0x64
			calc_PID(XYZ.x, CtrlStates.roll, &PID_X2);
			calc_PID(XYZ.y, -CtrlStates.nick, &PID_Y1);
			calc_PID(XYZ.x, CtrlStates.roll, &PID_Y2);

			MOT0 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X1.y + PID_Z.y;
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
 80014a6:	9006      	str	r0, [sp, #24]
			MOT1 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) + PID_Y2.y - PID_Z.y;
 80014a8:	4956      	ldr	r1, [pc, #344]	; (8001604 <PID_Calculation+0x274>)
 80014aa:	4638      	mov	r0, r7
 80014ac:	f006 fb5c 	bl	8007b68 <__aeabi_fmul>
 80014b0:	4601      	mov	r1, r0
 80014b2:	4640      	mov	r0, r8
 80014b4:	f006 fa50 	bl	8007958 <__addsf3>
 80014b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80014ba:	9003      	str	r0, [sp, #12]
 80014bc:	4619      	mov	r1, r3
 80014be:	9304      	str	r3, [sp, #16]
 80014c0:	f006 fa4a 	bl	8007958 <__addsf3>
 80014c4:	4621      	mov	r1, r4
 80014c6:	f006 fa45 	bl	8007954 <__aeabi_fsub>
			MOT3 = GlobalSettings.minSpeed + CtrlStates.gas - PID_Y1.y - PID_Z.y;
 80014ca:	4639      	mov	r1, r7
			calc_PID(XYZ.y, -CtrlStates.nick, &PID_Y1);
			calc_PID(XYZ.x, CtrlStates.roll, &PID_Y2);

			MOT0 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X1.y + PID_Z.y;
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
			MOT1 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) + PID_Y2.y - PID_Z.y;
 80014cc:	4606      	mov	r6, r0
			MOT3 = GlobalSettings.minSpeed + CtrlStates.gas - PID_Y1.y - PID_Z.y;
 80014ce:	4640      	mov	r0, r8
 80014d0:	f006 fa40 	bl	8007954 <__aeabi_fsub>
 80014d4:	4621      	mov	r1, r4
 80014d6:	f006 fa3d 	bl	8007954 <__aeabi_fsub>
			MOT4 = GlobalSettings.minSpeed + CtrlStates.gas - PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
 80014da:	4651      	mov	r1, sl
			calc_PID(XYZ.x, CtrlStates.roll, &PID_Y2);

			MOT0 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X1.y + PID_Z.y;
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
			MOT1 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) + PID_Y2.y - PID_Z.y;
			MOT3 = GlobalSettings.minSpeed + CtrlStates.gas - PID_Y1.y - PID_Z.y;
 80014dc:	4607      	mov	r7, r0
			MOT4 = GlobalSettings.minSpeed + CtrlStates.gas - PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
 80014de:	4640      	mov	r0, r8
 80014e0:	f006 fa38 	bl	8007954 <__aeabi_fsub>
 80014e4:	4649      	mov	r1, r9
 80014e6:	f006 fa35 	bl	8007954 <__aeabi_fsub>
 80014ea:	4621      	mov	r1, r4
 80014ec:	f006 fa34 	bl	8007958 <__addsf3>
			MOT5 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) - PID_Y2.y - PID_Z.y;
 80014f0:	9a03      	ldr	r2, [sp, #12]
 80014f2:	9b04      	ldr	r3, [sp, #16]

			MOT0 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X1.y + PID_Z.y;
			MOT2 = GlobalSettings.minSpeed + CtrlStates.gas + PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
			MOT1 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) + PID_Y2.y - PID_Z.y;
			MOT3 = GlobalSettings.minSpeed + CtrlStates.gas - PID_Y1.y - PID_Z.y;
			MOT4 = GlobalSettings.minSpeed + CtrlStates.gas - PID_X2.y - (0.7*PID_X1.y) + PID_Z.y;
 80014f4:	9007      	str	r0, [sp, #28]
			MOT5 = GlobalSettings.minSpeed + CtrlStates.gas + (0.7*PID_Y1.y) - PID_Y2.y - PID_Z.y;
 80014f6:	4619      	mov	r1, r3
 80014f8:	4610      	mov	r0, r2
 80014fa:	f006 fa2b 	bl	8007954 <__aeabi_fsub>
 80014fe:	4621      	mov	r1, r4
 8001500:	f006 fa28 	bl	8007954 <__aeabi_fsub>
 8001504:	4604      	mov	r4, r0
			#endif

			if(MOT1 < GlobalSettings.minSpeed) MOT1 = GlobalSettings.minSpeed;
 8001506:	4628      	mov	r0, r5
 8001508:	f006 fada 	bl	8007ac0 <__aeabi_i2f>
 800150c:	4682      	mov	sl, r0
 800150e:	4651      	mov	r1, sl
 8001510:	4630      	mov	r0, r6
 8001512:	f006 fcc7 	bl	8007ea4 <__aeabi_fcmplt>
 8001516:	b118      	cbz	r0, 8001520 <PID_Calculation+0x190>
 8001518:	4628      	mov	r0, r5
 800151a:	f006 facd 	bl	8007ab8 <__aeabi_ui2f>
 800151e:	4606      	mov	r6, r0
			if(MOT1 > GlobalSettings.maxSpeed) MOT1 = GlobalSettings.maxSpeed;
 8001520:	4b35      	ldr	r3, [pc, #212]	; (80015f8 <PID_Calculation+0x268>)
 8001522:	f8b3 8026 	ldrh.w	r8, [r3, #38]	; 0x26
 8001526:	4640      	mov	r0, r8
 8001528:	f006 faca 	bl	8007ac0 <__aeabi_i2f>
 800152c:	4681      	mov	r9, r0
 800152e:	4649      	mov	r1, r9
 8001530:	4630      	mov	r0, r6
 8001532:	f006 fcd5 	bl	8007ee0 <__aeabi_fcmpgt>
 8001536:	b118      	cbz	r0, 8001540 <PID_Calculation+0x1b0>
 8001538:	4640      	mov	r0, r8
 800153a:	f006 fabd 	bl	8007ab8 <__aeabi_ui2f>
 800153e:	4606      	mov	r6, r0

			if(MOT3 < GlobalSettings.minSpeed) MOT3 = GlobalSettings.minSpeed;
 8001540:	4638      	mov	r0, r7
 8001542:	4651      	mov	r1, sl
 8001544:	f006 fcae 	bl	8007ea4 <__aeabi_fcmplt>
 8001548:	b118      	cbz	r0, 8001552 <PID_Calculation+0x1c2>
 800154a:	4628      	mov	r0, r5
 800154c:	f006 fab4 	bl	8007ab8 <__aeabi_ui2f>
 8001550:	4607      	mov	r7, r0
			if(MOT3 > GlobalSettings.maxSpeed) MOT3 = GlobalSettings.maxSpeed;
 8001552:	4638      	mov	r0, r7
 8001554:	4649      	mov	r1, r9
 8001556:	f006 fcc3 	bl	8007ee0 <__aeabi_fcmpgt>
 800155a:	b118      	cbz	r0, 8001564 <PID_Calculation+0x1d4>
 800155c:	4640      	mov	r0, r8
 800155e:	f006 faab 	bl	8007ab8 <__aeabi_ui2f>
 8001562:	4607      	mov	r7, r0

			if(MOT0 < GlobalSettings.minSpeed) MOT0 = GlobalSettings.minSpeed;
 8001564:	9805      	ldr	r0, [sp, #20]
 8001566:	4651      	mov	r1, sl
 8001568:	f006 fc9c 	bl	8007ea4 <__aeabi_fcmplt>
 800156c:	b118      	cbz	r0, 8001576 <PID_Calculation+0x1e6>
 800156e:	4628      	mov	r0, r5
 8001570:	f006 faa2 	bl	8007ab8 <__aeabi_ui2f>
 8001574:	9005      	str	r0, [sp, #20]
			if(MOT0 > GlobalSettings.maxSpeed) MOT0 = GlobalSettings.maxSpeed;
 8001576:	9805      	ldr	r0, [sp, #20]
 8001578:	4649      	mov	r1, r9
 800157a:	f006 fcb1 	bl	8007ee0 <__aeabi_fcmpgt>
 800157e:	b118      	cbz	r0, 8001588 <PID_Calculation+0x1f8>
 8001580:	4640      	mov	r0, r8
 8001582:	f006 fa99 	bl	8007ab8 <__aeabi_ui2f>
 8001586:	9005      	str	r0, [sp, #20]

			if(MOT2 < GlobalSettings.minSpeed) MOT2 = GlobalSettings.minSpeed;
 8001588:	9806      	ldr	r0, [sp, #24]
 800158a:	4651      	mov	r1, sl
 800158c:	f006 fc8a 	bl	8007ea4 <__aeabi_fcmplt>
 8001590:	b118      	cbz	r0, 800159a <PID_Calculation+0x20a>
 8001592:	4628      	mov	r0, r5
 8001594:	f006 fa90 	bl	8007ab8 <__aeabi_ui2f>
 8001598:	9006      	str	r0, [sp, #24]
			if(MOT2 > GlobalSettings.maxSpeed) MOT2 = GlobalSettings.maxSpeed;
 800159a:	9806      	ldr	r0, [sp, #24]
 800159c:	4649      	mov	r1, r9
 800159e:	f006 fc9f 	bl	8007ee0 <__aeabi_fcmpgt>
 80015a2:	b118      	cbz	r0, 80015ac <PID_Calculation+0x21c>
 80015a4:	4640      	mov	r0, r8
 80015a6:	f006 fa87 	bl	8007ab8 <__aeabi_ui2f>
 80015aa:	9006      	str	r0, [sp, #24]

			#ifdef HEXA
			if(MOT4 < GlobalSettings.minSpeed) MOT4 = GlobalSettings.minSpeed;
 80015ac:	9807      	ldr	r0, [sp, #28]
 80015ae:	4651      	mov	r1, sl
 80015b0:	f006 fc78 	bl	8007ea4 <__aeabi_fcmplt>
 80015b4:	b118      	cbz	r0, 80015be <PID_Calculation+0x22e>
 80015b6:	4628      	mov	r0, r5
 80015b8:	f006 fa7e 	bl	8007ab8 <__aeabi_ui2f>
 80015bc:	9007      	str	r0, [sp, #28]
			if(MOT4 > GlobalSettings.maxSpeed) MOT4 = GlobalSettings.maxSpeed;
 80015be:	9807      	ldr	r0, [sp, #28]
 80015c0:	4649      	mov	r1, r9
 80015c2:	f006 fc8d 	bl	8007ee0 <__aeabi_fcmpgt>
 80015c6:	b118      	cbz	r0, 80015d0 <PID_Calculation+0x240>
 80015c8:	4640      	mov	r0, r8
 80015ca:	f006 fa75 	bl	8007ab8 <__aeabi_ui2f>
 80015ce:	9007      	str	r0, [sp, #28]

			if(MOT5 < GlobalSettings.minSpeed) MOT5 = GlobalSettings.minSpeed;
 80015d0:	4620      	mov	r0, r4
 80015d2:	4651      	mov	r1, sl
 80015d4:	f006 fc66 	bl	8007ea4 <__aeabi_fcmplt>
 80015d8:	b118      	cbz	r0, 80015e2 <PID_Calculation+0x252>
 80015da:	4628      	mov	r0, r5
 80015dc:	f006 fa6c 	bl	8007ab8 <__aeabi_ui2f>
 80015e0:	4604      	mov	r4, r0
			if(MOT5 > GlobalSettings.maxSpeed) MOT5 = GlobalSettings.maxSpeed;
 80015e2:	4620      	mov	r0, r4
 80015e4:	4649      	mov	r1, r9
 80015e6:	f006 fc7b 	bl	8007ee0 <__aeabi_fcmpgt>
 80015ea:	b178      	cbz	r0, 800160c <PID_Calculation+0x27c>
 80015ec:	4640      	mov	r0, r8
 80015ee:	f006 fa63 	bl	8007ab8 <__aeabi_ui2f>
 80015f2:	4604      	mov	r4, r0
 80015f4:	e00a      	b.n	800160c <PID_Calculation+0x27c>
 80015f6:	bf00      	nop
 80015f8:	20002b88 	.word	0x20002b88
 80015fc:	3b449ba6 	.word	0x3b449ba6
 8001600:	20002b7c 	.word	0x20002b7c
 8001604:	3f333333 	.word	0x3f333333
 8001608:	20002bc8 	.word	0x20002bc8
			#endif

			taskENTER_CRITICAL();
 800160c:	f004 fa90 	bl	8005b30 <vPortEnterCritical>
			#endif /*enableY_AXIS*/
		#endif
		#ifdef HEXA
			#ifdef enableX_AXIS
			//PWM_Motor(3, (uint16_t)MOT2);
			PWM_Motor(0, (uint16_t)MOT0);
 8001610:	9805      	ldr	r0, [sp, #20]
 8001612:	f006 fc95 	bl	8007f40 <__aeabi_f2uiz>
 8001616:	b281      	uxth	r1, r0
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff fb79 	bl	8000d10 <PWM_Motor>
			PWM_Motor(2, (uint16_t)MOT2);
 800161e:	9806      	ldr	r0, [sp, #24]
 8001620:	f006 fc8e 	bl	8007f40 <__aeabi_f2uiz>
 8001624:	b281      	uxth	r1, r0
 8001626:	2002      	movs	r0, #2
 8001628:	f7ff fb72 	bl	8000d10 <PWM_Motor>
			PWM_Motor(4, (uint16_t)MOT4);
 800162c:	9807      	ldr	r0, [sp, #28]
 800162e:	f006 fc87 	bl	8007f40 <__aeabi_f2uiz>
 8001632:	b281      	uxth	r1, r0
 8001634:	2004      	movs	r0, #4
 8001636:	f7ff fb6b 	bl	8000d10 <PWM_Motor>
			#endif /*enableX_AXIS*/
			#ifdef enableY_AXIS
			PWM_Motor(5, (uint16_t)MOT5);
 800163a:	4620      	mov	r0, r4
 800163c:	f006 fc80 	bl	8007f40 <__aeabi_f2uiz>
 8001640:	b281      	uxth	r1, r0
 8001642:	2005      	movs	r0, #5
 8001644:	f7ff fb64 	bl	8000d10 <PWM_Motor>
			PWM_Motor(3, (uint16_t)MOT3);
 8001648:	4638      	mov	r0, r7
 800164a:	f006 fc79 	bl	8007f40 <__aeabi_f2uiz>
 800164e:	b281      	uxth	r1, r0
 8001650:	2003      	movs	r0, #3
 8001652:	f7ff fb5d 	bl	8000d10 <PWM_Motor>
			PWM_Motor(1, (uint16_t)MOT1);
 8001656:	4630      	mov	r0, r6
 8001658:	f006 fc72 	bl	8007f40 <__aeabi_f2uiz>
 800165c:	b281      	uxth	r1, r0
 800165e:	2001      	movs	r0, #1
 8001660:	f7ff fb56 	bl	8000d10 <PWM_Motor>
			#endif /*enableY_AXIS*/
		#endif

			taskEXIT_CRITICAL();
 8001664:	f004 fa75 	bl	8005b52 <vPortExitCritical>
 8001668:	e02c      	b.n	80016c4 <PID_Calculation+0x334>
			//printf("%d,%d,%d,%d\n\r", (uint16_t)MOT1, (uint16_t)MOT2, (uint16_t)MOT3, (uint16_t)MOT4);
			#endif
		}
		else
		{
			resetIntegralValues_PID(&PID_X1);
 800166a:	a808      	add	r0, sp, #32
 800166c:	f7ff fb73 	bl	8000d56 <resetIntegralValues_PID>
			resetIntegralValues_PID(&PID_X2);
 8001670:	a810      	add	r0, sp, #64	; 0x40
 8001672:	f7ff fb70 	bl	8000d56 <resetIntegralValues_PID>
			resetIntegralValues_PID(&PID_Y1);
 8001676:	a818      	add	r0, sp, #96	; 0x60
 8001678:	f7ff fb6d 	bl	8000d56 <resetIntegralValues_PID>
			resetIntegralValues_PID(&PID_Y2);
 800167c:	a820      	add	r0, sp, #128	; 0x80
 800167e:	f7ff fb6a 	bl	8000d56 <resetIntegralValues_PID>
			resetIntegralValues_PID(&PID_Z);
 8001682:	a828      	add	r0, sp, #160	; 0xa0
 8001684:	f7ff fb67 	bl	8000d56 <resetIntegralValues_PID>

			PWM_Motor(1, (uint16_t)GlobalSettings.stopSpeed);
 8001688:	2001      	movs	r0, #1
 800168a:	f8bb 1022 	ldrh.w	r1, [fp, #34]	; 0x22
 800168e:	f7ff fb3f 	bl	8000d10 <PWM_Motor>
			PWM_Motor(3, (uint16_t)GlobalSettings.stopSpeed);
 8001692:	2003      	movs	r0, #3
 8001694:	f8bb 1022 	ldrh.w	r1, [fp, #34]	; 0x22
 8001698:	f7ff fb3a 	bl	8000d10 <PWM_Motor>
			PWM_Motor(0, (uint16_t)GlobalSettings.stopSpeed);
 800169c:	4628      	mov	r0, r5
 800169e:	f8bb 1022 	ldrh.w	r1, [fp, #34]	; 0x22
 80016a2:	f7ff fb35 	bl	8000d10 <PWM_Motor>
			PWM_Motor(2, (uint16_t)GlobalSettings.stopSpeed);
 80016a6:	2002      	movs	r0, #2
 80016a8:	f8bb 1022 	ldrh.w	r1, [fp, #34]	; 0x22
 80016ac:	f7ff fb30 	bl	8000d10 <PWM_Motor>

			PWM_Motor(4, (uint16_t)GlobalSettings.stopSpeed);
 80016b0:	2004      	movs	r0, #4
 80016b2:	f8bb 1022 	ldrh.w	r1, [fp, #34]	; 0x22
 80016b6:	f7ff fb2b 	bl	8000d10 <PWM_Motor>
			PWM_Motor(5, (uint16_t)GlobalSettings.stopSpeed);
 80016ba:	2005      	movs	r0, #5
 80016bc:	f8bb 1022 	ldrh.w	r1, [fp, #34]	; 0x22
 80016c0:	f7ff fb26 	bl	8000d10 <PWM_Motor>

		/*
		 *  KeinePufferung
		 *  CtrlStates.gas, CtrlStates.nick, CtrlStates.roll,
		 */
		if (loopcnt >= 10) {
 80016c4:	4d17      	ldr	r5, [pc, #92]	; (8001724 <PID_Calculation+0x394>)
 80016c6:	68eb      	ldr	r3, [r5, #12]
 80016c8:	2b09      	cmp	r3, #9
 80016ca:	dd24      	ble.n	8001716 <PID_Calculation+0x386>
			uint32_t Header = 0xFF7F3F1F;
			InttoBuffer(&It_Com.txbuffer[0], Header); // 0xFF7F3F1F => 4286529311 => [255][127][63][31]Header
 80016cc:	4916      	ldr	r1, [pc, #88]	; (8001728 <PID_Calculation+0x398>)
 80016ce:	4817      	ldr	r0, [pc, #92]	; (800172c <PID_Calculation+0x39c>)
 80016d0:	f001 fbd6 	bl	8002e80 <InttoBuffer>
			InttoBuffer(&It_Com.txbuffer[4], (uint16_t) MOT1);		//xTemp);
 80016d4:	4630      	mov	r0, r6
 80016d6:	f006 fc33 	bl	8007f40 <__aeabi_f2uiz>
 80016da:	b281      	uxth	r1, r0
 80016dc:	4814      	ldr	r0, [pc, #80]	; (8001730 <PID_Calculation+0x3a0>)
 80016de:	f001 fbcf 	bl	8002e80 <InttoBuffer>
			InttoBuffer(&It_Com.txbuffer[8], (uint16_t) MOT3);		// yTemp);
 80016e2:	4638      	mov	r0, r7
 80016e4:	f006 fc2c 	bl	8007f40 <__aeabi_f2uiz>
 80016e8:	b281      	uxth	r1, r0
 80016ea:	4812      	ldr	r0, [pc, #72]	; (8001734 <PID_Calculation+0x3a4>)
 80016ec:	f001 fbc8 	bl	8002e80 <InttoBuffer>
			InttoBuffer(&It_Com.txbuffer[12], (uint16_t) MOT5);		//zTemp);
 80016f0:	4620      	mov	r0, r4
 80016f2:	f006 fc25 	bl	8007f40 <__aeabi_f2uiz>
 80016f6:	b281      	uxth	r1, r0
 80016f8:	480f      	ldr	r0, [pc, #60]	; (8001738 <PID_Calculation+0x3a8>)
 80016fa:	f001 fbc1 	bl	8002e80 <InttoBuffer>

			loopcnt = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	60eb      	str	r3, [r5, #12]
			It_Com.txlen = 16;
 8001702:	4b0e      	ldr	r3, [pc, #56]	; (800173c <PID_Calculation+0x3ac>)
 8001704:	2210      	movs	r2, #16
 8001706:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
			USART_ITConfig(USART3, USART_IT_TXE, ENABLE);
 800170a:	480d      	ldr	r0, [pc, #52]	; (8001740 <PID_Calculation+0x3b0>)
 800170c:	490d      	ldr	r1, [pc, #52]	; (8001744 <PID_Calculation+0x3b4>)
 800170e:	2201      	movs	r2, #1
 8001710:	f004 f93e 	bl	8005990 <USART_ITConfig>
 8001714:	e001      	b.n	800171a <PID_Calculation+0x38a>
		} else {
			loopcnt++;
 8001716:	3301      	adds	r3, #1
 8001718:	60eb      	str	r3, [r5, #12]
		}




		vTaskDelay( xDelay );
 800171a:	2003      	movs	r0, #3
 800171c:	f005 fab2 	bl	8006c84 <vTaskDelay>
	}
 8001720:	e666      	b.n	80013f0 <PID_Calculation+0x60>
 8001722:	bf00      	nop
 8001724:	20000148 	.word	0x20000148
 8001728:	ff7f3f1f 	.word	0xff7f3f1f
 800172c:	20002ce5 	.word	0x20002ce5
 8001730:	20002ce9 	.word	0x20002ce9
 8001734:	20002ced 	.word	0x20002ced
 8001738:	20002cf1 	.word	0x20002cf1
 800173c:	20002bdc 	.word	0x20002bdc
 8001740:	40004800 	.word	0x40004800
 8001744:	00070107 	.word	0x00070107

08001748 <IMU_Calculation>:
	vTaskStartScheduler();
	while(1);
}

static void IMU_Calculation( void *pvParameters )
{
 8001748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint16_t i = 0;

	struct IMU_values IMU;

	/************ GYRO **************/
	struct gyroValues gyroOffset = {0,0,0};
 800174c:	2400      	movs	r4, #0
	vTaskStartScheduler();
	while(1);
}

static void IMU_Calculation( void *pvParameters )
{
 800174e:	b0f3      	sub	sp, #460	; 0x1cc
	struct gyroValues gyroXYZ = {0,0,0};

	floatFilter xGyroFiltered_float;
	floatFilter yGyroFiltered_float;
	floatFilter zGyroFiltered_float;
	memset(&xGyroFiltered_float, 0, sizeof(xGyroFiltered_float));
 8001750:	4621      	mov	r1, r4
 8001752:	222c      	movs	r2, #44	; 0x2c
 8001754:	a812      	add	r0, sp, #72	; 0x48
	uint16_t i = 0;

	struct IMU_values IMU;

	/************ GYRO **************/
	struct gyroValues gyroOffset = {0,0,0};
 8001756:	f8ad 4008 	strh.w	r4, [sp, #8]
 800175a:	f8ad 400a 	strh.w	r4, [sp, #10]
 800175e:	f8ad 400c 	strh.w	r4, [sp, #12]
	struct gyroValues gyroXYZ = {0,0,0};
 8001762:	f8ad 4010 	strh.w	r4, [sp, #16]
 8001766:	f8ad 4012 	strh.w	r4, [sp, #18]
 800176a:	f8ad 4014 	strh.w	r4, [sp, #20]

	floatFilter xGyroFiltered_float;
	floatFilter yGyroFiltered_float;
	floatFilter zGyroFiltered_float;
	memset(&xGyroFiltered_float, 0, sizeof(xGyroFiltered_float));
 800176e:	f006 fcf3 	bl	8008158 <memset>
	memset(&yGyroFiltered_float, 0, sizeof(yGyroFiltered_float));
 8001772:	4621      	mov	r1, r4
 8001774:	222c      	movs	r2, #44	; 0x2c
 8001776:	a81d      	add	r0, sp, #116	; 0x74
 8001778:	f006 fcee 	bl	8008158 <memset>
	memset(&zGyroFiltered_float, 0, sizeof(zGyroFiltered_float));
 800177c:	4621      	mov	r1, r4
 800177e:	222c      	movs	r2, #44	; 0x2c
 8001780:	a828      	add	r0, sp, #160	; 0xa0
 8001782:	f006 fce9 	bl	8008158 <memset>

	/************ ACC ***************/
	struct accValues accXYZ = {0,0,0};
 8001786:	4621      	mov	r1, r4
 8001788:	220c      	movs	r2, #12
 800178a:	a80c      	add	r0, sp, #48	; 0x30
 800178c:	f006 fce4 	bl	8008158 <memset>
	uint8_t accCount = 0;

	floatFilter xAccFiltered_float;
	floatFilter yAccFiltered_float;
	floatFilter zAccFiltered_float;
	memset(&xAccFiltered_float, 0, sizeof(xAccFiltered_float));
 8001790:	4621      	mov	r1, r4
 8001792:	222c      	movs	r2, #44	; 0x2c
 8001794:	a833      	add	r0, sp, #204	; 0xcc
 8001796:	f006 fcdf 	bl	8008158 <memset>
	memset(&yAccFiltered_float, 0, sizeof(yAccFiltered_float));
 800179a:	4621      	mov	r1, r4
 800179c:	222c      	movs	r2, #44	; 0x2c
 800179e:	a83e      	add	r0, sp, #248	; 0xf8
 80017a0:	f006 fcda 	bl	8008158 <memset>
	memset(&zAccFiltered_float, 0, sizeof(zAccFiltered_float));
 80017a4:	4621      	mov	r1, r4
 80017a6:	222c      	movs	r2, #44	; 0x2c
 80017a8:	a849      	add	r0, sp, #292	; 0x124
 80017aa:	f006 fcd5 	bl	8008158 <memset>
	intFilter xMagFiltered = {0,0};
	intFilter yMagFiltered = {0,0};


	/*Initialize the DCM-variables*/
	IMU_init(&IMU, DT_S);
 80017ae:	a854      	add	r0, sp, #336	; 0x150
 80017b0:	4965      	ldr	r1, [pc, #404]	; (8001948 <IMU_Calculation+0x200>)
	memset(&yAccFiltered_float, 0, sizeof(yAccFiltered_float));
	memset(&zAccFiltered_float, 0, sizeof(zAccFiltered_float));

	/************ MAG ***************/
	uint8_t magCount = 0;
	struct magValues magXYZ = {0,0,0};
 80017b2:	f8ad 4018 	strh.w	r4, [sp, #24]
 80017b6:	f8ad 401a 	strh.w	r4, [sp, #26]
 80017ba:	f8ad 401c 	strh.w	r4, [sp, #28]
	struct EULER_angles eulerTemp;
	intFilter xMagFiltered = {0,0};
 80017be:	9408      	str	r4, [sp, #32]
 80017c0:	9409      	str	r4, [sp, #36]	; 0x24
	intFilter yMagFiltered = {0,0};
 80017c2:	940a      	str	r4, [sp, #40]	; 0x28
 80017c4:	940b      	str	r4, [sp, #44]	; 0x2c


	/*Initialize the DCM-variables*/
	IMU_init(&IMU, DT_S);
 80017c6:	f7fe fcdf 	bl	8000188 <IMU_init>
	if(GlobalSettings.enableDriftCorrection)
 80017ca:	4b60      	ldr	r3, [pc, #384]	; (800194c <IMU_Calculation+0x204>)
 80017cc:	7a9b      	ldrb	r3, [r3, #10]
 80017ce:	b11b      	cbz	r3, 80017d8 <IMU_Calculation+0x90>
	{
		IMU_init_drift_correction(&IMU, 0.00020f/*kp-value*/);
 80017d0:	a854      	add	r0, sp, #336	; 0x150
 80017d2:	495f      	ldr	r1, [pc, #380]	; (8001950 <IMU_Calculation+0x208>)
 80017d4:	f7fe fce9 	bl	80001aa <IMU_init_drift_correction>
	/*
	 * Wait here 2 Seconds to ensure,
	 * that all capacitors are charged
	 * and VCC is stable
	 * */
	vTaskDelay( 2000 );
 80017d8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017dc:	f005 fa52 	bl	8006c84 <vTaskDelay>
 80017e0:	2600      	movs	r6, #0

	while(1)
	{
		Gyro_calibrate(&gyroOffset);
 80017e2:	a802      	add	r0, sp, #8
 80017e4:	f7ff f829 	bl	800083a <Gyro_calibrate>
			Gyro_readValues(&gyroXYZ);
			gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
			gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
			gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));

			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 80017e8:	4d58      	ldr	r5, [pc, #352]	; (800194c <IMU_Calculation+0x204>)
	 * */
	vTaskDelay( 2000 );

	while(1)
	{
		Gyro_calibrate(&gyroOffset);
 80017ea:	f241 3788 	movw	r7, #5000	; 0x1388
		for (i = 0;i<5000;i++)
		{
			Gyro_readValues(&gyroXYZ);
 80017ee:	a804      	add	r0, sp, #16
 80017f0:	f7fe ffed 	bl	80007ce <Gyro_readValues>
			gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
 80017f4:	f8bd 0010 	ldrh.w	r0, [sp, #16]
 80017f8:	f8bd 3008 	ldrh.w	r3, [sp, #8]
			gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 80017fc:	f8bd 2012 	ldrh.w	r2, [sp, #18]
	{
		Gyro_calibrate(&gyroOffset);
		for (i = 0;i<5000;i++)
		{
			Gyro_readValues(&gyroXYZ);
			gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
 8001800:	1ac0      	subs	r0, r0, r3
			gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 8001802:	f8bd 300a 	ldrh.w	r3, [sp, #10]
	{
		Gyro_calibrate(&gyroOffset);
		for (i = 0;i<5000;i++)
		{
			Gyro_readValues(&gyroXYZ);
			gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
 8001806:	f8ad 0010 	strh.w	r0, [sp, #16]
			gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	f8ad 3012 	strh.w	r3, [sp, #18]
			gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));
 8001810:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8001814:	f8bd 300c 	ldrh.w	r3, [sp, #12]

			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 8001818:	b200      	sxth	r0, r0
		for (i = 0;i<5000;i++)
		{
			Gyro_readValues(&gyroXYZ);
			gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
			gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
			gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	f8ad 3014 	strh.w	r3, [sp, #20]

			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 8001820:	f006 f94e 	bl	8007ac0 <__aeabi_i2f>
 8001824:	494b      	ldr	r1, [pc, #300]	; (8001954 <IMU_Calculation+0x20c>)
 8001826:	f006 f99f 	bl	8007b68 <__aeabi_fmul>
 800182a:	4947      	ldr	r1, [pc, #284]	; (8001948 <IMU_Calculation+0x200>)
 800182c:	f006 f99c 	bl	8007b68 <__aeabi_fmul>
 8001830:	f895 9004 	ldrb.w	r9, [r5, #4]
 8001834:	a972      	add	r1, sp, #456	; 0x1c8
 8001836:	f109 090a 	add.w	r9, r9, #10
 800183a:	4680      	mov	r8, r0
 800183c:	eb01 0989 	add.w	r9, r1, r9, lsl #2
 8001840:	f859 0c78 	ldr.w	r0, [r9, #-120]
 8001844:	4641      	mov	r1, r8
 8001846:	f006 f887 	bl	8007958 <__addsf3>
 800184a:	f849 0c78 	str.w	r0, [r9, #-120]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 800184e:	f895 9005 	ldrb.w	r9, [r5, #5]
 8001852:	aa72      	add	r2, sp, #456	; 0x1c8
 8001854:	f109 090a 	add.w	r9, r9, #10
 8001858:	eb02 0989 	add.w	r9, r2, r9, lsl #2
 800185c:	f859 0c78 	ldr.w	r0, [r9, #-120]
 8001860:	4641      	mov	r1, r8
 8001862:	f006 f879 	bl	8007958 <__addsf3>
 8001866:	f849 0c78 	str.w	r0, [r9, #-120]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 800186a:	f895 9006 	ldrb.w	r9, [r5, #6]
 800186e:	ab72      	add	r3, sp, #456	; 0x1c8
 8001870:	f109 090a 	add.w	r9, r9, #10
 8001874:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8001878:	f859 0c78 	ldr.w	r0, [r9, #-120]
 800187c:	4641      	mov	r1, r8
 800187e:	f006 f86b 	bl	8007958 <__addsf3>
 8001882:	3f01      	subs	r7, #1
 8001884:	b2bf      	uxth	r7, r7
			Gyro_readValues(&gyroXYZ);
			gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
			gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
			gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));

			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 8001886:	4c31      	ldr	r4, [pc, #196]	; (800194c <IMU_Calculation+0x204>)
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
 8001888:	f849 0c78 	str.w	r0, [r9, #-120]
	vTaskDelay( 2000 );

	while(1)
	{
		Gyro_calibrate(&gyroOffset);
		for (i = 0;i<5000;i++)
 800188c:	2f00      	cmp	r7, #0
 800188e:	d1ae      	bne.n	80017ee <IMU_Calculation+0xa6>

			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
		}
		vTaskDelayUntil( &xNextWakeTime, DT );
 8001890:	a801      	add	r0, sp, #4
 8001892:	2102      	movs	r1, #2
 8001894:	f005 fa10 	bl	8006cb8 <vTaskDelayUntil>

		if((IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] < MAX_GYRO_ERROR) &&
 8001898:	7927      	ldrb	r7, [r4, #4]
 800189a:	a972      	add	r1, sp, #456	; 0x1c8
 800189c:	f107 0a0a 	add.w	sl, r7, #10
 80018a0:	eb01 0a8a 	add.w	sl, r1, sl, lsl #2
 80018a4:	f85a 8c78 	ldr.w	r8, [sl, #-120]
 80018a8:	492b      	ldr	r1, [pc, #172]	; (8001958 <IMU_Calculation+0x210>)
 80018aa:	4640      	mov	r0, r8
 80018ac:	f006 fb18 	bl	8007ee0 <__aeabi_fcmpgt>
 80018b0:	2500      	movs	r5, #0
 80018b2:	2800      	cmp	r0, #0
 80018b4:	d033      	beq.n	800191e <IMU_Calculation+0x1d6>
 80018b6:	4640      	mov	r0, r8
 80018b8:	4928      	ldr	r1, [pc, #160]	; (800195c <IMU_Calculation+0x214>)
 80018ba:	f006 faf3 	bl	8007ea4 <__aeabi_fcmplt>
 80018be:	b370      	cbz	r0, 800191e <IMU_Calculation+0x1d6>
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] < MAX_GYRO_ERROR) &&
 80018c0:	f894 9005 	ldrb.w	r9, [r4, #5]
 80018c4:	aa72      	add	r2, sp, #456	; 0x1c8
 80018c6:	f109 090a 	add.w	r9, r9, #10
 80018ca:	eb02 0989 	add.w	r9, r2, r9, lsl #2
 80018ce:	f859 8c78 	ldr.w	r8, [r9, #-120]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
		}
		vTaskDelayUntil( &xNextWakeTime, DT );

		if((IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] < MAX_GYRO_ERROR) &&
 80018d2:	4921      	ldr	r1, [pc, #132]	; (8001958 <IMU_Calculation+0x210>)
 80018d4:	4640      	mov	r0, r8
 80018d6:	f006 fb03 	bl	8007ee0 <__aeabi_fcmpgt>
 80018da:	b300      	cbz	r0, 800191e <IMU_Calculation+0x1d6>
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] < MAX_GYRO_ERROR) &&
 80018dc:	4640      	mov	r0, r8
 80018de:	491f      	ldr	r1, [pc, #124]	; (800195c <IMU_Calculation+0x214>)
 80018e0:	f006 fae0 	bl	8007ea4 <__aeabi_fcmplt>
 80018e4:	b1d8      	cbz	r0, 800191e <IMU_Calculation+0x1d6>
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] < MAX_GYRO_ERROR))
 80018e6:	f894 8006 	ldrb.w	r8, [r4, #6]
 80018ea:	ab72      	add	r3, sp, #456	; 0x1c8
 80018ec:	f108 080a 	add.w	r8, r8, #10
 80018f0:	eb03 0888 	add.w	r8, r3, r8, lsl #2
 80018f4:	f858 bc78 	ldr.w	fp, [r8, #-120]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] += ((float)gyroXYZ.gyroValueX*GYROCONVERT)*DT_S;
		}
		vTaskDelayUntil( &xNextWakeTime, DT );

		if((IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] < MAX_GYRO_ERROR) &&
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] < MAX_GYRO_ERROR) &&
 80018f8:	4917      	ldr	r1, [pc, #92]	; (8001958 <IMU_Calculation+0x210>)
 80018fa:	4658      	mov	r0, fp
 80018fc:	f006 faf0 	bl	8007ee0 <__aeabi_fcmpgt>
 8001900:	b168      	cbz	r0, 800191e <IMU_Calculation+0x1d6>
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] < MAX_GYRO_ERROR))
 8001902:	4658      	mov	r0, fp
 8001904:	4915      	ldr	r1, [pc, #84]	; (800195c <IMU_Calculation+0x214>)
 8001906:	f006 facd 	bl	8007ea4 <__aeabi_fcmplt>
 800190a:	b140      	cbz	r0, 800191e <IMU_Calculation+0x1d6>
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
		printf("Error Gyro Test!\n\r");
	}

	if(GlobalSettings.enableACC)
 800190c:	7ae3      	ldrb	r3, [r4, #11]

		if((IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] < MAX_GYRO_ERROR) &&
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] < MAX_GYRO_ERROR) &&
		   (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] > -MAX_GYRO_ERROR) && (IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] < MAX_GYRO_ERROR))
		{
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
 800190e:	f84a 5c78 	str.w	r5, [sl, #-120]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
 8001912:	f849 5c78 	str.w	r5, [r9, #-120]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
 8001916:	f848 5c78 	str.w	r5, [r8, #-120]
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
		printf("Error Gyro Test!\n\r");
	}

	if(GlobalSettings.enableACC)
 800191a:	b33b      	cbz	r3, 800196c <IMU_Calculation+0x224>
 800191c:	e022      	b.n	8001964 <IMU_Calculation+0x21c>
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
			break;
		}
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
 800191e:	4b0b      	ldr	r3, [pc, #44]	; (800194c <IMU_Calculation+0x204>)
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
			break;
		}
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
 8001920:	a972      	add	r1, sp, #456	; 0x1c8
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
 8001922:	795a      	ldrb	r2, [r3, #5]
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
 8001924:	799b      	ldrb	r3, [r3, #6]
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
			break;
		}
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
 8001926:	eb01 0787 	add.w	r7, r1, r7, lsl #2
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
 800192a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
 800192e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
		printf("Error Gyro Test!\n\r");
 8001932:	480b      	ldr	r0, [pc, #44]	; (8001960 <IMU_Calculation+0x218>)
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
			IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
			break;
		}
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = 0;
 8001934:	f847 6c50 	str.w	r6, [r7, #-80]
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = 0;
 8001938:	f842 6c50 	str.w	r6, [r2, #-80]
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = 0;
 800193c:	f843 6c50 	str.w	r6, [r3, #-80]
		printf("Error Gyro Test!\n\r");
 8001940:	f000 fc7e 	bl	8002240 <printf>
	}
 8001944:	e74d      	b.n	80017e2 <IMU_Calculation+0x9a>
 8001946:	bf00      	nop
 8001948:	3b03126f 	.word	0x3b03126f
 800194c:	20002b88 	.word	0x20002b88
 8001950:	3951b717 	.word	0x3951b717
 8001954:	3d8f5c29 	.word	0x3d8f5c29
 8001958:	be19999a 	.word	0xbe19999a
 800195c:	3e19999a 	.word	0x3e19999a
 8001960:	0800acc0 	.word	0x0800acc0

	if(GlobalSettings.enableACC)
	{
		//ADXL345_calibrate(GlobalSettings.accMaxGOverflow, &accXYZ);
		LSM303DLHC_ACC_calibrate(GlobalSettings.accMaxGOverflow, &accXYZ);
 8001964:	6960      	ldr	r0, [r4, #20]
 8001966:	a90c      	add	r1, sp, #48	; 0x30
 8001968:	f7ff f8d4 	bl	8000b14 <LSM303DLHC_ACC_calibrate>
	}
	if(GlobalSettings.enableMAG)
 800196c:	4bb4      	ldr	r3, [pc, #720]	; (8001c40 <IMU_Calculation+0x4f8>)
 800196e:	7e1b      	ldrb	r3, [r3, #24]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d03f      	beq.n	80019f4 <IMU_Calculation+0x2ac>
	{
		Mag_calibrate();
 8001974:	f7ff f92d 	bl	8000bd2 <Mag_calibrate>
		vTaskDelay( 200 );
 8001978:	20c8      	movs	r0, #200	; 0xc8
 800197a:	f005 f983 	bl	8006c84 <vTaskDelay>
		Mag_readValues(&magXYZ);
 800197e:	a806      	add	r0, sp, #24
 8001980:	f7ff f943 	bl	8000c0a <Mag_readValues>
		eulerTemp.yaw = atan2((float)(-magXYZ.magValueX),(float)(magXYZ.magValueY))-1.5707;
 8001984:	f9bd 0018 	ldrsh.w	r0, [sp, #24]
 8001988:	4240      	negs	r0, r0
 800198a:	f006 f899 	bl	8007ac0 <__aeabi_i2f>
 800198e:	f005 ff11 	bl	80077b4 <__aeabi_f2d>
 8001992:	4606      	mov	r6, r0
 8001994:	f9bd 001a 	ldrsh.w	r0, [sp, #26]
 8001998:	460f      	mov	r7, r1
 800199a:	f006 f891 	bl	8007ac0 <__aeabi_i2f>
 800199e:	f005 ff09 	bl	80077b4 <__aeabi_f2d>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4630      	mov	r0, r6
 80019a8:	4639      	mov	r1, r7
 80019aa:	f006 fcdf 	bl	800836c <atan2>
 80019ae:	a3a2      	add	r3, pc, #648	; (adr r3, 8001c38 <IMU_Calculation+0x4f0>)
 80019b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b4:	f005 fd9e 	bl	80074f4 <__aeabi_dsub>
 80019b8:	f005 ff78 	bl	80078ac <__aeabi_d2f>
		CtrlStates.yaw = -eulerTemp.yaw*(180/M_PI);
 80019bc:	49a1      	ldr	r1, [pc, #644]	; (8001c44 <IMU_Calculation+0x4fc>)
	if(GlobalSettings.enableMAG)
	{
		Mag_calibrate();
		vTaskDelay( 200 );
		Mag_readValues(&magXYZ);
		eulerTemp.yaw = atan2((float)(-magXYZ.magValueX),(float)(magXYZ.magValueY))-1.5707;
 80019be:	9011      	str	r0, [sp, #68]	; 0x44
		CtrlStates.yaw = -eulerTemp.yaw*(180/M_PI);
 80019c0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80019c4:	f006 f8d0 	bl	8007b68 <__aeabi_fmul>
 80019c8:	f006 fa94 	bl	8007ef4 <__aeabi_f2iz>
 80019cc:	4b9e      	ldr	r3, [pc, #632]	; (8001c48 <IMU_Calculation+0x500>)
		/* The yaw value needs a special handling */
		if(CtrlStates.yaw > 180) CtrlStates.yaw -= 360;
 80019ce:	b202      	sxth	r2, r0
 80019d0:	2ab4      	cmp	r2, #180	; 0xb4
	{
		Mag_calibrate();
		vTaskDelay( 200 );
		Mag_readValues(&magXYZ);
		eulerTemp.yaw = atan2((float)(-magXYZ.magValueX),(float)(magXYZ.magValueY))-1.5707;
		CtrlStates.yaw = -eulerTemp.yaw*(180/M_PI);
 80019d2:	80d8      	strh	r0, [r3, #6]
		/* The yaw value needs a special handling */
		if(CtrlStates.yaw > 180) CtrlStates.yaw -= 360;
 80019d4:	bfc4      	itt	gt
 80019d6:	f5a0 70b4 	subgt.w	r0, r0, #360	; 0x168
 80019da:	80d8      	strhgt	r0, [r3, #6]
		if(CtrlStates.yaw < -180) CtrlStates.yaw += 360;
 80019dc:	88db      	ldrh	r3, [r3, #6]
 80019de:	b21a      	sxth	r2, r3
 80019e0:	32b4      	adds	r2, #180	; 0xb4
 80019e2:	da03      	bge.n	80019ec <IMU_Calculation+0x2a4>
 80019e4:	4a98      	ldr	r2, [pc, #608]	; (8001c48 <IMU_Calculation+0x500>)
 80019e6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80019ea:	80d3      	strh	r3, [r2, #6]
		IMU_Euler_to_DCM(&IMU, &eulerTemp);
 80019ec:	a854      	add	r0, sp, #336	; 0x150
 80019ee:	a90f      	add	r1, sp, #60	; 0x3c
 80019f0:	f7fe fdb6 	bl	8000560 <IMU_Euler_to_DCM>
	}

	/* Set the START Flag! */
	CtrlStates.copterStatus |= IMU_READY_FLAG;
 80019f4:	4b94      	ldr	r3, [pc, #592]	; (8001c48 <IMU_Calculation+0x500>)
	memset(&xAccFiltered_float, 0, sizeof(xAccFiltered_float));
	memset(&yAccFiltered_float, 0, sizeof(yAccFiltered_float));
	memset(&zAccFiltered_float, 0, sizeof(zAccFiltered_float));

	/************ MAG ***************/
	uint8_t magCount = 0;
 80019f6:	2600      	movs	r6, #0
		if(CtrlStates.yaw < -180) CtrlStates.yaw += 360;
		IMU_Euler_to_DCM(&IMU, &eulerTemp);
	}

	/* Set the START Flag! */
	CtrlStates.copterStatus |= IMU_READY_FLAG;
 80019f8:	7a1a      	ldrb	r2, [r3, #8]
 80019fa:	f042 0202 	orr.w	r2, r2, #2
 80019fe:	721a      	strb	r2, [r3, #8]

	xNextWakeTime = xTaskGetTickCount();
 8001a00:	f005 f824 	bl	8006a4c <xTaskGetTickCount>
 8001a04:	9001      	str	r0, [sp, #4]

	while(1)
	{
		GPIOC->ODR ^= GPIO_Pin_11;
 8001a06:	4a91      	ldr	r2, [pc, #580]	; (8001c4c <IMU_Calculation+0x504>)
		Gyro_readValues(&gyroXYZ);
 8001a08:	a804      	add	r0, sp, #16

	xNextWakeTime = xTaskGetTickCount();

	while(1)
	{
		GPIOC->ODR ^= GPIO_Pin_11;
 8001a0a:	8a93      	ldrh	r3, [r2, #20]
 8001a0c:	b29b      	uxth	r3, r3
 8001a0e:	f483 6300 	eor.w	r3, r3, #2048	; 0x800
 8001a12:	8293      	strh	r3, [r2, #20]
		Gyro_readValues(&gyroXYZ);
 8001a14:	f7fe fedb 	bl	80007ce <Gyro_readValues>
		gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
 8001a18:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8001a1c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
		gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 8001a20:	f8bd 0012 	ldrh.w	r0, [sp, #18]

	while(1)
	{
		GPIOC->ODR ^= GPIO_Pin_11;
		Gyro_readValues(&gyroXYZ);
		gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
 8001a24:	1ae4      	subs	r4, r4, r3
		gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 8001a26:	f8bd 300a 	ldrh.w	r3, [sp, #10]
		gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));
 8001a2a:	f8bd 1014 	ldrh.w	r1, [sp, #20]
	while(1)
	{
		GPIOC->ODR ^= GPIO_Pin_11;
		Gyro_readValues(&gyroXYZ);
		gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
		gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 8001a2e:	1ac0      	subs	r0, r0, r3
		gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));
 8001a30:	f8bd 300c 	ldrh.w	r3, [sp, #12]

	while(1)
	{
		GPIOC->ODR ^= GPIO_Pin_11;
		Gyro_readValues(&gyroXYZ);
		gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
 8001a34:	f8ad 4010 	strh.w	r4, [sp, #16]
		gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
		gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));
 8001a38:	1ac9      	subs	r1, r1, r3

		/* Cut-off the lower values to reduce noise and fail-integration*/
		if(gyroXYZ.gyroValueX > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueX < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueX = 0;
 8001a3a:	4b81      	ldr	r3, [pc, #516]	; (8001c40 <IMU_Calculation+0x4f8>)
 8001a3c:	b224      	sxth	r4, r4
 8001a3e:	881b      	ldrh	r3, [r3, #0]
	while(1)
	{
		GPIOC->ODR ^= GPIO_Pin_11;
		Gyro_readValues(&gyroXYZ);
		gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
		gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
 8001a40:	f8ad 0012 	strh.w	r0, [sp, #18]
		gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));

		/* Cut-off the lower values to reduce noise and fail-integration*/
		if(gyroXYZ.gyroValueX > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueX < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueX = 0;
 8001a44:	425a      	negs	r2, r3
 8001a46:	4294      	cmp	r4, r2
	{
		GPIOC->ODR ^= GPIO_Pin_11;
		Gyro_readValues(&gyroXYZ);
		gyroXYZ.gyroValueX = ((gyroXYZ.gyroValueX-gyroOffset.gyroValueX));
		gyroXYZ.gyroValueY = ((gyroXYZ.gyroValueY-gyroOffset.gyroValueY));
		gyroXYZ.gyroValueZ = ((gyroXYZ.gyroValueZ-gyroOffset.gyroValueZ));
 8001a48:	f8ad 1014 	strh.w	r1, [sp, #20]

		/* Cut-off the lower values to reduce noise and fail-integration*/
		if(gyroXYZ.gyroValueX > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueX < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueX = 0;
 8001a4c:	dd04      	ble.n	8001a58 <IMU_Calculation+0x310>
 8001a4e:	429c      	cmp	r4, r3
 8001a50:	da02      	bge.n	8001a58 <IMU_Calculation+0x310>
 8001a52:	2400      	movs	r4, #0
 8001a54:	f8ad 4010 	strh.w	r4, [sp, #16]
		if(gyroXYZ.gyroValueY > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueY < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueY = 0;
 8001a58:	b200      	sxth	r0, r0
 8001a5a:	4290      	cmp	r0, r2
 8001a5c:	dd04      	ble.n	8001a68 <IMU_Calculation+0x320>
 8001a5e:	4298      	cmp	r0, r3
 8001a60:	da02      	bge.n	8001a68 <IMU_Calculation+0x320>
 8001a62:	2000      	movs	r0, #0
 8001a64:	f8ad 0012 	strh.w	r0, [sp, #18]
		if(gyroXYZ.gyroValueZ > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueZ < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueZ = 0;
 8001a68:	b209      	sxth	r1, r1
 8001a6a:	4291      	cmp	r1, r2
 8001a6c:	dd04      	ble.n	8001a78 <IMU_Calculation+0x330>
 8001a6e:	4299      	cmp	r1, r3
 8001a70:	da02      	bge.n	8001a78 <IMU_Calculation+0x330>
 8001a72:	2300      	movs	r3, #0
 8001a74:	f8ad 3014 	strh.w	r3, [sp, #20]

		floatFilterGyro(&xGyroFiltered_float, gyroXYZ.gyroValueX);
 8001a78:	a812      	add	r0, sp, #72	; 0x48
 8001a7a:	f9bd 1010 	ldrsh.w	r1, [sp, #16]
		floatFilterGyro(&yGyroFiltered_float, gyroXYZ.gyroValueY);
		floatFilterGyro(&zGyroFiltered_float, gyroXYZ.gyroValueZ);

		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = GlobalSettings.gyroDir.sensDirection[sensX]*(xGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
 8001a7e:	4c70      	ldr	r4, [pc, #448]	; (8001c40 <IMU_Calculation+0x4f8>)
		/* Cut-off the lower values to reduce noise and fail-integration*/
		if(gyroXYZ.gyroValueX > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueX < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueX = 0;
		if(gyroXYZ.gyroValueY > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueY < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueY = 0;
		if(gyroXYZ.gyroValueZ > -GlobalSettings.gyroSensTreshold && gyroXYZ.gyroValueZ < GlobalSettings.gyroSensTreshold) gyroXYZ.gyroValueZ = 0;

		floatFilterGyro(&xGyroFiltered_float, gyroXYZ.gyroValueX);
 8001a80:	f7ff fbf6 	bl	8001270 <floatFilterGyro>
		floatFilterGyro(&yGyroFiltered_float, gyroXYZ.gyroValueY);
 8001a84:	a81d      	add	r0, sp, #116	; 0x74
 8001a86:	f9bd 1012 	ldrsh.w	r1, [sp, #18]
 8001a8a:	f7ff fbf1 	bl	8001270 <floatFilterGyro>
		floatFilterGyro(&zGyroFiltered_float, gyroXYZ.gyroValueZ);
 8001a8e:	f9bd 1014 	ldrsh.w	r1, [sp, #20]
 8001a92:	a828      	add	r0, sp, #160	; 0xa0
 8001a94:	f7ff fbec 	bl	8001270 <floatFilterGyro>

		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = GlobalSettings.gyroDir.sensDirection[sensX]*(xGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
 8001a98:	7927      	ldrb	r7, [r4, #4]
 8001a9a:	ab72      	add	r3, sp, #456	; 0x1c8
 8001a9c:	370a      	adds	r7, #10
 8001a9e:	f994 0007 	ldrsb.w	r0, [r4, #7]
 8001aa2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8001aa6:	f006 f80b 	bl	8007ac0 <__aeabi_i2f>
 8001aaa:	4969      	ldr	r1, [pc, #420]	; (8001c50 <IMU_Calculation+0x508>)
 8001aac:	4680      	mov	r8, r0
 8001aae:	981c      	ldr	r0, [sp, #112]	; 0x70
 8001ab0:	f006 f85a 	bl	8007b68 <__aeabi_fmul>
 8001ab4:	4601      	mov	r1, r0
 8001ab6:	4640      	mov	r0, r8
 8001ab8:	f006 f856 	bl	8007b68 <__aeabi_fmul>
 8001abc:	4965      	ldr	r1, [pc, #404]	; (8001c54 <IMU_Calculation+0x50c>)
 8001abe:	f006 f853 	bl	8007b68 <__aeabi_fmul>
 8001ac2:	f847 0c78 	str.w	r0, [r7, #-120]
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = GlobalSettings.gyroDir.sensDirection[sensY]*(yGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
 8001ac6:	7967      	ldrb	r7, [r4, #5]
 8001ac8:	a972      	add	r1, sp, #456	; 0x1c8
 8001aca:	370a      	adds	r7, #10
 8001acc:	f994 0008 	ldrsb.w	r0, [r4, #8]
 8001ad0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8001ad4:	f005 fff4 	bl	8007ac0 <__aeabi_i2f>
 8001ad8:	495d      	ldr	r1, [pc, #372]	; (8001c50 <IMU_Calculation+0x508>)
 8001ada:	4680      	mov	r8, r0
 8001adc:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8001ade:	f006 f843 	bl	8007b68 <__aeabi_fmul>
 8001ae2:	4601      	mov	r1, r0
 8001ae4:	4640      	mov	r0, r8
 8001ae6:	f006 f83f 	bl	8007b68 <__aeabi_fmul>
 8001aea:	495a      	ldr	r1, [pc, #360]	; (8001c54 <IMU_Calculation+0x50c>)
 8001aec:	f006 f83c 	bl	8007b68 <__aeabi_fmul>
 8001af0:	f847 0c78 	str.w	r0, [r7, #-120]
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = GlobalSettings.gyroDir.sensDirection[sensZ]*(zGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
 8001af4:	79a7      	ldrb	r7, [r4, #6]
 8001af6:	aa72      	add	r2, sp, #456	; 0x1c8
 8001af8:	370a      	adds	r7, #10
 8001afa:	f994 0009 	ldrsb.w	r0, [r4, #9]
 8001afe:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8001b02:	f005 ffdd 	bl	8007ac0 <__aeabi_i2f>
 8001b06:	4952      	ldr	r1, [pc, #328]	; (8001c50 <IMU_Calculation+0x508>)
 8001b08:	4680      	mov	r8, r0
 8001b0a:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8001b0c:	f006 f82c 	bl	8007b68 <__aeabi_fmul>
 8001b10:	4601      	mov	r1, r0
 8001b12:	4640      	mov	r0, r8
 8001b14:	f006 f828 	bl	8007b68 <__aeabi_fmul>
 8001b18:	494e      	ldr	r1, [pc, #312]	; (8001c54 <IMU_Calculation+0x50c>)
 8001b1a:	f006 f825 	bl	8007b68 <__aeabi_fmul>

		/*Here the ACC-Compensation, we do this in every tenth round*/
		if(GlobalSettings.enableACC)
 8001b1e:	7ae3      	ldrb	r3, [r4, #11]
		floatFilterGyro(&yGyroFiltered_float, gyroXYZ.gyroValueY);
		floatFilterGyro(&zGyroFiltered_float, gyroXYZ.gyroValueZ);

		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensX]] = GlobalSettings.gyroDir.sensDirection[sensX]*(xGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensY]] = GlobalSettings.gyroDir.sensDirection[sensY]*(yGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
		IMU.velocity_vector[GlobalSettings.gyroDir.sensOrder[sensZ]] = GlobalSettings.gyroDir.sensDirection[sensZ]*(zGyroFiltered_float.currentValue*GYROCONVERT)*DEG_TO_RAD;
 8001b20:	f847 0c78 	str.w	r0, [r7, #-120]

		/*Here the ACC-Compensation, we do this in every tenth round*/
		if(GlobalSettings.enableACC)
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f000 80ab 	beq.w	8001c80 <IMU_Calculation+0x538>
		{
			if(accCount >= 0)
			{
				//ADXL345_readValues(&accXYZ);
				//LSM303DLHC_ACC_readValues(&accXYZ);
				LSM303DLHC_ACC_readValuesDMA(&accXYZ, &accBuffer[0]);
 8001b2a:	a80c      	add	r0, sp, #48	; 0x30
 8001b2c:	494a      	ldr	r1, [pc, #296]	; (8001c58 <IMU_Calculation+0x510>)
 8001b2e:	f7ff f82d 	bl	8000b8c <LSM303DLHC_ACC_readValuesDMA>
				printf("%d %d %d\n\r", accXYZ.accValueX,accXYZ.accValueY, accXYZ.accValueZ );
 8001b32:	f9bd 2032 	ldrsh.w	r2, [sp, #50]	; 0x32
 8001b36:	f9bd 3034 	ldrsh.w	r3, [sp, #52]	; 0x34
 8001b3a:	f9bd 1030 	ldrsh.w	r1, [sp, #48]	; 0x30
 8001b3e:	4847      	ldr	r0, [pc, #284]	; (8001c5c <IMU_Calculation+0x514>)
 8001b40:	f000 fb7e 	bl	8002240 <printf>
//
//				accXYZ.accValueX = ADC_GetInjectedConversionValue(ADC2,ADC_InjectedSequence_2)-1700;
//				accXYZ.accValueZ = ADC_GetInjectedConversionValue(ADC2,ADC_InjectedSequence_1)-1700;
//				accXYZ.accValueY = ADC_GetInjectedConversionValue(ADC2,ADC_InjectedSequence_3)-1700;

				floatFilterAcc(&xAccFiltered_float, accXYZ.accValueX);
 8001b44:	a833      	add	r0, sp, #204	; 0xcc
 8001b46:	f9bd 1030 	ldrsh.w	r1, [sp, #48]	; 0x30
 8001b4a:	f7ff fb53 	bl	80011f4 <floatFilterAcc>
				floatFilterAcc(&yAccFiltered_float, accXYZ.accValueY);
 8001b4e:	a83e      	add	r0, sp, #248	; 0xf8
 8001b50:	f9bd 1032 	ldrsh.w	r1, [sp, #50]	; 0x32
 8001b54:	f7ff fb4e 	bl	80011f4 <floatFilterAcc>
				floatFilterAcc(&zAccFiltered_float, accXYZ.accValueZ);
 8001b58:	a849      	add	r0, sp, #292	; 0x124
 8001b5a:	f9bd 1034 	ldrsh.w	r1, [sp, #52]	; 0x34
 8001b5e:	f7ff fb49 	bl	80011f4 <floatFilterAcc>

				if((xAccFiltered_float.currentValue < accXYZ.accGValue) && (xAccFiltered_float.currentValue > -accXYZ.accGValue) &&
 8001b62:	f8dd a0f4 	ldr.w	sl, [sp, #244]	; 0xf4
 8001b66:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8001b68:	4650      	mov	r0, sl
 8001b6a:	4639      	mov	r1, r7
 8001b6c:	f006 f99a 	bl	8007ea4 <__aeabi_fcmplt>
 8001b70:	2800      	cmp	r0, #0
 8001b72:	d077      	beq.n	8001c64 <IMU_Calculation+0x51c>
 8001b74:	f107 4b00 	add.w	fp, r7, #2147483648	; 0x80000000
 8001b78:	4650      	mov	r0, sl
 8001b7a:	4659      	mov	r1, fp
 8001b7c:	f006 f9b0 	bl	8007ee0 <__aeabi_fcmpgt>
 8001b80:	2800      	cmp	r0, #0
 8001b82:	d06f      	beq.n	8001c64 <IMU_Calculation+0x51c>
				   (yAccFiltered_float.currentValue < accXYZ.accGValue) && (yAccFiltered_float.currentValue > -accXYZ.accGValue) &&
 8001b84:	f8dd 9120 	ldr.w	r9, [sp, #288]	; 0x120

				floatFilterAcc(&xAccFiltered_float, accXYZ.accValueX);
				floatFilterAcc(&yAccFiltered_float, accXYZ.accValueY);
				floatFilterAcc(&zAccFiltered_float, accXYZ.accValueZ);

				if((xAccFiltered_float.currentValue < accXYZ.accGValue) && (xAccFiltered_float.currentValue > -accXYZ.accGValue) &&
 8001b88:	4639      	mov	r1, r7
 8001b8a:	4648      	mov	r0, r9
 8001b8c:	f006 f98a 	bl	8007ea4 <__aeabi_fcmplt>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d067      	beq.n	8001c64 <IMU_Calculation+0x51c>
				   (yAccFiltered_float.currentValue < accXYZ.accGValue) && (yAccFiltered_float.currentValue > -accXYZ.accGValue) &&
 8001b94:	4648      	mov	r0, r9
 8001b96:	4659      	mov	r1, fp
 8001b98:	f006 f9a2 	bl	8007ee0 <__aeabi_fcmpgt>
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	d061      	beq.n	8001c64 <IMU_Calculation+0x51c>
				   (zAccFiltered_float.currentValue < accXYZ.accGValue) && (zAccFiltered_float.currentValue > -accXYZ.accGValue))
 8001ba0:	f8dd 814c 	ldr.w	r8, [sp, #332]	; 0x14c
				floatFilterAcc(&xAccFiltered_float, accXYZ.accValueX);
				floatFilterAcc(&yAccFiltered_float, accXYZ.accValueY);
				floatFilterAcc(&zAccFiltered_float, accXYZ.accValueZ);

				if((xAccFiltered_float.currentValue < accXYZ.accGValue) && (xAccFiltered_float.currentValue > -accXYZ.accGValue) &&
				   (yAccFiltered_float.currentValue < accXYZ.accGValue) && (yAccFiltered_float.currentValue > -accXYZ.accGValue) &&
 8001ba4:	4639      	mov	r1, r7
 8001ba6:	4640      	mov	r0, r8
 8001ba8:	f006 f97c 	bl	8007ea4 <__aeabi_fcmplt>
 8001bac:	2800      	cmp	r0, #0
 8001bae:	d059      	beq.n	8001c64 <IMU_Calculation+0x51c>
				   (zAccFiltered_float.currentValue < accXYZ.accGValue) && (zAccFiltered_float.currentValue > -accXYZ.accGValue))
 8001bb0:	4640      	mov	r0, r8
 8001bb2:	4659      	mov	r1, fp
 8001bb4:	f006 f994 	bl	8007ee0 <__aeabi_fcmpgt>
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d053      	beq.n	8001c64 <IMU_Calculation+0x51c>
				{
					/*Direction setup is the same as above*/
					IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensX]] = GlobalSettings.accDir.sensDirection[sensX]*xAccFiltered_float.currentValue;
 8001bbc:	7b27      	ldrb	r7, [r4, #12]
 8001bbe:	ab72      	add	r3, sp, #456	; 0x1c8
 8001bc0:	f994 000f 	ldrsb.w	r0, [r4, #15]
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8001bca:	f005 ff79 	bl	8007ac0 <__aeabi_i2f>
 8001bce:	4651      	mov	r1, sl
 8001bd0:	f005 ffca 	bl	8007b68 <__aeabi_fmul>
					IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensY]] = GlobalSettings.accDir.sensDirection[sensY]*yAccFiltered_float.currentValue;
 8001bd4:	f894 a00d 	ldrb.w	sl, [r4, #13]
 8001bd8:	a972      	add	r1, sp, #456	; 0x1c8
				if((xAccFiltered_float.currentValue < accXYZ.accGValue) && (xAccFiltered_float.currentValue > -accXYZ.accGValue) &&
				   (yAccFiltered_float.currentValue < accXYZ.accGValue) && (yAccFiltered_float.currentValue > -accXYZ.accGValue) &&
				   (zAccFiltered_float.currentValue < accXYZ.accGValue) && (zAccFiltered_float.currentValue > -accXYZ.accGValue))
				{
					/*Direction setup is the same as above*/
					IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensX]] = GlobalSettings.accDir.sensDirection[sensX]*xAccFiltered_float.currentValue;
 8001bda:	f847 0c74 	str.w	r0, [r7, #-116]
					IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensY]] = GlobalSettings.accDir.sensDirection[sensY]*yAccFiltered_float.currentValue;
 8001bde:	f10a 0a0c 	add.w	sl, sl, #12
 8001be2:	f994 0010 	ldrsb.w	r0, [r4, #16]
 8001be6:	eb01 0a8a 	add.w	sl, r1, sl, lsl #2
 8001bea:	f005 ff69 	bl	8007ac0 <__aeabi_i2f>
 8001bee:	4649      	mov	r1, r9
 8001bf0:	f005 ffba 	bl	8007b68 <__aeabi_fmul>
 8001bf4:	f84a 0c74 	str.w	r0, [sl, #-116]
					IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensZ]] = GlobalSettings.accDir.sensDirection[sensZ]*zAccFiltered_float.currentValue;
 8001bf8:	f994 0011 	ldrsb.w	r0, [r4, #17]
 8001bfc:	f005 ff60 	bl	8007ac0 <__aeabi_i2f>
 8001c00:	4641      	mov	r1, r8
 8001c02:	f005 ffb1 	bl	8007b68 <__aeabi_fmul>
 8001c06:	7ba3      	ldrb	r3, [r4, #14]
 8001c08:	aa72      	add	r2, sp, #456	; 0x1c8
 8001c0a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001c0e:	f843 0c44 	str.w	r0, [r3, #-68]
 8001c12:	4680      	mov	r8, r0

					xTemp = (int)IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensX]];
 8001c14:	f857 0c74 	ldr.w	r0, [r7, #-116]
 8001c18:	f006 f96c 	bl	8007ef4 <__aeabi_f2iz>
 8001c1c:	4c10      	ldr	r4, [pc, #64]	; (8001c60 <IMU_Calculation+0x518>)
 8001c1e:	6020      	str	r0, [r4, #0]
					yTemp = (int)IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensY]];
 8001c20:	f85a 0c74 	ldr.w	r0, [sl, #-116]
 8001c24:	f006 f966 	bl	8007ef4 <__aeabi_f2iz>
 8001c28:	6060      	str	r0, [r4, #4]
					zTemp = (int)IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensZ]];
 8001c2a:	4640      	mov	r0, r8
 8001c2c:	f006 f962 	bl	8007ef4 <__aeabi_f2iz>
 8001c30:	60a0      	str	r0, [r4, #8]
 8001c32:	e01f      	b.n	8001c74 <IMU_Calculation+0x52c>
 8001c34:	f3af 8000 	nop.w
 8001c38:	60000000 	.word	0x60000000
 8001c3c:	3ff92196 	.word	0x3ff92196
 8001c40:	20002b88 	.word	0x20002b88
 8001c44:	42652ee0 	.word	0x42652ee0
 8001c48:	20002bc8 	.word	0x20002bc8
 8001c4c:	48000800 	.word	0x48000800
 8001c50:	3d8f5c29 	.word	0x3d8f5c29
 8001c54:	3c8efa35 	.word	0x3c8efa35
 8001c58:	20002bd4 	.word	0x20002bd4
 8001c5c:	0800acd3 	.word	0x0800acd3
 8001c60:	20000148 	.word	0x20000148
				{
					IMU.kp_vector_ACC[0] = 0;
					IMU.kp_vector_ACC[1] = 0;
					IMU.kp_vector_ACC[2] = 0;

					xTemp = 0;
 8001c64:	4b2e      	ldr	r3, [pc, #184]	; (8001d20 <IMU_Calculation+0x5d8>)
 8001c66:	2200      	movs	r2, #0
					yTemp = (int)IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensY]];
					zTemp = (int)IMU.accel_vector[GlobalSettings.accDir.sensOrder[sensZ]];
				}
				else
				{
					IMU.kp_vector_ACC[0] = 0;
 8001c68:	956c      	str	r5, [sp, #432]	; 0x1b0
					IMU.kp_vector_ACC[1] = 0;
 8001c6a:	956d      	str	r5, [sp, #436]	; 0x1b4
					IMU.kp_vector_ACC[2] = 0;
 8001c6c:	956e      	str	r5, [sp, #440]	; 0x1b8

					xTemp = 0;
 8001c6e:	601a      	str	r2, [r3, #0]
					yTemp = 0;
 8001c70:	605a      	str	r2, [r3, #4]
					zTemp = 0;
 8001c72:	609a      	str	r2, [r3, #8]
				}

				if(GlobalSettings.enableDriftCorrection)
 8001c74:	4b2b      	ldr	r3, [pc, #172]	; (8001d24 <IMU_Calculation+0x5dc>)
 8001c76:	7a9b      	ldrb	r3, [r3, #10]
 8001c78:	b113      	cbz	r3, 8001c80 <IMU_Calculation+0x538>
				{
					IMU_drift_correction_ACC(&IMU);
 8001c7a:	a854      	add	r0, sp, #336	; 0x150
 8001c7c:	f7fe fb9f 	bl	80003be <IMU_drift_correction_ACC>
			}
			accCount++;
		}

		/*Here the ACC-Compensation, we do this in every tenth round*/
		if(GlobalSettings.enableMAG)
 8001c80:	4c28      	ldr	r4, [pc, #160]	; (8001d24 <IMU_Calculation+0x5dc>)
 8001c82:	7e23      	ldrb	r3, [r4, #24]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d038      	beq.n	8001cfa <IMU_Calculation+0x5b2>
		{
			if(magCount >= 45)
 8001c88:	2e2c      	cmp	r6, #44	; 0x2c
 8001c8a:	d934      	bls.n	8001cf6 <IMU_Calculation+0x5ae>
			{
				Mag_readValues(&magXYZ);
 8001c8c:	a806      	add	r0, sp, #24
 8001c8e:	f7fe ffbc 	bl	8000c0a <Mag_readValues>
				update_intFilter(&xMagFiltered, GlobalSettings.magLowpassValue, (magXYZ.magValueX));
 8001c92:	a808      	add	r0, sp, #32
 8001c94:	8c21      	ldrh	r1, [r4, #32]
 8001c96:	f9bd 2018 	ldrsh.w	r2, [sp, #24]
 8001c9a:	f7ff f989 	bl	8000fb0 <update_intFilter>
				update_intFilter(&yMagFiltered, GlobalSettings.magLowpassValue, (magXYZ.magValueY));
 8001c9e:	f9bd 201a 	ldrsh.w	r2, [sp, #26]
 8001ca2:	8c21      	ldrh	r1, [r4, #32]
 8001ca4:	a80a      	add	r0, sp, #40	; 0x28
 8001ca6:	f7ff f983 	bl	8000fb0 <update_intFilter>

				/*Direction setup is the same as above*/
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensX]] = GlobalSettings.magDir.sensDirection[sensX]*xMagFiltered.filtered;
 8001caa:	7e66      	ldrb	r6, [r4, #25]
 8001cac:	ab72      	add	r3, sp, #456	; 0x1c8
 8001cae:	3610      	adds	r6, #16
 8001cb0:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 8001cb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001cb6:	f994 301c 	ldrsb.w	r3, [r4, #28]
 8001cba:	4358      	muls	r0, r3
 8001cbc:	f005 ff00 	bl	8007ac0 <__aeabi_i2f>
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensY]] = GlobalSettings.magDir.sensDirection[sensY]*yMagFiltered.filtered;
 8001cc0:	f994 301d 	ldrsb.w	r3, [r4, #29]
				Mag_readValues(&magXYZ);
				update_intFilter(&xMagFiltered, GlobalSettings.magLowpassValue, (magXYZ.magValueX));
				update_intFilter(&yMagFiltered, GlobalSettings.magLowpassValue, (magXYZ.magValueY));

				/*Direction setup is the same as above*/
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensX]] = GlobalSettings.magDir.sensDirection[sensX]*xMagFiltered.filtered;
 8001cc4:	f846 0c78 	str.w	r0, [r6, #-120]
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensY]] = GlobalSettings.magDir.sensDirection[sensY]*yMagFiltered.filtered;
 8001cc8:	7ea6      	ldrb	r6, [r4, #26]
 8001cca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001ccc:	a972      	add	r1, sp, #456	; 0x1c8
 8001cce:	4358      	muls	r0, r3
 8001cd0:	3610      	adds	r6, #16
 8001cd2:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8001cd6:	f005 fef3 	bl	8007ac0 <__aeabi_i2f>
				//IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensZ]] = GlobalSettings.magDir.sensDirection[sensZ]*zMagFiltered;
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensZ]] = 0;
 8001cda:	7ee3      	ldrb	r3, [r4, #27]
				update_intFilter(&xMagFiltered, GlobalSettings.magLowpassValue, (magXYZ.magValueX));
				update_intFilter(&yMagFiltered, GlobalSettings.magLowpassValue, (magXYZ.magValueY));

				/*Direction setup is the same as above*/
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensX]] = GlobalSettings.magDir.sensDirection[sensX]*xMagFiltered.filtered;
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensY]] = GlobalSettings.magDir.sensDirection[sensY]*yMagFiltered.filtered;
 8001cdc:	f846 0c78 	str.w	r0, [r6, #-120]
				//IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensZ]] = GlobalSettings.magDir.sensDirection[sensZ]*zMagFiltered;
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensZ]] = 0;
 8001ce0:	aa72      	add	r2, sp, #456	; 0x1c8

				if(GlobalSettings.enableDriftCorrection)
 8001ce2:	7aa6      	ldrb	r6, [r4, #10]

				/*Direction setup is the same as above*/
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensX]] = GlobalSettings.magDir.sensDirection[sensX]*xMagFiltered.filtered;
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensY]] = GlobalSettings.magDir.sensDirection[sensY]*yMagFiltered.filtered;
				//IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensZ]] = GlobalSettings.magDir.sensDirection[sensZ]*zMagFiltered;
				IMU.mag_vector[GlobalSettings.magDir.sensOrder[sensZ]] = 0;
 8001ce4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001ce8:	f843 5c38 	str.w	r5, [r3, #-56]

				if(GlobalSettings.enableDriftCorrection)
 8001cec:	b11e      	cbz	r6, 8001cf6 <IMU_Calculation+0x5ae>
				{
					IMU_drift_correction_MAG(&IMU);
 8001cee:	a854      	add	r0, sp, #336	; 0x150
 8001cf0:	f7fe fbcb 	bl	800048a <IMU_drift_correction_MAG>
				}
				magCount = 0;
 8001cf4:	2600      	movs	r6, #0
				//printf("%d,%d\n\r", (int)xMagFiltered.filtered, (int)yMagFiltered.filtered);
			}
			magCount++;
 8001cf6:	3601      	adds	r6, #1
 8001cf8:	b2f6      	uxtb	r6, r6
		}

		/*This functions here do the DCM-Algorithm stuff*/
		IMU_update(&IMU);
 8001cfa:	a854      	add	r0, sp, #336	; 0x150
 8001cfc:	f7fe fa68 	bl	80001d0 <IMU_update>
		IMU_ortho_adjust(&IMU);
 8001d00:	a854      	add	r0, sp, #336	; 0x150
 8001d02:	f7fe fb2f 	bl	8000364 <IMU_ortho_adjust>
		IMU_normalize(&IMU);
 8001d06:	a854      	add	r0, sp, #336	; 0x150
 8001d08:	f7fe faab 	bl	8000262 <IMU_normalize>
		//Euler_angles(&DCM);
		//IMU_DCM_to_Euler_deg(&IMU, &euler);
		IMU_DCM_to_XYZ(&IMU, &XYZ);
 8001d0c:	a854      	add	r0, sp, #336	; 0x150
 8001d0e:	4906      	ldr	r1, [pc, #24]	; (8001d28 <IMU_Calculation+0x5e0>)
 8001d10:	f7fe fca7 	bl	8000662 <IMU_DCM_to_XYZ>
		}else{
			loopcnt= loopcnt + 16; // Datenblock
		}
		*/

		vTaskDelayUntil( &xNextWakeTime, DT );
 8001d14:	a801      	add	r0, sp, #4
 8001d16:	2102      	movs	r1, #2
 8001d18:	f004 ffce 	bl	8006cb8 <vTaskDelayUntil>
	}
 8001d1c:	e673      	b.n	8001a06 <IMU_Calculation+0x2be>
 8001d1e:	bf00      	nop
 8001d20:	20000148 	.word	0x20000148
 8001d24:	20002b88 	.word	0x20002b88
 8001d28:	20002b7c 	.word	0x20002b7c

08001d2c <vRemoteCtrlWatchdogCoRoutine>:

void vRemoteCtrlWatchdogCoRoutine( xCoRoutineHandle xHandle,
                         unsigned portBASE_TYPE uxIndex )
{
   // Co-routines must start with a call to crSTART().
   crSTART( xHandle );
 8001d2c:	8e83      	ldrh	r3, [r0, #52]	; 0x34
   crEND();
}

void vRemoteCtrlWatchdogCoRoutine( xCoRoutineHandle xHandle,
                         unsigned portBASE_TYPE uxIndex )
{
 8001d2e:	b510      	push	{r4, lr}
 8001d30:	4604      	mov	r4, r0
   // Co-routines must start with a call to crSTART().
   crSTART( xHandle );
 8001d32:	b123      	cbz	r3, 8001d3e <vRemoteCtrlWatchdogCoRoutine+0x12>
 8001d34:	f240 42ee 	movw	r2, #1262	; 0x4ee
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d119      	bne.n	8001d70 <vRemoteCtrlWatchdogCoRoutine+0x44>
 8001d3c:	e008      	b.n	8001d50 <vRemoteCtrlWatchdogCoRoutine+0x24>

   for( ;; )
   {
	   // Delay for a fixed period.
	   crDELAY( xHandle, 1000 );
 8001d3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001d42:	2100      	movs	r1, #0
 8001d44:	f003 ffbc 	bl	8005cc0 <vCoRoutineAddToDelayedList>
 8001d48:	f240 43ee 	movw	r3, #1262	; 0x4ee
 8001d4c:	86a3      	strh	r3, [r4, #52]	; 0x34
 8001d4e:	bd10      	pop	{r4, pc}
	   CtrlStates.watchDogTimVal++;
 8001d50:	4b08      	ldr	r3, [pc, #32]	; (8001d74 <vRemoteCtrlWatchdogCoRoutine+0x48>)
 8001d52:	7a5a      	ldrb	r2, [r3, #9]
 8001d54:	3201      	adds	r2, #1
 8001d56:	b2d2      	uxtb	r2, r2
	   if (CtrlStates.watchDogTimVal >= 2)
 8001d58:	2a01      	cmp	r2, #1

   for( ;; )
   {
	   // Delay for a fixed period.
	   crDELAY( xHandle, 1000 );
	   CtrlStates.watchDogTimVal++;
 8001d5a:	725a      	strb	r2, [r3, #9]
	   if (CtrlStates.watchDogTimVal >= 2)
 8001d5c:	d9ef      	bls.n	8001d3e <vRemoteCtrlWatchdogCoRoutine+0x12>
	   {
		   CtrlStates.copterStatus &= ~ARMED_FLAG;
 8001d5e:	7a1a      	ldrb	r2, [r3, #8]
		   printf("Watchdog Error!!%d\n", 0);
 8001d60:	2100      	movs	r1, #0
	   // Delay for a fixed period.
	   crDELAY( xHandle, 1000 );
	   CtrlStates.watchDogTimVal++;
	   if (CtrlStates.watchDogTimVal >= 2)
	   {
		   CtrlStates.copterStatus &= ~ARMED_FLAG;
 8001d62:	f022 0201 	bic.w	r2, r2, #1
		   printf("Watchdog Error!!%d\n", 0);
 8001d66:	4804      	ldr	r0, [pc, #16]	; (8001d78 <vRemoteCtrlWatchdogCoRoutine+0x4c>)
	   // Delay for a fixed period.
	   crDELAY( xHandle, 1000 );
	   CtrlStates.watchDogTimVal++;
	   if (CtrlStates.watchDogTimVal >= 2)
	   {
		   CtrlStates.copterStatus &= ~ARMED_FLAG;
 8001d68:	721a      	strb	r2, [r3, #8]
		   printf("Watchdog Error!!%d\n", 0);
 8001d6a:	f000 fa69 	bl	8002240 <printf>
 8001d6e:	e7e6      	b.n	8001d3e <vRemoteCtrlWatchdogCoRoutine+0x12>
 8001d70:	bd10      	pop	{r4, pc}
 8001d72:	bf00      	nop
 8001d74:	20002bc8 	.word	0x20002bc8
 8001d78:	0800acde 	.word	0x0800acde

08001d7c <LED_TOGGLE_NOT_READY>:



void LED_TOGGLE_NOT_READY(void)
{
	GPIOE->ODR ^= GPIO_Pin_8;
 8001d7c:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <LED_TOGGLE_NOT_READY+0x2c>)
 8001d7e:	8a9a      	ldrh	r2, [r3, #20]
 8001d80:	b292      	uxth	r2, r2
 8001d82:	f482 7280 	eor.w	r2, r2, #256	; 0x100
 8001d86:	829a      	strh	r2, [r3, #20]
	GPIOE->ODR ^= GPIO_Pin_10;
 8001d88:	8a9a      	ldrh	r2, [r3, #20]
 8001d8a:	b292      	uxth	r2, r2
 8001d8c:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8001d90:	829a      	strh	r2, [r3, #20]
	GPIOE->ODR ^= GPIO_Pin_12;
 8001d92:	8a9a      	ldrh	r2, [r3, #20]
 8001d94:	b292      	uxth	r2, r2
 8001d96:	f482 5280 	eor.w	r2, r2, #4096	; 0x1000
 8001d9a:	829a      	strh	r2, [r3, #20]
	GPIOE->ODR ^= GPIO_Pin_14;
 8001d9c:	8a9a      	ldrh	r2, [r3, #20]
 8001d9e:	b292      	uxth	r2, r2
 8001da0:	f482 4280 	eor.w	r2, r2, #16384	; 0x4000
 8001da4:	829a      	strh	r2, [r3, #20]
 8001da6:	4770      	bx	lr
 8001da8:	48001000 	.word	0x48001000

08001dac <LED_TOGGLE_READY>:
}

void LED_TOGGLE_READY(void)
{
	GPIOE->ODR ^= GPIO_Pin_9;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <LED_TOGGLE_READY+0x2c>)
 8001dae:	8a9a      	ldrh	r2, [r3, #20]
 8001db0:	b292      	uxth	r2, r2
 8001db2:	f482 7200 	eor.w	r2, r2, #512	; 0x200
 8001db6:	829a      	strh	r2, [r3, #20]
	GPIOE->ODR ^= GPIO_Pin_11;
 8001db8:	8a9a      	ldrh	r2, [r3, #20]
 8001dba:	b292      	uxth	r2, r2
 8001dbc:	f482 6200 	eor.w	r2, r2, #2048	; 0x800
 8001dc0:	829a      	strh	r2, [r3, #20]
	GPIOE->ODR ^= GPIO_Pin_13;
 8001dc2:	8a9a      	ldrh	r2, [r3, #20]
 8001dc4:	b292      	uxth	r2, r2
 8001dc6:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8001dca:	829a      	strh	r2, [r3, #20]
	GPIOE->ODR ^= GPIO_Pin_15;
 8001dcc:	8a9a      	ldrh	r2, [r3, #20]
 8001dce:	b292      	uxth	r2, r2
 8001dd0:	f482 4200 	eor.w	r2, r2, #32768	; 0x8000
 8001dd4:	829a      	strh	r2, [r3, #20]
 8001dd6:	4770      	bx	lr
 8001dd8:	48001000 	.word	0x48001000

08001ddc <LED_TOGGLE_ALL>:
}

void LED_TOGGLE_ALL(void)
{
	if(GPIOE->ODR & GPIO_Pin_9)
 8001ddc:	4b2e      	ldr	r3, [pc, #184]	; (8001e98 <LED_TOGGLE_ALL+0xbc>)
 8001dde:	8a9a      	ldrh	r2, [r3, #20]
 8001de0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001de4:	b292      	uxth	r2, r2
 8001de6:	b34a      	cbz	r2, 8001e3c <LED_TOGGLE_ALL+0x60>
	{
		GPIOE->ODR &= ~GPIO_Pin_9;
 8001de8:	8a9a      	ldrh	r2, [r3, #20]
 8001dea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001dee:	0412      	lsls	r2, r2, #16
 8001df0:	0c12      	lsrs	r2, r2, #16
 8001df2:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_11;
 8001df4:	8a9a      	ldrh	r2, [r3, #20]
 8001df6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001dfa:	0412      	lsls	r2, r2, #16
 8001dfc:	0c12      	lsrs	r2, r2, #16
 8001dfe:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_13;
 8001e00:	8a9a      	ldrh	r2, [r3, #20]
 8001e02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e06:	0412      	lsls	r2, r2, #16
 8001e08:	0c12      	lsrs	r2, r2, #16
 8001e0a:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_15;
 8001e0c:	8a9a      	ldrh	r2, [r3, #20]
 8001e0e:	0452      	lsls	r2, r2, #17
 8001e10:	0c52      	lsrs	r2, r2, #17
 8001e12:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_8;
 8001e14:	8a9a      	ldrh	r2, [r3, #20]
 8001e16:	b292      	uxth	r2, r2
 8001e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e1c:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_10;
 8001e1e:	8a9a      	ldrh	r2, [r3, #20]
 8001e20:	b292      	uxth	r2, r2
 8001e22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e26:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_12;
 8001e28:	8a9a      	ldrh	r2, [r3, #20]
 8001e2a:	b292      	uxth	r2, r2
 8001e2c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001e30:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_14;
 8001e32:	8a9a      	ldrh	r2, [r3, #20]
 8001e34:	b292      	uxth	r2, r2
 8001e36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e3a:	e02b      	b.n	8001e94 <LED_TOGGLE_ALL+0xb8>
	}
	else
	{
		GPIOE->ODR |= GPIO_Pin_9;
 8001e3c:	8a9a      	ldrh	r2, [r3, #20]
 8001e3e:	b292      	uxth	r2, r2
 8001e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e44:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_11;
 8001e46:	8a9a      	ldrh	r2, [r3, #20]
 8001e48:	b292      	uxth	r2, r2
 8001e4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e4e:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_13;
 8001e50:	8a9a      	ldrh	r2, [r3, #20]
 8001e52:	b292      	uxth	r2, r2
 8001e54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e58:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR |= GPIO_Pin_15;
 8001e5a:	8a9a      	ldrh	r2, [r3, #20]
 8001e5c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8001e60:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8001e64:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_8;
 8001e66:	8a9a      	ldrh	r2, [r3, #20]
 8001e68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e6c:	0412      	lsls	r2, r2, #16
 8001e6e:	0c12      	lsrs	r2, r2, #16
 8001e70:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_10;
 8001e72:	8a9a      	ldrh	r2, [r3, #20]
 8001e74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e78:	0412      	lsls	r2, r2, #16
 8001e7a:	0c12      	lsrs	r2, r2, #16
 8001e7c:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_12;
 8001e7e:	8a9a      	ldrh	r2, [r3, #20]
 8001e80:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e84:	0412      	lsls	r2, r2, #16
 8001e86:	0c12      	lsrs	r2, r2, #16
 8001e88:	829a      	strh	r2, [r3, #20]
		GPIOE->ODR &= ~GPIO_Pin_14;
 8001e8a:	8a9a      	ldrh	r2, [r3, #20]
 8001e8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001e90:	0412      	lsls	r2, r2, #16
 8001e92:	0c12      	lsrs	r2, r2, #16
 8001e94:	829a      	strh	r2, [r3, #20]
 8001e96:	4770      	bx	lr
 8001e98:	48001000 	.word	0x48001000

08001e9c <vLedCtrlCoRoutine>:

void vLedCtrlCoRoutine( xCoRoutineHandle xHandle,
                         unsigned portBASE_TYPE uxIndex )
{
   // Co-routines must start with a call to crSTART().
   crSTART( xHandle );
 8001e9c:	8e83      	ldrh	r3, [r0, #52]	; 0x34
	}
}

void vLedCtrlCoRoutine( xCoRoutineHandle xHandle,
                         unsigned portBASE_TYPE uxIndex )
{
 8001e9e:	b510      	push	{r4, lr}
 8001ea0:	4604      	mov	r4, r0
   // Co-routines must start with a call to crSTART().
   crSTART( xHandle );
 8001ea2:	b123      	cbz	r3, 8001eae <vLedCtrlCoRoutine+0x12>
 8001ea4:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d117      	bne.n	8001edc <vLedCtrlCoRoutine+0x40>
 8001eac:	e007      	b.n	8001ebe <vLedCtrlCoRoutine+0x22>

   for( ;; )
   {
	   // Delay for a fixed period.
	   crDELAY( xHandle, 200 );
 8001eae:	20c8      	movs	r0, #200	; 0xc8
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	f003 ff05 	bl	8005cc0 <vCoRoutineAddToDelayedList>
 8001eb6:	f240 43b4 	movw	r3, #1204	; 0x4b4
 8001eba:	86a3      	strh	r3, [r4, #52]	; 0x34
 8001ebc:	bd10      	pop	{r4, pc}

	   if(CtrlStates.copterStatus == IMU_READY_FLAG)
 8001ebe:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <vLedCtrlCoRoutine+0x44>)
 8001ec0:	7a1b      	ldrb	r3, [r3, #8]
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d102      	bne.n	8001ecc <vLedCtrlCoRoutine+0x30>
	   {
		   LED_TOGGLE_READY();
 8001ec6:	f7ff ff71 	bl	8001dac <LED_TOGGLE_READY>
 8001eca:	e7f0      	b.n	8001eae <vLedCtrlCoRoutine+0x12>
	   }
	   else if (CtrlStates.copterStatus & ARMED_FLAG)
 8001ecc:	07db      	lsls	r3, r3, #31
 8001ece:	d502      	bpl.n	8001ed6 <vLedCtrlCoRoutine+0x3a>
	   {
		   LED_TOGGLE_ALL();
 8001ed0:	f7ff ff84 	bl	8001ddc <LED_TOGGLE_ALL>
 8001ed4:	e7eb      	b.n	8001eae <vLedCtrlCoRoutine+0x12>
	   }
	   else
	   {
		   LED_TOGGLE_NOT_READY();
 8001ed6:	f7ff ff51 	bl	8001d7c <LED_TOGGLE_NOT_READY>
 8001eda:	e7e8      	b.n	8001eae <vLedCtrlCoRoutine+0x12>
 8001edc:	bd10      	pop	{r4, pc}
 8001ede:	bf00      	nop
 8001ee0:	20002bc8 	.word	0x20002bc8

08001ee4 <vApplicationMallocFailedHook>:




void vApplicationMallocFailedHook( void )
{
 8001ee4:	e7fe      	b.n	8001ee4 <vApplicationMallocFailedHook>

08001ee6 <vApplicationStackOverflowHook>:
	for( ;; );
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( xTaskHandle *pxTask, signed char *pcTaskName )
{
 8001ee6:	e7fe      	b.n	8001ee6 <vApplicationStackOverflowHook>

08001ee8 <vApplicationIdleHook>:
{

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	vCoRoutineSchedule();
 8001ee8:	f003 bf08 	b.w	8005cfc <vCoRoutineSchedule>

08001eec <vApplicationTickHook>:
}


void vApplicationTickHook( void )
{
 8001eec:	4770      	bx	lr

08001eee <USART3_IRQHandler>:
//***************************************************************************
// *  USART3 Interrupt
//    Dient zur schnellen Übertragung der aktuellen Telemetriedaten
// **************************************************************************
void USART3_IRQHandler(void)
{
 8001eee:	b508      	push	{r3, lr}
  	// Transmit Data Register empty interrupt
    if(USART_GetITStatus(USART3, USART_IT_TXE) != RESET)
 8001ef0:	4814      	ldr	r0, [pc, #80]	; (8001f44 <USART3_IRQHandler+0x56>)
 8001ef2:	4915      	ldr	r1, [pc, #84]	; (8001f48 <USART3_IRQHandler+0x5a>)
 8001ef4:	f003 fd7b 	bl	80059ee <USART_GetITStatus>
 8001ef8:	2800      	cmp	r0, #0
 8001efa:	d021      	beq.n	8001f40 <USART3_IRQHandler+0x52>
  	{
  		USART_ClearITPendingBit(USART3, USART_IT_TXE);
 8001efc:	4912      	ldr	r1, [pc, #72]	; (8001f48 <USART3_IRQHandler+0x5a>)
 8001efe:	4811      	ldr	r0, [pc, #68]	; (8001f44 <USART3_IRQHandler+0x56>)
 8001f00:	f003 fd92 	bl	8005a28 <USART_ClearITPendingBit>

  		//if(ModbusData.txcnt <= ModbusData.txlen)
  		if(It_Com.txcnt <= (It_Com.txlen-1))
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <USART3_IRQHandler+0x5e>)
 8001f06:	f8d3 1224 	ldr.w	r1, [r3, #548]	; 0x224
 8001f0a:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8001f0e:	3901      	subs	r1, #1
 8001f10:	428a      	cmp	r2, r1
 8001f12:	d80a      	bhi.n	8001f2a <USART3_IRQHandler+0x3c>
  		{
            USART_SendData(USART3,It_Com.txbuffer[It_Com.txcnt++]);
 8001f14:	1899      	adds	r1, r3, r2
 8001f16:	f891 1109 	ldrb.w	r1, [r1, #265]	; 0x109
 8001f1a:	480a      	ldr	r0, [pc, #40]	; (8001f44 <USART3_IRQHandler+0x56>)
 8001f1c:	3201      	adds	r2, #1
 8001f1e:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
  			It_Com.txready = 0;
  		    //USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
  		    USART_ITConfig(USART3, USART_IT_TXE, DISABLE);
  		}
  	}
}
 8001f22:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  		USART_ClearITPendingBit(USART3, USART_IT_TXE);

  		//if(ModbusData.txcnt <= ModbusData.txlen)
  		if(It_Com.txcnt <= (It_Com.txlen-1))
  		{
            USART_SendData(USART3,It_Com.txbuffer[It_Com.txcnt++]);
 8001f26:	f003 bc7e 	b.w	8005826 <USART_SendData>
  		else
  		{
  			It_Com.txcnt = 0;
  			It_Com.txready = 0;
  		    //USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
  		    USART_ITConfig(USART3, USART_IT_TXE, DISABLE);
 8001f2a:	4806      	ldr	r0, [pc, #24]	; (8001f44 <USART3_IRQHandler+0x56>)
 8001f2c:	4906      	ldr	r1, [pc, #24]	; (8001f48 <USART3_IRQHandler+0x5a>)
  		{
            USART_SendData(USART3,It_Com.txbuffer[It_Com.txcnt++]);
  		}
  		else
  		{
  			It_Com.txcnt = 0;
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
  			It_Com.txready = 0;
 8001f34:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  		    //USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
  		    USART_ITConfig(USART3, USART_IT_TXE, DISABLE);
  		}
  	}
}
 8001f38:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  		else
  		{
  			It_Com.txcnt = 0;
  			It_Com.txready = 0;
  		    //USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
  		    USART_ITConfig(USART3, USART_IT_TXE, DISABLE);
 8001f3c:	f003 bd28 	b.w	8005990 <USART_ITConfig>
 8001f40:	bd08      	pop	{r3, pc}
 8001f42:	bf00      	nop
 8001f44:	40004800 	.word	0x40004800
 8001f48:	00070107 	.word	0x00070107
 8001f4c:	20002bdc 	.word	0x20002bdc

08001f50 <SETTINGS_init>:
 8001f50:	22ff      	movs	r2, #255	; 0xff
 8001f52:	2314      	movs	r3, #20
 8001f54:	71c2      	strb	r2, [r0, #7]
 8001f56:	7202      	strb	r2, [r0, #8]
 8001f58:	7402      	strb	r2, [r0, #16]
 8001f5a:	7742      	strb	r2, [r0, #29]
 8001f5c:	4a18      	ldr	r2, [pc, #96]	; (8001fc0 <SETTINGS_init+0x70>)
 8001f5e:	8003      	strh	r3, [r0, #0]
 8001f60:	2301      	movs	r3, #1
 8001f62:	7243      	strb	r3, [r0, #9]
 8001f64:	7143      	strb	r3, [r0, #5]
 8001f66:	7283      	strb	r3, [r0, #10]
 8001f68:	72c3      	strb	r3, [r0, #11]
 8001f6a:	73c3      	strb	r3, [r0, #15]
 8001f6c:	7443      	strb	r3, [r0, #17]
 8001f6e:	7303      	strb	r3, [r0, #12]
 8001f70:	7603      	strb	r3, [r0, #24]
 8001f72:	7703      	strb	r3, [r0, #28]
 8001f74:	7783      	strb	r3, [r0, #30]
 8001f76:	7683      	strb	r3, [r0, #26]
 8001f78:	62c2      	str	r2, [r0, #44]	; 0x2c
 8001f7a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8001f7e:	4a11      	ldr	r2, [pc, #68]	; (8001fc4 <SETTINGS_init+0x74>)
 8001f80:	b530      	push	{r4, r5, lr}
 8001f82:	8443      	strh	r3, [r0, #34]	; 0x22
 8001f84:	4d10      	ldr	r5, [pc, #64]	; (8001fc8 <SETTINGS_init+0x78>)
 8001f86:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 8001f8a:	8483      	strh	r3, [r0, #36]	; 0x24
 8001f8c:	6302      	str	r2, [r0, #48]	; 0x30
 8001f8e:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001f92:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f96:	2400      	movs	r4, #0
 8001f98:	2102      	movs	r1, #2
 8001f9a:	6145      	str	r5, [r0, #20]
 8001f9c:	84c3      	strh	r3, [r0, #38]	; 0x26
 8001f9e:	6342      	str	r2, [r0, #52]	; 0x34
 8001fa0:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001fa4:	2505      	movs	r5, #5
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	7104      	strb	r4, [r0, #4]
 8001faa:	7181      	strb	r1, [r0, #6]
 8001fac:	7344      	strb	r4, [r0, #13]
 8001fae:	7381      	strb	r1, [r0, #14]
 8001fb0:	8405      	strh	r5, [r0, #32]
 8001fb2:	7644      	strb	r4, [r0, #25]
 8001fb4:	76c1      	strb	r1, [r0, #27]
 8001fb6:	6283      	str	r3, [r0, #40]	; 0x28
 8001fb8:	6382      	str	r2, [r0, #56]	; 0x38
 8001fba:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001fbc:	bd30      	pop	{r4, r5, pc}
 8001fbe:	bf00      	nop
 8001fc0:	3e4ccccd 	.word	0x3e4ccccd
 8001fc4:	3e19999a 	.word	0x3e19999a
 8001fc8:	3fa66666 	.word	0x3fa66666

08001fcc <CTRLSTATES_init>:
 8001fcc:	2100      	movs	r1, #0
 8001fce:	220a      	movs	r2, #10
 8001fd0:	f006 b8c2 	b.w	8008158 <memset>

08001fd4 <printchar>:
 8001fd4:	b128      	cbz	r0, 8001fe2 <printchar+0xe>
 8001fd6:	6803      	ldr	r3, [r0, #0]
 8001fd8:	7019      	strb	r1, [r3, #0]
 8001fda:	6803      	ldr	r3, [r0, #0]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	6003      	str	r3, [r0, #0]
 8001fe0:	4770      	bx	lr
 8001fe2:	b2c8      	uxtb	r0, r1
 8001fe4:	f000 bf22 	b.w	8002e2c <Usart2Put>

08001fe8 <prints>:
 8001fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001fec:	1e14      	subs	r4, r2, #0
 8001fee:	4607      	mov	r7, r0
 8001ff0:	4688      	mov	r8, r1
 8001ff2:	dc03      	bgt.n	8001ffc <prints+0x14>
 8001ff4:	2620      	movs	r6, #32
 8001ff6:	e010      	b.n	800201a <prints+0x32>
 8001ff8:	3201      	adds	r2, #1
 8001ffa:	e000      	b.n	8001ffe <prints+0x16>
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f818 1002 	ldrb.w	r1, [r8, r2]
 8002002:	2900      	cmp	r1, #0
 8002004:	d1f8      	bne.n	8001ff8 <prints+0x10>
 8002006:	42a2      	cmp	r2, r4
 8002008:	bfb4      	ite	lt
 800200a:	ebc2 0404 	rsblt	r4, r2, r4
 800200e:	460c      	movge	r4, r1
 8002010:	f013 0f02 	tst.w	r3, #2
 8002014:	bf0c      	ite	eq
 8002016:	2620      	moveq	r6, #32
 8002018:	2630      	movne	r6, #48	; 0x30
 800201a:	07db      	lsls	r3, r3, #31
 800201c:	d40c      	bmi.n	8002038 <prints+0x50>
 800201e:	4625      	mov	r5, r4
 8002020:	e004      	b.n	800202c <prints+0x44>
 8002022:	4638      	mov	r0, r7
 8002024:	4631      	mov	r1, r6
 8002026:	f7ff ffd5 	bl	8001fd4 <printchar>
 800202a:	3d01      	subs	r5, #1
 800202c:	2d00      	cmp	r5, #0
 800202e:	dcf8      	bgt.n	8002022 <prints+0x3a>
 8002030:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8002034:	1b64      	subs	r4, r4, r5
 8002036:	e000      	b.n	800203a <prints+0x52>
 8002038:	2500      	movs	r5, #0
 800203a:	ebc5 0808 	rsb	r8, r5, r8
 800203e:	e003      	b.n	8002048 <prints+0x60>
 8002040:	4638      	mov	r0, r7
 8002042:	f7ff ffc7 	bl	8001fd4 <printchar>
 8002046:	3501      	adds	r5, #1
 8002048:	f818 1005 	ldrb.w	r1, [r8, r5]
 800204c:	2900      	cmp	r1, #0
 800204e:	d1f7      	bne.n	8002040 <prints+0x58>
 8002050:	46a0      	mov	r8, r4
 8002052:	e005      	b.n	8002060 <prints+0x78>
 8002054:	4638      	mov	r0, r7
 8002056:	4631      	mov	r1, r6
 8002058:	f7ff ffbc 	bl	8001fd4 <printchar>
 800205c:	f108 38ff 	add.w	r8, r8, #4294967295
 8002060:	f1b8 0f00 	cmp.w	r8, #0
 8002064:	dcf6      	bgt.n	8002054 <prints+0x6c>
 8002066:	2c00      	cmp	r4, #0
 8002068:	bfac      	ite	ge
 800206a:	1928      	addge	r0, r5, r4
 800206c:	1c28      	addlt	r0, r5, #0
 800206e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002072 <printi>:
 8002072:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002076:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8002078:	4681      	mov	r9, r0
 800207a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800207e:	460c      	mov	r4, r1
 8002080:	b951      	cbnz	r1, 8002098 <printi+0x26>
 8002082:	2330      	movs	r3, #48	; 0x30
 8002084:	f88d 3004 	strb.w	r3, [sp, #4]
 8002088:	f88d 1005 	strb.w	r1, [sp, #5]
 800208c:	4632      	mov	r2, r6
 800208e:	a901      	add	r1, sp, #4
 8002090:	4643      	mov	r3, r8
 8002092:	f7ff ffa9 	bl	8001fe8 <prints>
 8002096:	e037      	b.n	8002108 <printi+0x96>
 8002098:	b133      	cbz	r3, 80020a8 <printi+0x36>
 800209a:	2a0a      	cmp	r2, #10
 800209c:	d104      	bne.n	80020a8 <printi+0x36>
 800209e:	2900      	cmp	r1, #0
 80020a0:	da02      	bge.n	80020a8 <printi+0x36>
 80020a2:	424c      	negs	r4, r1
 80020a4:	2701      	movs	r7, #1
 80020a6:	e000      	b.n	80020aa <printi+0x38>
 80020a8:	2700      	movs	r7, #0
 80020aa:	2300      	movs	r3, #0
 80020ac:	ad04      	add	r5, sp, #16
 80020ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80020b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80020b4:	f1a3 013a 	sub.w	r1, r3, #58	; 0x3a
 80020b8:	e00a      	b.n	80020d0 <printi+0x5e>
 80020ba:	fbb4 f3f2 	udiv	r3, r4, r2
 80020be:	fb02 4413 	mls	r4, r2, r3, r4
 80020c2:	2c09      	cmp	r4, #9
 80020c4:	bfc8      	it	gt
 80020c6:	1864      	addgt	r4, r4, r1
 80020c8:	3430      	adds	r4, #48	; 0x30
 80020ca:	f805 4d01 	strb.w	r4, [r5, #-1]!
 80020ce:	461c      	mov	r4, r3
 80020d0:	46aa      	mov	sl, r5
 80020d2:	2c00      	cmp	r4, #0
 80020d4:	d1f1      	bne.n	80020ba <printi+0x48>
 80020d6:	b187      	cbz	r7, 80020fa <printi+0x88>
 80020d8:	b14e      	cbz	r6, 80020ee <printi+0x7c>
 80020da:	f018 0f02 	tst.w	r8, #2
 80020de:	d006      	beq.n	80020ee <printi+0x7c>
 80020e0:	4648      	mov	r0, r9
 80020e2:	212d      	movs	r1, #45	; 0x2d
 80020e4:	f7ff ff76 	bl	8001fd4 <printchar>
 80020e8:	3e01      	subs	r6, #1
 80020ea:	2701      	movs	r7, #1
 80020ec:	e005      	b.n	80020fa <printi+0x88>
 80020ee:	232d      	movs	r3, #45	; 0x2d
 80020f0:	f105 3aff 	add.w	sl, r5, #4294967295
 80020f4:	f805 3c01 	strb.w	r3, [r5, #-1]
 80020f8:	2700      	movs	r7, #0
 80020fa:	4648      	mov	r0, r9
 80020fc:	4651      	mov	r1, sl
 80020fe:	4632      	mov	r2, r6
 8002100:	4643      	mov	r3, r8
 8002102:	f7ff ff71 	bl	8001fe8 <prints>
 8002106:	1838      	adds	r0, r7, r0
 8002108:	b004      	add	sp, #16
 800210a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800210e <print>:
 800210e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002112:	2400      	movs	r4, #0
 8002114:	b088      	sub	sp, #32
 8002116:	4606      	mov	r6, r0
 8002118:	460d      	mov	r5, r1
 800211a:	9205      	str	r2, [sp, #20]
 800211c:	4627      	mov	r7, r4
 800211e:	f8df 811c 	ldr.w	r8, [pc, #284]	; 800223c <print+0x12e>
 8002122:	e07f      	b.n	8002224 <print+0x116>
 8002124:	2b25      	cmp	r3, #37	; 0x25
 8002126:	d177      	bne.n	8002218 <print+0x10a>
 8002128:	786b      	ldrb	r3, [r5, #1]
 800212a:	1c6a      	adds	r2, r5, #1
 800212c:	b913      	cbnz	r3, 8002134 <print+0x26>
 800212e:	2e00      	cmp	r6, #0
 8002130:	d17d      	bne.n	800222e <print+0x120>
 8002132:	e07f      	b.n	8002234 <print+0x126>
 8002134:	2b25      	cmp	r3, #37	; 0x25
 8002136:	d06e      	beq.n	8002216 <print+0x108>
 8002138:	2b2d      	cmp	r3, #45	; 0x2d
 800213a:	d102      	bne.n	8002142 <print+0x34>
 800213c:	1caa      	adds	r2, r5, #2
 800213e:	2301      	movs	r3, #1
 8002140:	e003      	b.n	800214a <print+0x3c>
 8002142:	2300      	movs	r3, #0
 8002144:	e001      	b.n	800214a <print+0x3c>
 8002146:	f043 0302 	orr.w	r3, r3, #2
 800214a:	4611      	mov	r1, r2
 800214c:	7808      	ldrb	r0, [r1, #0]
 800214e:	3201      	adds	r2, #1
 8002150:	2830      	cmp	r0, #48	; 0x30
 8002152:	d0f8      	beq.n	8002146 <print+0x38>
 8002154:	468c      	mov	ip, r1
 8002156:	2200      	movs	r2, #0
 8002158:	f04f 0a0a 	mov.w	sl, #10
 800215c:	e001      	b.n	8002162 <print+0x54>
 800215e:	fb0a 0202 	mla	r2, sl, r2, r0
 8002162:	4665      	mov	r5, ip
 8002164:	7829      	ldrb	r1, [r5, #0]
 8002166:	f10c 0c01 	add.w	ip, ip, #1
 800216a:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 800216e:	fa5f f980 	uxtb.w	r9, r0
 8002172:	f1b9 0f09 	cmp.w	r9, #9
 8002176:	d9f2      	bls.n	800215e <print+0x50>
 8002178:	2973      	cmp	r1, #115	; 0x73
 800217a:	d108      	bne.n	800218e <print+0x80>
 800217c:	9905      	ldr	r1, [sp, #20]
 800217e:	1d08      	adds	r0, r1, #4
 8002180:	6809      	ldr	r1, [r1, #0]
 8002182:	9005      	str	r0, [sp, #20]
 8002184:	2900      	cmp	r1, #0
 8002186:	bf08      	it	eq
 8002188:	4641      	moveq	r1, r8
 800218a:	4630      	mov	r0, r6
 800218c:	e040      	b.n	8002210 <print+0x102>
 800218e:	2964      	cmp	r1, #100	; 0x64
 8002190:	d10e      	bne.n	80021b0 <print+0xa2>
 8002192:	e88d 000c 	stmia.w	sp, {r2, r3}
 8002196:	9905      	ldr	r1, [sp, #20]
 8002198:	2361      	movs	r3, #97	; 0x61
 800219a:	9302      	str	r3, [sp, #8]
 800219c:	1d08      	adds	r0, r1, #4
 800219e:	6809      	ldr	r1, [r1, #0]
 80021a0:	9005      	str	r0, [sp, #20]
 80021a2:	220a      	movs	r2, #10
 80021a4:	4630      	mov	r0, r6
 80021a6:	2301      	movs	r3, #1
 80021a8:	f7ff ff63 	bl	8002072 <printi>
 80021ac:	1824      	adds	r4, r4, r0
 80021ae:	e038      	b.n	8002222 <print+0x114>
 80021b0:	2978      	cmp	r1, #120	; 0x78
 80021b2:	d106      	bne.n	80021c2 <print+0xb4>
 80021b4:	9905      	ldr	r1, [sp, #20]
 80021b6:	e88d 000c 	stmia.w	sp, {r2, r3}
 80021ba:	1d08      	adds	r0, r1, #4
 80021bc:	9005      	str	r0, [sp, #20]
 80021be:	2361      	movs	r3, #97	; 0x61
 80021c0:	e007      	b.n	80021d2 <print+0xc4>
 80021c2:	2958      	cmp	r1, #88	; 0x58
 80021c4:	d10a      	bne.n	80021dc <print+0xce>
 80021c6:	9905      	ldr	r1, [sp, #20]
 80021c8:	e88d 000c 	stmia.w	sp, {r2, r3}
 80021cc:	1d08      	adds	r0, r1, #4
 80021ce:	9005      	str	r0, [sp, #20]
 80021d0:	2341      	movs	r3, #65	; 0x41
 80021d2:	9302      	str	r3, [sp, #8]
 80021d4:	4630      	mov	r0, r6
 80021d6:	6809      	ldr	r1, [r1, #0]
 80021d8:	2210      	movs	r2, #16
 80021da:	e00b      	b.n	80021f4 <print+0xe6>
 80021dc:	2975      	cmp	r1, #117	; 0x75
 80021de:	d10b      	bne.n	80021f8 <print+0xea>
 80021e0:	e88d 000c 	stmia.w	sp, {r2, r3}
 80021e4:	9905      	ldr	r1, [sp, #20]
 80021e6:	2361      	movs	r3, #97	; 0x61
 80021e8:	9302      	str	r3, [sp, #8]
 80021ea:	1d08      	adds	r0, r1, #4
 80021ec:	6809      	ldr	r1, [r1, #0]
 80021ee:	9005      	str	r0, [sp, #20]
 80021f0:	220a      	movs	r2, #10
 80021f2:	4630      	mov	r0, r6
 80021f4:	2300      	movs	r3, #0
 80021f6:	e7d7      	b.n	80021a8 <print+0x9a>
 80021f8:	2963      	cmp	r1, #99	; 0x63
 80021fa:	d112      	bne.n	8002222 <print+0x114>
 80021fc:	9905      	ldr	r1, [sp, #20]
 80021fe:	f88d 701d 	strb.w	r7, [sp, #29]
 8002202:	1d08      	adds	r0, r1, #4
 8002204:	6809      	ldr	r1, [r1, #0]
 8002206:	9005      	str	r0, [sp, #20]
 8002208:	f88d 101c 	strb.w	r1, [sp, #28]
 800220c:	4630      	mov	r0, r6
 800220e:	a907      	add	r1, sp, #28
 8002210:	f7ff feea 	bl	8001fe8 <prints>
 8002214:	e7ca      	b.n	80021ac <print+0x9e>
 8002216:	4615      	mov	r5, r2
 8002218:	4630      	mov	r0, r6
 800221a:	7829      	ldrb	r1, [r5, #0]
 800221c:	f7ff feda 	bl	8001fd4 <printchar>
 8002220:	3401      	adds	r4, #1
 8002222:	3501      	adds	r5, #1
 8002224:	782b      	ldrb	r3, [r5, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f47f af7c 	bne.w	8002124 <print+0x16>
 800222c:	e77f      	b.n	800212e <print+0x20>
 800222e:	6833      	ldr	r3, [r6, #0]
 8002230:	2200      	movs	r2, #0
 8002232:	701a      	strb	r2, [r3, #0]
 8002234:	4620      	mov	r0, r4
 8002236:	b008      	add	sp, #32
 8002238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800223c:	0800ad10 	.word	0x0800ad10

08002240 <printf>:
 8002240:	b40f      	push	{r0, r1, r2, r3}
 8002242:	b507      	push	{r0, r1, r2, lr}
 8002244:	aa04      	add	r2, sp, #16
 8002246:	f852 1b04 	ldr.w	r1, [r2], #4
 800224a:	2000      	movs	r0, #0
 800224c:	9201      	str	r2, [sp, #4]
 800224e:	f7ff ff5e 	bl	800210e <print>
 8002252:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
 8002256:	b004      	add	sp, #16
 8002258:	4770      	bx	lr

0800225a <sprintf>:
 800225a:	b40e      	push	{r1, r2, r3}
 800225c:	b50f      	push	{r0, r1, r2, r3, lr}
 800225e:	aa05      	add	r2, sp, #20
 8002260:	f852 1b04 	ldr.w	r1, [r2], #4
 8002264:	9001      	str	r0, [sp, #4]
 8002266:	a801      	add	r0, sp, #4
 8002268:	9203      	str	r2, [sp, #12]
 800226a:	f7ff ff50 	bl	800210e <print>
 800226e:	b004      	add	sp, #16
 8002270:	f85d eb04 	ldr.w	lr, [sp], #4
 8002274:	b003      	add	sp, #12
 8002276:	4770      	bx	lr

08002278 <snprintf>:
 8002278:	b40c      	push	{r2, r3}
 800227a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800227c:	aa06      	add	r2, sp, #24
 800227e:	f852 1b04 	ldr.w	r1, [r2], #4
 8002282:	9001      	str	r0, [sp, #4]
 8002284:	a801      	add	r0, sp, #4
 8002286:	9203      	str	r2, [sp, #12]
 8002288:	f7ff ff41 	bl	800210e <print>
 800228c:	b005      	add	sp, #20
 800228e:	f85d eb04 	ldr.w	lr, [sp], #4
 8002292:	b002      	add	sp, #8
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop

08002298 <CalcRXValues>:
 8002298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800229c:	4d68      	ldr	r5, [pc, #416]	; (8002440 <CalcRXValues+0x1a8>)
 800229e:	2300      	movs	r3, #0
 80022a0:	726b      	strb	r3, [r5, #9]
 80022a2:	4607      	mov	r7, r0
 80022a4:	7903      	ldrb	r3, [r0, #4]
 80022a6:	7940      	ldrb	r0, [r0, #5]
 80022a8:	4c66      	ldr	r4, [pc, #408]	; (8002444 <CalcRXValues+0x1ac>)
 80022aa:	1a5b      	subs	r3, r3, r1
 80022ac:	1a40      	subs	r0, r0, r1
 80022ae:	8023      	strh	r3, [r4, #0]
 80022b0:	460e      	mov	r6, r1
 80022b2:	f005 fc05 	bl	8007ac0 <__aeabi_i2f>
 80022b6:	4964      	ldr	r1, [pc, #400]	; (8002448 <CalcRXValues+0x1b0>)
 80022b8:	f005 fc56 	bl	8007b68 <__aeabi_fmul>
 80022bc:	4963      	ldr	r1, [pc, #396]	; (800244c <CalcRXValues+0x1b4>)
 80022be:	f005 fb4b 	bl	8007958 <__addsf3>
 80022c2:	f005 fe17 	bl	8007ef4 <__aeabi_f2iz>
 80022c6:	2101      	movs	r1, #1
 80022c8:	4602      	mov	r2, r0
 80022ca:	1d20      	adds	r0, r4, #4
 80022cc:	f7fe fe70 	bl	8000fb0 <update_intFilter>
 80022d0:	78f8      	ldrb	r0, [r7, #3]
 80022d2:	1b80      	subs	r0, r0, r6
 80022d4:	f005 fbf4 	bl	8007ac0 <__aeabi_i2f>
 80022d8:	4601      	mov	r1, r0
 80022da:	f005 fb3d 	bl	8007958 <__addsf3>
 80022de:	f005 fe09 	bl	8007ef4 <__aeabi_f2iz>
 80022e2:	2101      	movs	r1, #1
 80022e4:	4602      	mov	r2, r0
 80022e6:	f104 000c 	add.w	r0, r4, #12
 80022ea:	f7fe fe61 	bl	8000fb0 <update_intFilter>
 80022ee:	78b8      	ldrb	r0, [r7, #2]
 80022f0:	1b80      	subs	r0, r0, r6
 80022f2:	f005 fbe5 	bl	8007ac0 <__aeabi_i2f>
 80022f6:	4601      	mov	r1, r0
 80022f8:	f005 fb2e 	bl	8007958 <__addsf3>
 80022fc:	f005 fdfa 	bl	8007ef4 <__aeabi_f2iz>
 8002300:	2101      	movs	r1, #1
 8002302:	4602      	mov	r2, r0
 8002304:	f104 0014 	add.w	r0, r4, #20
 8002308:	f7fe fe52 	bl	8000fb0 <update_intFilter>
 800230c:	f9b4 0000 	ldrsh.w	r0, [r4]
 8002310:	f005 fbd6 	bl	8007ac0 <__aeabi_i2f>
 8002314:	494e      	ldr	r1, [pc, #312]	; (8002450 <CalcRXValues+0x1b8>)
 8002316:	f005 fc27 	bl	8007b68 <__aeabi_fmul>
 800231a:	f005 fdeb 	bl	8007ef4 <__aeabi_f2iz>
 800231e:	2101      	movs	r1, #1
 8002320:	4602      	mov	r2, r0
 8002322:	f104 001c 	add.w	r0, r4, #28
 8002326:	f7fe fe43 	bl	8000fb0 <update_intFilter>
 800232a:	7a2e      	ldrb	r6, [r5, #8]
 800232c:	f8b4 9008 	ldrh.w	r9, [r4, #8]
 8002330:	f8d4 8018 	ldr.w	r8, [r4, #24]
 8002334:	6927      	ldr	r7, [r4, #16]
 8002336:	07f3      	lsls	r3, r6, #31
 8002338:	f8a5 9000 	strh.w	r9, [r5]
 800233c:	f8a5 8002 	strh.w	r8, [r5, #2]
 8002340:	80af      	strh	r7, [r5, #4]
 8002342:	d504      	bpl.n	800234e <CalcRXValues+0xb6>
 8002344:	88ea      	ldrh	r2, [r5, #6]
 8002346:	6a23      	ldr	r3, [r4, #32]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	80eb      	strh	r3, [r5, #6]
 800234c:	e004      	b.n	8002358 <CalcRXValues+0xc0>
 800234e:	4b41      	ldr	r3, [pc, #260]	; (8002454 <CalcRXValues+0x1bc>)
 8002350:	6898      	ldr	r0, [r3, #8]
 8002352:	f005 fdcf 	bl	8007ef4 <__aeabi_f2iz>
 8002356:	80e8      	strh	r0, [r5, #6]
 8002358:	fa0f f989 	sxth.w	r9, r9
 800235c:	f1b9 0fc8 	cmp.w	r9, #200	; 0xc8
 8002360:	4b37      	ldr	r3, [pc, #220]	; (8002440 <CalcRXValues+0x1a8>)
 8002362:	dd01      	ble.n	8002368 <CalcRXValues+0xd0>
 8002364:	22c8      	movs	r2, #200	; 0xc8
 8002366:	801a      	strh	r2, [r3, #0]
 8002368:	f9b3 3000 	ldrsh.w	r3, [r3]
 800236c:	2b00      	cmp	r3, #0
 800236e:	da02      	bge.n	8002376 <CalcRXValues+0xde>
 8002370:	4b33      	ldr	r3, [pc, #204]	; (8002440 <CalcRXValues+0x1a8>)
 8002372:	2200      	movs	r2, #0
 8002374:	801a      	strh	r2, [r3, #0]
 8002376:	f108 0802 	add.w	r8, r8, #2
 800237a:	fa1f f888 	uxth.w	r8, r8
 800237e:	f1b8 0f04 	cmp.w	r8, #4
 8002382:	4b2f      	ldr	r3, [pc, #188]	; (8002440 <CalcRXValues+0x1a8>)
 8002384:	d801      	bhi.n	800238a <CalcRXValues+0xf2>
 8002386:	2200      	movs	r2, #0
 8002388:	805a      	strh	r2, [r3, #2]
 800238a:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 800238e:	2a23      	cmp	r2, #35	; 0x23
 8002390:	dd02      	ble.n	8002398 <CalcRXValues+0x100>
 8002392:	4a2b      	ldr	r2, [pc, #172]	; (8002440 <CalcRXValues+0x1a8>)
 8002394:	2123      	movs	r1, #35	; 0x23
 8002396:	8051      	strh	r1, [r2, #2]
 8002398:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800239c:	3323      	adds	r3, #35	; 0x23
 800239e:	da03      	bge.n	80023a8 <CalcRXValues+0x110>
 80023a0:	4b27      	ldr	r3, [pc, #156]	; (8002440 <CalcRXValues+0x1a8>)
 80023a2:	f64f 72dd 	movw	r2, #65501	; 0xffdd
 80023a6:	805a      	strh	r2, [r3, #2]
 80023a8:	3702      	adds	r7, #2
 80023aa:	b2bf      	uxth	r7, r7
 80023ac:	2f04      	cmp	r7, #4
 80023ae:	4b24      	ldr	r3, [pc, #144]	; (8002440 <CalcRXValues+0x1a8>)
 80023b0:	d801      	bhi.n	80023b6 <CalcRXValues+0x11e>
 80023b2:	2200      	movs	r2, #0
 80023b4:	809a      	strh	r2, [r3, #4]
 80023b6:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80023ba:	2a23      	cmp	r2, #35	; 0x23
 80023bc:	dd02      	ble.n	80023c4 <CalcRXValues+0x12c>
 80023be:	4a20      	ldr	r2, [pc, #128]	; (8002440 <CalcRXValues+0x1a8>)
 80023c0:	2123      	movs	r1, #35	; 0x23
 80023c2:	8091      	strh	r1, [r2, #4]
 80023c4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80023c8:	3323      	adds	r3, #35	; 0x23
 80023ca:	da03      	bge.n	80023d4 <CalcRXValues+0x13c>
 80023cc:	4b1c      	ldr	r3, [pc, #112]	; (8002440 <CalcRXValues+0x1a8>)
 80023ce:	f64f 72dd 	movw	r2, #65501	; 0xffdd
 80023d2:	809a      	strh	r2, [r3, #4]
 80023d4:	4b1a      	ldr	r3, [pc, #104]	; (8002440 <CalcRXValues+0x1a8>)
 80023d6:	88da      	ldrh	r2, [r3, #6]
 80023d8:	b211      	sxth	r1, r2
 80023da:	29b4      	cmp	r1, #180	; 0xb4
 80023dc:	bfc4      	itt	gt
 80023de:	f5a2 72b4 	subgt.w	r2, r2, #360	; 0x168
 80023e2:	80da      	strhgt	r2, [r3, #6]
 80023e4:	88db      	ldrh	r3, [r3, #6]
 80023e6:	b21a      	sxth	r2, r3
 80023e8:	32b4      	adds	r2, #180	; 0xb4
 80023ea:	da03      	bge.n	80023f4 <CalcRXValues+0x15c>
 80023ec:	4a14      	ldr	r2, [pc, #80]	; (8002440 <CalcRXValues+0x1a8>)
 80023ee:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80023f2:	80d3      	strh	r3, [r2, #6]
 80023f4:	4b13      	ldr	r3, [pc, #76]	; (8002444 <CalcRXValues+0x1ac>)
 80023f6:	8818      	ldrh	r0, [r3, #0]
 80023f8:	b203      	sxth	r3, r0
 80023fa:	3314      	adds	r3, #20
 80023fc:	da0b      	bge.n	8002416 <CalcRXValues+0x17e>
 80023fe:	4b10      	ldr	r3, [pc, #64]	; (8002440 <CalcRXValues+0x1a8>)
 8002400:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002404:	2a04      	cmp	r2, #4
 8002406:	dc06      	bgt.n	8002416 <CalcRXValues+0x17e>
 8002408:	f006 0202 	and.w	r2, r6, #2
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	b1aa      	cbz	r2, 800243c <CalcRXValues+0x1a4>
 8002410:	f046 0601 	orr.w	r6, r6, #1
 8002414:	e011      	b.n	800243a <CalcRXValues+0x1a2>
 8002416:	b200      	sxth	r0, r0
 8002418:	f005 fb52 	bl	8007ac0 <__aeabi_i2f>
 800241c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8002420:	f005 fba2 	bl	8007b68 <__aeabi_fmul>
 8002424:	490c      	ldr	r1, [pc, #48]	; (8002458 <CalcRXValues+0x1c0>)
 8002426:	f005 fd5b 	bl	8007ee0 <__aeabi_fcmpgt>
 800242a:	b138      	cbz	r0, 800243c <CalcRXValues+0x1a4>
 800242c:	4b04      	ldr	r3, [pc, #16]	; (8002440 <CalcRXValues+0x1a8>)
 800242e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002432:	2a04      	cmp	r2, #4
 8002434:	dc02      	bgt.n	800243c <CalcRXValues+0x1a4>
 8002436:	f026 0601 	bic.w	r6, r6, #1
 800243a:	721e      	strb	r6, [r3, #8]
 800243c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002440:	20002bc8 	.word	0x20002bc8
 8002444:	20000158 	.word	0x20000158
 8002448:	40f00000 	.word	0x40f00000
 800244c:	42700000 	.word	0x42700000
 8002450:	3e99999a 	.word	0x3e99999a
 8002454:	20002b7c 	.word	0x20002b7c
 8002458:	41a00000 	.word	0x41a00000

0800245c <RCC_Configuration>:
 800245c:	b508      	push	{r3, lr}
 800245e:	2101      	movs	r1, #1
 8002460:	4808      	ldr	r0, [pc, #32]	; (8002484 <RCC_Configuration+0x28>)
 8002462:	f001 ffd1 	bl	8004408 <RCC_APB1PeriphClockCmd>
 8002466:	2101      	movs	r1, #1
 8002468:	f241 0001 	movw	r0, #4097	; 0x1001
 800246c:	f001 ffc0 	bl	80043f0 <RCC_APB2PeriphClockCmd>
 8002470:	4805      	ldr	r0, [pc, #20]	; (8002488 <RCC_Configuration+0x2c>)
 8002472:	2101      	movs	r1, #1
 8002474:	f001 ffb0 	bl	80043d8 <RCC_AHBPeriphClockCmd>
 8002478:	f44f 7088 	mov.w	r0, #272	; 0x110
 800247c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002480:	f001 bf36 	b.w	80042f0 <RCC_ADCCLKConfig>
 8002484:	00260007 	.word	0x00260007
 8002488:	103e0001 	.word	0x103e0001

0800248c <NVIC_Configuration>:
 800248c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800248e:	2100      	movs	r1, #0
 8002490:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002494:	f001 fd1c 	bl	8003ed0 <NVIC_SetVectorTable>
 8002498:	f44f 7040 	mov.w	r0, #768	; 0x300
 800249c:	f001 fcda 	bl	8003e54 <NVIC_PriorityGroupConfig>
 80024a0:	2326      	movs	r3, #38	; 0x26
 80024a2:	2500      	movs	r5, #0
 80024a4:	2401      	movs	r4, #1
 80024a6:	f88d 3004 	strb.w	r3, [sp, #4]
 80024aa:	a801      	add	r0, sp, #4
 80024ac:	230e      	movs	r3, #14
 80024ae:	f88d 3005 	strb.w	r3, [sp, #5]
 80024b2:	f88d 5006 	strb.w	r5, [sp, #6]
 80024b6:	f88d 4007 	strb.w	r4, [sp, #7]
 80024ba:	f001 fcd5 	bl	8003e68 <NVIC_Init>
 80024be:	2327      	movs	r3, #39	; 0x27
 80024c0:	f88d 3004 	strb.w	r3, [sp, #4]
 80024c4:	a801      	add	r0, sp, #4
 80024c6:	230a      	movs	r3, #10
 80024c8:	f88d 3005 	strb.w	r3, [sp, #5]
 80024cc:	f88d 5006 	strb.w	r5, [sp, #6]
 80024d0:	f88d 4007 	strb.w	r4, [sp, #7]
 80024d4:	f001 fcc8 	bl	8003e68 <NVIC_Init>
 80024d8:	2328      	movs	r3, #40	; 0x28
 80024da:	f88d 3004 	strb.w	r3, [sp, #4]
 80024de:	a801      	add	r0, sp, #4
 80024e0:	230d      	movs	r3, #13
 80024e2:	f88d 3005 	strb.w	r3, [sp, #5]
 80024e6:	f88d 5006 	strb.w	r5, [sp, #6]
 80024ea:	f88d 4007 	strb.w	r4, [sp, #7]
 80024ee:	f001 fcbb 	bl	8003e68 <NVIC_Init>
 80024f2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

080024f4 <GPIO_Configuration>:
 80024f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024f8:	f8df c260 	ldr.w	ip, [pc, #608]	; 800275c <GPIO_Configuration+0x268>
 80024fc:	b085      	sub	sp, #20
 80024fe:	f8df 8260 	ldr.w	r8, [pc, #608]	; 8002760 <GPIO_Configuration+0x26c>
 8002502:	2400      	movs	r4, #0
 8002504:	4660      	mov	r0, ip
 8002506:	2603      	movs	r6, #3
 8002508:	f04f 0901 	mov.w	r9, #1
 800250c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002510:	a902      	add	r1, sp, #8
 8002512:	f8cd c000 	str.w	ip, [sp]
 8002516:	9302      	str	r3, [sp, #8]
 8002518:	f88d 900c 	strb.w	r9, [sp, #12]
 800251c:	f88d 400e 	strb.w	r4, [sp, #14]
 8002520:	f88d 600d 	strb.w	r6, [sp, #13]
 8002524:	f88d 400f 	strb.w	r4, [sp, #15]
 8002528:	f001 fa50 	bl	80039cc <GPIO_Init>
 800252c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002530:	4640      	mov	r0, r8
 8002532:	a902      	add	r1, sp, #8
 8002534:	2502      	movs	r5, #2
 8002536:	9302      	str	r3, [sp, #8]
 8002538:	f88d 900c 	strb.w	r9, [sp, #12]
 800253c:	f88d 400e 	strb.w	r4, [sp, #14]
 8002540:	f88d 600d 	strb.w	r6, [sp, #13]
 8002544:	f88d 400f 	strb.w	r4, [sp, #15]
 8002548:	f001 fa40 	bl	80039cc <GPIO_Init>
 800254c:	230c      	movs	r3, #12
 800254e:	a902      	add	r1, sp, #8
 8002550:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002554:	4f80      	ldr	r7, [pc, #512]	; (8002758 <GPIO_Configuration+0x264>)
 8002556:	9302      	str	r3, [sp, #8]
 8002558:	f88d 900f 	strb.w	r9, [sp, #15]
 800255c:	f88d 500c 	strb.w	r5, [sp, #12]
 8002560:	f88d 600d 	strb.w	r6, [sp, #13]
 8002564:	f88d 400e 	strb.w	r4, [sp, #14]
 8002568:	f001 fa30 	bl	80039cc <GPIO_Init>
 800256c:	4629      	mov	r1, r5
 800256e:	2207      	movs	r2, #7
 8002570:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002574:	f001 faad 	bl	8003ad2 <GPIO_PinAFConfig>
 8002578:	2207      	movs	r2, #7
 800257a:	4631      	mov	r1, r6
 800257c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002580:	f001 faa7 	bl	8003ad2 <GPIO_PinAFConfig>
 8002584:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002588:	4638      	mov	r0, r7
 800258a:	a902      	add	r1, sp, #8
 800258c:	9302      	str	r3, [sp, #8]
 800258e:	f88d 900f 	strb.w	r9, [sp, #15]
 8002592:	f88d 500c 	strb.w	r5, [sp, #12]
 8002596:	f88d 600d 	strb.w	r6, [sp, #13]
 800259a:	f88d 400e 	strb.w	r4, [sp, #14]
 800259e:	f001 fa15 	bl	80039cc <GPIO_Init>
 80025a2:	4638      	mov	r0, r7
 80025a4:	210a      	movs	r1, #10
 80025a6:	2207      	movs	r2, #7
 80025a8:	f001 fa93 	bl	8003ad2 <GPIO_PinAFConfig>
 80025ac:	4638      	mov	r0, r7
 80025ae:	210b      	movs	r1, #11
 80025b0:	2207      	movs	r2, #7
 80025b2:	f001 fa8e 	bl	8003ad2 <GPIO_PinAFConfig>
 80025b6:	2105      	movs	r1, #5
 80025b8:	460a      	mov	r2, r1
 80025ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025be:	f001 fa88 	bl	8003ad2 <GPIO_PinAFConfig>
 80025c2:	2106      	movs	r1, #6
 80025c4:	2205      	movs	r2, #5
 80025c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ca:	f001 fa82 	bl	8003ad2 <GPIO_PinAFConfig>
 80025ce:	2205      	movs	r2, #5
 80025d0:	2107      	movs	r1, #7
 80025d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025d6:	f001 fa7c 	bl	8003ad2 <GPIO_PinAFConfig>
 80025da:	2320      	movs	r3, #32
 80025dc:	a902      	add	r1, sp, #8
 80025de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025e2:	9302      	str	r3, [sp, #8]
 80025e4:	f88d 500c 	strb.w	r5, [sp, #12]
 80025e8:	f88d 400e 	strb.w	r4, [sp, #14]
 80025ec:	f88d 400f 	strb.w	r4, [sp, #15]
 80025f0:	f88d 600d 	strb.w	r6, [sp, #13]
 80025f4:	f001 f9ea 	bl	80039cc <GPIO_Init>
 80025f8:	2340      	movs	r3, #64	; 0x40
 80025fa:	a902      	add	r1, sp, #8
 80025fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002600:	9302      	str	r3, [sp, #8]
 8002602:	9301      	str	r3, [sp, #4]
 8002604:	f04f 0b80 	mov.w	fp, #128	; 0x80
 8002608:	f001 f9e0 	bl	80039cc <GPIO_Init>
 800260c:	a902      	add	r1, sp, #8
 800260e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002612:	f8cd b008 	str.w	fp, [sp, #8]
 8002616:	f001 f9d9 	bl	80039cc <GPIO_Init>
 800261a:	f8dd c000 	ldr.w	ip, [sp]
 800261e:	f04f 0a08 	mov.w	sl, #8
 8002622:	4660      	mov	r0, ip
 8002624:	eb0d 010a 	add.w	r1, sp, sl
 8002628:	f88d 900c 	strb.w	r9, [sp, #12]
 800262c:	f8cd a008 	str.w	sl, [sp, #8]
 8002630:	f88d 400e 	strb.w	r4, [sp, #14]
 8002634:	f88d 600d 	strb.w	r6, [sp, #13]
 8002638:	f001 f9c8 	bl	80039cc <GPIO_Init>
 800263c:	4638      	mov	r0, r7
 800263e:	2106      	movs	r1, #6
 8002640:	2204      	movs	r2, #4
 8002642:	f001 fa46 	bl	8003ad2 <GPIO_PinAFConfig>
 8002646:	2204      	movs	r2, #4
 8002648:	4638      	mov	r0, r7
 800264a:	2107      	movs	r1, #7
 800264c:	f001 fa41 	bl	8003ad2 <GPIO_PinAFConfig>
 8002650:	9b01      	ldr	r3, [sp, #4]
 8002652:	4638      	mov	r0, r7
 8002654:	eb0d 010a 	add.w	r1, sp, sl
 8002658:	9302      	str	r3, [sp, #8]
 800265a:	f88d 500c 	strb.w	r5, [sp, #12]
 800265e:	f88d 400e 	strb.w	r4, [sp, #14]
 8002662:	f88d 500f 	strb.w	r5, [sp, #15]
 8002666:	f88d 600d 	strb.w	r6, [sp, #13]
 800266a:	f001 f9af 	bl	80039cc <GPIO_Init>
 800266e:	4638      	mov	r0, r7
 8002670:	eb0d 010a 	add.w	r1, sp, sl
 8002674:	f8cd b008 	str.w	fp, [sp, #8]
 8002678:	f001 f9a8 	bl	80039cc <GPIO_Init>
 800267c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002680:	4640      	mov	r0, r8
 8002682:	eb0d 010a 	add.w	r1, sp, sl
 8002686:	9302      	str	r3, [sp, #8]
 8002688:	f88d 900f 	strb.w	r9, [sp, #15]
 800268c:	f88d 500c 	strb.w	r5, [sp, #12]
 8002690:	f88d 600d 	strb.w	r6, [sp, #13]
 8002694:	f88d 400e 	strb.w	r4, [sp, #14]
 8002698:	f001 f998 	bl	80039cc <GPIO_Init>
 800269c:	4640      	mov	r0, r8
 800269e:	2106      	movs	r1, #6
 80026a0:	462a      	mov	r2, r5
 80026a2:	f001 fa16 	bl	8003ad2 <GPIO_PinAFConfig>
 80026a6:	4640      	mov	r0, r8
 80026a8:	2107      	movs	r1, #7
 80026aa:	462a      	mov	r2, r5
 80026ac:	f001 fa11 	bl	8003ad2 <GPIO_PinAFConfig>
 80026b0:	4640      	mov	r0, r8
 80026b2:	4651      	mov	r1, sl
 80026b4:	462a      	mov	r2, r5
 80026b6:	f001 fa0c 	bl	8003ad2 <GPIO_PinAFConfig>
 80026ba:	462a      	mov	r2, r5
 80026bc:	4640      	mov	r0, r8
 80026be:	2109      	movs	r1, #9
 80026c0:	f001 fa07 	bl	8003ad2 <GPIO_PinAFConfig>
 80026c4:	f88d 900f 	strb.w	r9, [sp, #15]
 80026c8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002764 <GPIO_Configuration+0x270>
 80026cc:	23d8      	movs	r3, #216	; 0xd8
 80026ce:	4648      	mov	r0, r9
 80026d0:	eb0d 010a 	add.w	r1, sp, sl
 80026d4:	9302      	str	r3, [sp, #8]
 80026d6:	f88d 500c 	strb.w	r5, [sp, #12]
 80026da:	f88d 600d 	strb.w	r6, [sp, #13]
 80026de:	f88d 400e 	strb.w	r4, [sp, #14]
 80026e2:	f001 f973 	bl	80039cc <GPIO_Init>
 80026e6:	4648      	mov	r0, r9
 80026e8:	4631      	mov	r1, r6
 80026ea:	462a      	mov	r2, r5
 80026ec:	f001 f9f1 	bl	8003ad2 <GPIO_PinAFConfig>
 80026f0:	4648      	mov	r0, r9
 80026f2:	2104      	movs	r1, #4
 80026f4:	462a      	mov	r2, r5
 80026f6:	f001 f9ec 	bl	8003ad2 <GPIO_PinAFConfig>
 80026fa:	4648      	mov	r0, r9
 80026fc:	2106      	movs	r1, #6
 80026fe:	462a      	mov	r2, r5
 8002700:	f001 f9e7 	bl	8003ad2 <GPIO_PinAFConfig>
 8002704:	462a      	mov	r2, r5
 8002706:	4648      	mov	r0, r9
 8002708:	2107      	movs	r1, #7
 800270a:	f001 f9e2 	bl	8003ad2 <GPIO_PinAFConfig>
 800270e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002712:	4648      	mov	r0, r9
 8002714:	eb0d 010a 	add.w	r1, sp, sl
 8002718:	9302      	str	r3, [sp, #8]
 800271a:	f88d 400c 	strb.w	r4, [sp, #12]
 800271e:	f88d 400f 	strb.w	r4, [sp, #15]
 8002722:	f001 f953 	bl	80039cc <GPIO_Init>
 8002726:	2330      	movs	r3, #48	; 0x30
 8002728:	4640      	mov	r0, r8
 800272a:	eb0d 010a 	add.w	r1, sp, sl
 800272e:	9302      	str	r3, [sp, #8]
 8002730:	f88d 600c 	strb.w	r6, [sp, #12]
 8002734:	f88d 400f 	strb.w	r4, [sp, #15]
 8002738:	f001 f948 	bl	80039cc <GPIO_Init>
 800273c:	2304      	movs	r3, #4
 800273e:	4638      	mov	r0, r7
 8002740:	eb0d 010a 	add.w	r1, sp, sl
 8002744:	9302      	str	r3, [sp, #8]
 8002746:	f88d 600c 	strb.w	r6, [sp, #12]
 800274a:	f88d 400f 	strb.w	r4, [sp, #15]
 800274e:	f001 f93d 	bl	80039cc <GPIO_Init>
 8002752:	b005      	add	sp, #20
 8002754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002758:	48000400 	.word	0x48000400
 800275c:	48001000 	.word	0x48001000
 8002760:	48000800 	.word	0x48000800
 8002764:	48000c00 	.word	0x48000c00

08002768 <USART_Configuration>:
 8002768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800276c:	4d1c      	ldr	r5, [pc, #112]	; (80027e0 <USART_Configuration+0x78>)
 800276e:	b086      	sub	sp, #24
 8002770:	4e1c      	ldr	r6, [pc, #112]	; (80027e4 <USART_Configuration+0x7c>)
 8002772:	2400      	movs	r4, #0
 8002774:	f44f 38e1 	mov.w	r8, #115200	; 0x1c200
 8002778:	270c      	movs	r7, #12
 800277a:	4628      	mov	r0, r5
 800277c:	4669      	mov	r1, sp
 800277e:	f8cd 8000 	str.w	r8, [sp]
 8002782:	9401      	str	r4, [sp, #4]
 8002784:	9402      	str	r4, [sp, #8]
 8002786:	9403      	str	r4, [sp, #12]
 8002788:	9405      	str	r4, [sp, #20]
 800278a:	9704      	str	r7, [sp, #16]
 800278c:	f002 ff4e 	bl	800562c <USART_Init>
 8002790:	2201      	movs	r2, #1
 8002792:	4628      	mov	r0, r5
 8002794:	4631      	mov	r1, r6
 8002796:	f003 f8fb 	bl	8005990 <USART_ITConfig>
 800279a:	4628      	mov	r0, r5
 800279c:	2101      	movs	r1, #1
 800279e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80027a2:	f002 ffbe 	bl	8005722 <USART_Cmd>
 80027a6:	4628      	mov	r0, r5
 80027a8:	4669      	mov	r1, sp
 80027aa:	f8cd 8000 	str.w	r8, [sp]
 80027ae:	9401      	str	r4, [sp, #4]
 80027b0:	9402      	str	r4, [sp, #8]
 80027b2:	9403      	str	r4, [sp, #12]
 80027b4:	9405      	str	r4, [sp, #20]
 80027b6:	9704      	str	r7, [sp, #16]
 80027b8:	f002 ff38 	bl	800562c <USART_Init>
 80027bc:	4628      	mov	r0, r5
 80027be:	4631      	mov	r1, r6
 80027c0:	4622      	mov	r2, r4
 80027c2:	f003 f8e5 	bl	8005990 <USART_ITConfig>
 80027c6:	4628      	mov	r0, r5
 80027c8:	4907      	ldr	r1, [pc, #28]	; (80027e8 <USART_Configuration+0x80>)
 80027ca:	4622      	mov	r2, r4
 80027cc:	f003 f8e0 	bl	8005990 <USART_ITConfig>
 80027d0:	4628      	mov	r0, r5
 80027d2:	2101      	movs	r1, #1
 80027d4:	f002 ffa5 	bl	8005722 <USART_Cmd>
 80027d8:	b006      	add	sp, #24
 80027da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027de:	bf00      	nop
 80027e0:	40004400 	.word	0x40004400
 80027e4:	00050105 	.word	0x00050105
 80027e8:	00070107 	.word	0x00070107

080027ec <SPI_Configuration>:
 80027ec:	b510      	push	{r4, lr}
 80027ee:	4c17      	ldr	r4, [pc, #92]	; (800284c <SPI_Configuration+0x60>)
 80027f0:	b086      	sub	sp, #24
 80027f2:	4620      	mov	r0, r4
 80027f4:	f001 fe88 	bl	8004508 <SPI_I2S_DeInit>
 80027f8:	2300      	movs	r3, #0
 80027fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80027fe:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002802:	f8ad 2008 	strh.w	r2, [sp, #8]
 8002806:	f8ad 300a 	strh.w	r3, [sp, #10]
 800280a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800280e:	f8ad 3012 	strh.w	r3, [sp, #18]
 8002812:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002816:	2307      	movs	r3, #7
 8002818:	f8ad 200e 	strh.w	r2, [sp, #14]
 800281c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002820:	2210      	movs	r2, #16
 8002822:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002826:	4620      	mov	r0, r4
 8002828:	a901      	add	r1, sp, #4
 800282a:	f8ad 2010 	strh.w	r2, [sp, #16]
 800282e:	f8ad 3006 	strh.w	r3, [sp, #6]
 8002832:	f001 fea9 	bl	8004588 <SPI_Init>
 8002836:	4620      	mov	r0, r4
 8002838:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800283c:	f001 ff6a 	bl	8004714 <SPI_RxFIFOThresholdConfig>
 8002840:	4620      	mov	r0, r4
 8002842:	2101      	movs	r1, #1
 8002844:	f001 ff3a 	bl	80046bc <SPI_Cmd>
 8002848:	b006      	add	sp, #24
 800284a:	bd10      	pop	{r4, pc}
 800284c:	40013000 	.word	0x40013000

08002850 <I2C_Configuration>:
 8002850:	b510      	push	{r4, lr}
 8002852:	4c0c      	ldr	r4, [pc, #48]	; (8002884 <I2C_Configuration+0x34>)
 8002854:	b088      	sub	sp, #32
 8002856:	4620      	mov	r0, r4
 8002858:	f001 f952 	bl	8003b00 <I2C_DeInit>
 800285c:	2300      	movs	r3, #0
 800285e:	9304      	str	r3, [sp, #16]
 8002860:	9302      	str	r3, [sp, #8]
 8002862:	9303      	str	r3, [sp, #12]
 8002864:	9305      	str	r3, [sp, #20]
 8002866:	9306      	str	r3, [sp, #24]
 8002868:	9307      	str	r3, [sp, #28]
 800286a:	4b07      	ldr	r3, [pc, #28]	; (8002888 <I2C_Configuration+0x38>)
 800286c:	a908      	add	r1, sp, #32
 800286e:	f841 3d1c 	str.w	r3, [r1, #-28]!
 8002872:	4620      	mov	r0, r4
 8002874:	f001 f95e 	bl	8003b34 <I2C_Init>
 8002878:	4620      	mov	r0, r4
 800287a:	2101      	movs	r1, #1
 800287c:	f001 f995 	bl	8003baa <I2C_Cmd>
 8002880:	b008      	add	sp, #32
 8002882:	bd10      	pop	{r4, pc}
 8002884:	40005400 	.word	0x40005400
 8002888:	00902025 	.word	0x00902025

0800288c <DMA_Configuration>:
 800288c:	b530      	push	{r4, r5, lr}
 800288e:	4c0f      	ldr	r4, [pc, #60]	; (80028cc <DMA_Configuration+0x40>)
 8002890:	b08d      	sub	sp, #52	; 0x34
 8002892:	4605      	mov	r5, r0
 8002894:	4620      	mov	r0, r4
 8002896:	f000 fe65 	bl	8003564 <DMA_DeInit>
 800289a:	4b0d      	ldr	r3, [pc, #52]	; (80028d0 <DMA_Configuration+0x44>)
 800289c:	2280      	movs	r2, #128	; 0x80
 800289e:	9301      	str	r3, [sp, #4]
 80028a0:	9206      	str	r2, [sp, #24]
 80028a2:	2306      	movs	r3, #6
 80028a4:	2220      	movs	r2, #32
 80028a6:	f8ad 3010 	strh.w	r3, [sp, #16]
 80028aa:	9209      	str	r2, [sp, #36]	; 0x24
 80028ac:	2300      	movs	r3, #0
 80028ae:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80028b2:	4620      	mov	r0, r4
 80028b4:	a901      	add	r1, sp, #4
 80028b6:	9502      	str	r5, [sp, #8]
 80028b8:	9303      	str	r3, [sp, #12]
 80028ba:	9305      	str	r3, [sp, #20]
 80028bc:	9307      	str	r3, [sp, #28]
 80028be:	9308      	str	r3, [sp, #32]
 80028c0:	920a      	str	r2, [sp, #40]	; 0x28
 80028c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80028c4:	f000 feca 	bl	800365c <DMA_Init>
 80028c8:	b00d      	add	sp, #52	; 0x34
 80028ca:	bd30      	pop	{r4, r5, pc}
 80028cc:	40020080 	.word	0x40020080
 80028d0:	40005424 	.word	0x40005424

080028d4 <TIM2_PWM_Configuration>:
 80028d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028d6:	4b30      	ldr	r3, [pc, #192]	; (8002998 <TIM2_PWM_Configuration+0xc4>)
 80028d8:	b085      	sub	sp, #20
 80028da:	681c      	ldr	r4, [r3, #0]
 80028dc:	4b2f      	ldr	r3, [pc, #188]	; (800299c <TIM2_PWM_Configuration+0xc8>)
 80028de:	a801      	add	r0, sp, #4
 80028e0:	fbb4 f4f3 	udiv	r4, r4, r3
 80028e4:	3c01      	subs	r4, #1
 80028e6:	f002 f983 	bl	8004bf0 <TIM_TimeBaseStructInit>
 80028ea:	f8ad 4004 	strh.w	r4, [sp, #4]
 80028ee:	4c2c      	ldr	r4, [pc, #176]	; (80029a0 <TIM2_PWM_Configuration+0xcc>)
 80028f0:	2700      	movs	r7, #0
 80028f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028f6:	a901      	add	r1, sp, #4
 80028f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80028fc:	2501      	movs	r5, #1
 80028fe:	f44f 7696 	mov.w	r6, #300	; 0x12c
 8002902:	9302      	str	r3, [sp, #8]
 8002904:	f8ad 700c 	strh.w	r7, [sp, #12]
 8002908:	f8ad 7006 	strh.w	r7, [sp, #6]
 800290c:	f002 f92a 	bl	8004b64 <TIM_TimeBaseInit>
 8002910:	2360      	movs	r3, #96	; 0x60
 8002912:	4621      	mov	r1, r4
 8002914:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002918:	6023      	str	r3, [r4, #0]
 800291a:	80a5      	strh	r5, [r4, #4]
 800291c:	60a6      	str	r6, [r4, #8]
 800291e:	81a7      	strh	r7, [r4, #12]
 8002920:	f002 f9d5 	bl	8004cce <TIM_OC1Init>
 8002924:	2108      	movs	r1, #8
 8002926:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800292a:	f002 fb6e 	bl	800500a <TIM_OC1PreloadConfig>
 800292e:	4621      	mov	r1, r4
 8002930:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002934:	80a5      	strh	r5, [r4, #4]
 8002936:	60a6      	str	r6, [r4, #8]
 8002938:	f002 fa06 	bl	8004d48 <TIM_OC2Init>
 800293c:	2108      	movs	r1, #8
 800293e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002942:	f002 fb68 	bl	8005016 <TIM_OC2PreloadConfig>
 8002946:	4621      	mov	r1, r4
 8002948:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800294c:	80a5      	strh	r5, [r4, #4]
 800294e:	60a6      	str	r6, [r4, #8]
 8002950:	f002 fa30 	bl	8004db4 <TIM_OC3Init>
 8002954:	2108      	movs	r1, #8
 8002956:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800295a:	f002 fb63 	bl	8005024 <TIM_OC3PreloadConfig>
 800295e:	4621      	mov	r1, r4
 8002960:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002964:	80a5      	strh	r5, [r4, #4]
 8002966:	60a6      	str	r6, [r4, #8]
 8002968:	f002 fa58 	bl	8004e1c <TIM_OC4Init>
 800296c:	2108      	movs	r1, #8
 800296e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002972:	f002 fb5d 	bl	8005030 <TIM_OC4PreloadConfig>
 8002976:	4629      	mov	r1, r5
 8002978:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800297c:	f002 f979 	bl	8004c72 <TIM_ARRPreloadConfig>
 8002980:	4629      	mov	r1, r5
 8002982:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002986:	f002 fd10 	bl	80053aa <TIM_CtrlPWMOutputs>
 800298a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800298e:	4629      	mov	r1, r5
 8002990:	f002 f991 	bl	8004cb6 <TIM_Cmd>
 8002994:	b005      	add	sp, #20
 8002996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002998:	20000034 	.word	0x20000034
 800299c:	000493e0 	.word	0x000493e0
 80029a0:	2000017c 	.word	0x2000017c

080029a4 <TIM3_PWM_Configuration>:
 80029a4:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80029a8:	4b2d      	ldr	r3, [pc, #180]	; (8002a60 <TIM3_PWM_Configuration+0xbc>)
 80029aa:	a801      	add	r0, sp, #4
 80029ac:	681c      	ldr	r4, [r3, #0]
 80029ae:	4b2d      	ldr	r3, [pc, #180]	; (8002a64 <TIM3_PWM_Configuration+0xc0>)
 80029b0:	4d2d      	ldr	r5, [pc, #180]	; (8002a68 <TIM3_PWM_Configuration+0xc4>)
 80029b2:	fbb4 f4f3 	udiv	r4, r4, r3
 80029b6:	3c01      	subs	r4, #1
 80029b8:	f002 f91a 	bl	8004bf0 <TIM_TimeBaseStructInit>
 80029bc:	f8ad 4004 	strh.w	r4, [sp, #4]
 80029c0:	4c2a      	ldr	r4, [pc, #168]	; (8002a6c <TIM3_PWM_Configuration+0xc8>)
 80029c2:	2700      	movs	r7, #0
 80029c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029c8:	4620      	mov	r0, r4
 80029ca:	a901      	add	r1, sp, #4
 80029cc:	9302      	str	r3, [sp, #8]
 80029ce:	f8ad 700c 	strh.w	r7, [sp, #12]
 80029d2:	f8ad 7006 	strh.w	r7, [sp, #6]
 80029d6:	f002 f8c5 	bl	8004b64 <TIM_TimeBaseInit>
 80029da:	842f      	strh	r7, [r5, #32]
 80029dc:	f105 0714 	add.w	r7, r5, #20
 80029e0:	2360      	movs	r3, #96	; 0x60
 80029e2:	2601      	movs	r6, #1
 80029e4:	f44f 7896 	mov.w	r8, #300	; 0x12c
 80029e8:	4620      	mov	r0, r4
 80029ea:	4639      	mov	r1, r7
 80029ec:	616b      	str	r3, [r5, #20]
 80029ee:	832e      	strh	r6, [r5, #24]
 80029f0:	f8c5 801c 	str.w	r8, [r5, #28]
 80029f4:	f002 f96b 	bl	8004cce <TIM_OC1Init>
 80029f8:	4620      	mov	r0, r4
 80029fa:	2108      	movs	r1, #8
 80029fc:	f002 fb05 	bl	800500a <TIM_OC1PreloadConfig>
 8002a00:	4620      	mov	r0, r4
 8002a02:	4639      	mov	r1, r7
 8002a04:	832e      	strh	r6, [r5, #24]
 8002a06:	f8c5 801c 	str.w	r8, [r5, #28]
 8002a0a:	f002 f99d 	bl	8004d48 <TIM_OC2Init>
 8002a0e:	4620      	mov	r0, r4
 8002a10:	2108      	movs	r1, #8
 8002a12:	f002 fb00 	bl	8005016 <TIM_OC2PreloadConfig>
 8002a16:	4620      	mov	r0, r4
 8002a18:	4639      	mov	r1, r7
 8002a1a:	832e      	strh	r6, [r5, #24]
 8002a1c:	f8c5 801c 	str.w	r8, [r5, #28]
 8002a20:	f002 f9c8 	bl	8004db4 <TIM_OC3Init>
 8002a24:	4620      	mov	r0, r4
 8002a26:	2108      	movs	r1, #8
 8002a28:	f002 fafc 	bl	8005024 <TIM_OC3PreloadConfig>
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	4639      	mov	r1, r7
 8002a30:	832e      	strh	r6, [r5, #24]
 8002a32:	f8c5 801c 	str.w	r8, [r5, #28]
 8002a36:	f002 f9f1 	bl	8004e1c <TIM_OC4Init>
 8002a3a:	4620      	mov	r0, r4
 8002a3c:	2108      	movs	r1, #8
 8002a3e:	f002 faf7 	bl	8005030 <TIM_OC4PreloadConfig>
 8002a42:	4620      	mov	r0, r4
 8002a44:	4631      	mov	r1, r6
 8002a46:	f002 f914 	bl	8004c72 <TIM_ARRPreloadConfig>
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	4631      	mov	r1, r6
 8002a4e:	f002 fcac 	bl	80053aa <TIM_CtrlPWMOutputs>
 8002a52:	4620      	mov	r0, r4
 8002a54:	4631      	mov	r1, r6
 8002a56:	f002 f92e 	bl	8004cb6 <TIM_Cmd>
 8002a5a:	e8bd 81ff 	ldmia.w	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000034 	.word	0x20000034
 8002a64:	000493e0 	.word	0x000493e0
 8002a68:	2000017c 	.word	0x2000017c
 8002a6c:	40000400 	.word	0x40000400

08002a70 <TIM4_Configuration>:
 8002a70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002a72:	4b0f      	ldr	r3, [pc, #60]	; (8002ab0 <TIM4_Configuration+0x40>)
 8002a74:	a801      	add	r0, sp, #4
 8002a76:	681c      	ldr	r4, [r3, #0]
 8002a78:	f24c 3350 	movw	r3, #50000	; 0xc350
 8002a7c:	fbb4 f4f3 	udiv	r4, r4, r3
 8002a80:	3c01      	subs	r4, #1
 8002a82:	f002 f8b5 	bl	8004bf0 <TIM_TimeBaseStructInit>
 8002a86:	f8ad 4004 	strh.w	r4, [sp, #4]
 8002a8a:	4c0a      	ldr	r4, [pc, #40]	; (8002ab4 <TIM4_Configuration+0x44>)
 8002a8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a90:	9302      	str	r3, [sp, #8]
 8002a92:	4620      	mov	r0, r4
 8002a94:	2300      	movs	r3, #0
 8002a96:	a901      	add	r1, sp, #4
 8002a98:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002a9c:	f8ad 3006 	strh.w	r3, [sp, #6]
 8002aa0:	f002 f860 	bl	8004b64 <TIM_TimeBaseInit>
 8002aa4:	4620      	mov	r0, r4
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	f002 f905 	bl	8004cb6 <TIM_Cmd>
 8002aac:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000034 	.word	0x20000034
 8002ab4:	40000800 	.word	0x40000800

08002ab8 <getEXTI_Config>:
 8002ab8:	4800      	ldr	r0, [pc, #0]	; (8002abc <getEXTI_Config+0x4>)
 8002aba:	4770      	bx	lr
 8002abc:	200001a4 	.word	0x200001a4

08002ac0 <EXTI_Configuration>:
 8002ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	210c      	movs	r1, #12
 8002ac8:	4c21      	ldr	r4, [pc, #132]	; (8002b50 <EXTI_Configuration+0x90>)
 8002aca:	f001 ff5d 	bl	8004988 <SYSCFG_EXTILineConfig>
 8002ace:	2003      	movs	r0, #3
 8002ad0:	210d      	movs	r1, #13
 8002ad2:	f001 ff59 	bl	8004988 <SYSCFG_EXTILineConfig>
 8002ad6:	2003      	movs	r0, #3
 8002ad8:	210e      	movs	r1, #14
 8002ada:	f001 ff55 	bl	8004988 <SYSCFG_EXTILineConfig>
 8002ade:	f104 0528 	add.w	r5, r4, #40	; 0x28
 8002ae2:	210f      	movs	r1, #15
 8002ae4:	2003      	movs	r0, #3
 8002ae6:	f001 ff4f 	bl	8004988 <SYSCFG_EXTILineConfig>
 8002aea:	f04f 0800 	mov.w	r8, #0
 8002aee:	2710      	movs	r7, #16
 8002af0:	2601      	movs	r6, #1
 8002af2:	230c      	movs	r3, #12
 8002af4:	4628      	mov	r0, r5
 8002af6:	62a3      	str	r3, [r4, #40]	; 0x28
 8002af8:	f884 802c 	strb.w	r8, [r4, #44]	; 0x2c
 8002afc:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
 8002b00:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
 8002b04:	f000 fe36 	bl	8003774 <EXTI_Init>
 8002b08:	230d      	movs	r3, #13
 8002b0a:	4628      	mov	r0, r5
 8002b0c:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b0e:	f884 802c 	strb.w	r8, [r4, #44]	; 0x2c
 8002b12:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
 8002b16:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
 8002b1a:	f000 fe2b 	bl	8003774 <EXTI_Init>
 8002b1e:	230e      	movs	r3, #14
 8002b20:	4628      	mov	r0, r5
 8002b22:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b24:	f884 802c 	strb.w	r8, [r4, #44]	; 0x2c
 8002b28:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
 8002b2c:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
 8002b30:	f000 fe20 	bl	8003774 <EXTI_Init>
 8002b34:	230f      	movs	r3, #15
 8002b36:	4628      	mov	r0, r5
 8002b38:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b3a:	f884 802c 	strb.w	r8, [r4, #44]	; 0x2c
 8002b3e:	f884 702d 	strb.w	r7, [r4, #45]	; 0x2d
 8002b42:	f884 602e 	strb.w	r6, [r4, #46]	; 0x2e
 8002b46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b4a:	f000 be13 	b.w	8003774 <EXTI_Init>
 8002b4e:	bf00      	nop
 8002b50:	2000017c 	.word	0x2000017c

08002b54 <ADC_Configuration>:
 8002b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b56:	b097      	sub	sp, #92	; 0x5c
 8002b58:	2400      	movs	r4, #0
 8002b5a:	a80e      	add	r0, sp, #56	; 0x38
 8002b5c:	f8ad 4006 	strh.w	r4, [sp, #6]
 8002b60:	f000 f9de 	bl	8002f20 <ADC_StructInit>
 8002b64:	2101      	movs	r1, #1
 8002b66:	4830      	ldr	r0, [pc, #192]	; (8002c28 <ADC_Configuration+0xd4>)
 8002b68:	f000 fa63 	bl	8003032 <ADC_VoltageRegulatorCmd>
 8002b6c:	200a      	movs	r0, #10
 8002b6e:	f7fe fbf3 	bl	8001358 <Delay>
 8002b72:	482d      	ldr	r0, [pc, #180]	; (8002c28 <ADC_Configuration+0xd4>)
 8002b74:	4621      	mov	r1, r4
 8002b76:	f000 fa48 	bl	800300a <ADC_SelectCalibrationMode>
 8002b7a:	482b      	ldr	r0, [pc, #172]	; (8002c28 <ADC_Configuration+0xd4>)
 8002b7c:	f000 fa3a 	bl	8002ff4 <ADC_StartCalibration>
 8002b80:	4829      	ldr	r0, [pc, #164]	; (8002c28 <ADC_Configuration+0xd4>)
 8002b82:	f000 fa4a 	bl	800301a <ADC_GetCalibrationStatus>
 8002b86:	4604      	mov	r4, r0
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	d1f9      	bne.n	8002b80 <ADC_Configuration+0x2c>
 8002b8c:	4826      	ldr	r0, [pc, #152]	; (8002c28 <ADC_Configuration+0xd4>)
 8002b8e:	f000 fa36 	bl	8002ffe <ADC_GetCalibrationValue>
 8002b92:	2605      	movs	r6, #5
 8002b94:	f8ad 0006 	strh.w	r0, [sp, #6]
 8002b98:	a902      	add	r1, sp, #8
 8002b9a:	4823      	ldr	r0, [pc, #140]	; (8002c28 <ADC_Configuration+0xd4>)
 8002b9c:	9403      	str	r4, [sp, #12]
 8002b9e:	9404      	str	r4, [sp, #16]
 8002ba0:	9405      	str	r4, [sp, #20]
 8002ba2:	f88d 4018 	strb.w	r4, [sp, #24]
 8002ba6:	9602      	str	r6, [sp, #8]
 8002ba8:	f000 f9e4 	bl	8002f74 <ADC_CommonInit>
 8002bac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bb0:	2503      	movs	r5, #3
 8002bb2:	930e      	str	r3, [sp, #56]	; 0x38
 8002bb4:	481c      	ldr	r0, [pc, #112]	; (8002c28 <ADC_Configuration+0xd4>)
 8002bb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bba:	a90e      	add	r1, sp, #56	; 0x38
 8002bbc:	9314      	str	r3, [sp, #80]	; 0x50
 8002bbe:	940f      	str	r4, [sp, #60]	; 0x3c
 8002bc0:	9410      	str	r4, [sp, #64]	; 0x40
 8002bc2:	9411      	str	r4, [sp, #68]	; 0x44
 8002bc4:	9412      	str	r4, [sp, #72]	; 0x48
 8002bc6:	9413      	str	r4, [sp, #76]	; 0x4c
 8002bc8:	270b      	movs	r7, #11
 8002bca:	f88d 5054 	strb.w	r5, [sp, #84]	; 0x54
 8002bce:	f000 f989 	bl	8002ee4 <ADC_Init>
 8002bd2:	9407      	str	r4, [sp, #28]
 8002bd4:	9408      	str	r4, [sp, #32]
 8002bd6:	4814      	ldr	r0, [pc, #80]	; (8002c28 <ADC_Configuration+0xd4>)
 8002bd8:	240c      	movs	r4, #12
 8002bda:	a907      	add	r1, sp, #28
 8002bdc:	f88d 5024 	strb.w	r5, [sp, #36]	; 0x24
 8002be0:	960a      	str	r6, [sp, #40]	; 0x28
 8002be2:	970b      	str	r7, [sp, #44]	; 0x2c
 8002be4:	940c      	str	r4, [sp, #48]	; 0x30
 8002be6:	f000 f9a6 	bl	8002f36 <ADC_InjectedInit>
 8002bea:	480f      	ldr	r0, [pc, #60]	; (8002c28 <ADC_Configuration+0xd4>)
 8002bec:	4631      	mov	r1, r6
 8002bee:	462a      	mov	r2, r5
 8002bf0:	f000 fc1b 	bl	800342a <ADC_InjectedChannelSampleTimeConfig>
 8002bf4:	480c      	ldr	r0, [pc, #48]	; (8002c28 <ADC_Configuration+0xd4>)
 8002bf6:	4639      	mov	r1, r7
 8002bf8:	462a      	mov	r2, r5
 8002bfa:	f000 fc16 	bl	800342a <ADC_InjectedChannelSampleTimeConfig>
 8002bfe:	480a      	ldr	r0, [pc, #40]	; (8002c28 <ADC_Configuration+0xd4>)
 8002c00:	4621      	mov	r1, r4
 8002c02:	462a      	mov	r2, r5
 8002c04:	f000 fc11 	bl	800342a <ADC_InjectedChannelSampleTimeConfig>
 8002c08:	4807      	ldr	r0, [pc, #28]	; (8002c28 <ADC_Configuration+0xd4>)
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	f000 f9e9 	bl	8002fe2 <ADC_Cmd>
 8002c10:	4805      	ldr	r0, [pc, #20]	; (8002c28 <ADC_Configuration+0xd4>)
 8002c12:	2101      	movs	r1, #1
 8002c14:	f000 fc64 	bl	80034e0 <ADC_GetFlagStatus>
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	d0f9      	beq.n	8002c10 <ADC_Configuration+0xbc>
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <ADC_Configuration+0xd4>)
 8002c1e:	f000 fb53 	bl	80032c8 <ADC_StartConversion>
 8002c22:	b017      	add	sp, #92	; 0x5c
 8002c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c26:	bf00      	nop
 8002c28:	50000100 	.word	0x50000100

08002c2c <NMI_Handler>:
 8002c2c:	4770      	bx	lr

08002c2e <HardFault_Handler>:
 8002c2e:	e7fe      	b.n	8002c2e <HardFault_Handler>

08002c30 <MemManage_Handler>:
 8002c30:	e7fe      	b.n	8002c30 <MemManage_Handler>

08002c32 <BusFault_Handler>:
 8002c32:	e7fe      	b.n	8002c32 <BusFault_Handler>

08002c34 <UsageFault_Handler>:
 8002c34:	e7fe      	b.n	8002c34 <UsageFault_Handler>

08002c36 <DebugMon_Handler>:
 8002c36:	4770      	bx	lr

08002c38 <USART2_IRQHandler>:
 8002c38:	b538      	push	{r3, r4, r5, lr}
 8002c3a:	4816      	ldr	r0, [pc, #88]	; (8002c94 <USART2_IRQHandler+0x5c>)
 8002c3c:	4916      	ldr	r1, [pc, #88]	; (8002c98 <USART2_IRQHandler+0x60>)
 8002c3e:	f002 fed6 	bl	80059ee <USART_GetITStatus>
 8002c42:	b1e0      	cbz	r0, 8002c7e <USART2_IRQHandler+0x46>
 8002c44:	4c15      	ldr	r4, [pc, #84]	; (8002c9c <USART2_IRQHandler+0x64>)
 8002c46:	4813      	ldr	r0, [pc, #76]	; (8002c94 <USART2_IRQHandler+0x5c>)
 8002c48:	7825      	ldrb	r5, [r4, #0]
 8002c4a:	f002 fdf0 	bl	800582e <USART_ReceiveData>
 8002c4e:	7823      	ldrb	r3, [r4, #0]
 8002c50:	1965      	adds	r5, r4, r5
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	7068      	strb	r0, [r5, #1]
 8002c56:	d905      	bls.n	8002c64 <USART2_IRQHandler+0x2c>
 8002c58:	1c60      	adds	r0, r4, #1
 8002c5a:	2137      	movs	r1, #55	; 0x37
 8002c5c:	f7ff fb1c 	bl	8002298 <CalcRXValues>
 8002c60:	2300      	movs	r3, #0
 8002c62:	e003      	b.n	8002c6c <USART2_IRQHandler+0x34>
 8002c64:	7862      	ldrb	r2, [r4, #1]
 8002c66:	2a41      	cmp	r2, #65	; 0x41
 8002c68:	d102      	bne.n	8002c70 <USART2_IRQHandler+0x38>
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	7023      	strb	r3, [r4, #0]
 8002c6e:	e006      	b.n	8002c7e <USART2_IRQHandler+0x46>
 8002c70:	2300      	movs	r3, #0
 8002c72:	7023      	strb	r3, [r4, #0]
 8002c74:	7063      	strb	r3, [r4, #1]
 8002c76:	70a3      	strb	r3, [r4, #2]
 8002c78:	70e3      	strb	r3, [r4, #3]
 8002c7a:	7123      	strb	r3, [r4, #4]
 8002c7c:	7163      	strb	r3, [r4, #5]
 8002c7e:	4805      	ldr	r0, [pc, #20]	; (8002c94 <USART2_IRQHandler+0x5c>)
 8002c80:	4905      	ldr	r1, [pc, #20]	; (8002c98 <USART2_IRQHandler+0x60>)
 8002c82:	f002 fed1 	bl	8005a28 <USART_ClearITPendingBit>
 8002c86:	4803      	ldr	r0, [pc, #12]	; (8002c94 <USART2_IRQHandler+0x5c>)
 8002c88:	4903      	ldr	r1, [pc, #12]	; (8002c98 <USART2_IRQHandler+0x60>)
 8002c8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c8e:	f002 beac 	b.w	80059ea <USART_ClearFlag>
 8002c92:	bf00      	nop
 8002c94:	40004400 	.word	0x40004400
 8002c98:	00050105 	.word	0x00050105
 8002c9c:	200001ac 	.word	0x200001ac

08002ca0 <disableEXTI>:
 8002ca0:	b510      	push	{r4, lr}
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	f7ff ff08 	bl	8002ab8 <getEXTI_Config>
 8002ca8:	6004      	str	r4, [r0, #0]
 8002caa:	f7ff ff05 	bl	8002ab8 <getEXTI_Config>
 8002cae:	2300      	movs	r3, #0
 8002cb0:	7183      	strb	r3, [r0, #6]
 8002cb2:	f7ff ff01 	bl	8002ab8 <getEXTI_Config>
 8002cb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cba:	f000 bd5b 	b.w	8003774 <EXTI_Init>

08002cbe <enableEXTI>:
 8002cbe:	b510      	push	{r4, lr}
 8002cc0:	4604      	mov	r4, r0
 8002cc2:	f7ff fef9 	bl	8002ab8 <getEXTI_Config>
 8002cc6:	6004      	str	r4, [r0, #0]
 8002cc8:	f7ff fef6 	bl	8002ab8 <getEXTI_Config>
 8002ccc:	2301      	movs	r3, #1
 8002cce:	7183      	strb	r3, [r0, #6]
 8002cd0:	f7ff fef2 	bl	8002ab8 <getEXTI_Config>
 8002cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cd8:	f000 bd4c 	b.w	8003774 <EXTI_Init>

08002cdc <EXTI15_10_IRQHandler>:
 8002cdc:	b510      	push	{r4, lr}
 8002cde:	4b4f      	ldr	r3, [pc, #316]	; (8002e1c <EXTI15_10_IRQHandler+0x140>)
 8002ce0:	799a      	ldrb	r2, [r3, #6]
 8002ce2:	2a03      	cmp	r2, #3
 8002ce4:	f200 8082 	bhi.w	8002dec <EXTI15_10_IRQHandler+0x110>
 8002ce8:	e8df f002 	tbb	[pc, r2]
 8002cec:	5c3f2002 	.word	0x5c3f2002
 8002cf0:	200c      	movs	r0, #12
 8002cf2:	f000 fdf5 	bl	80038e0 <EXTI_GetITStatus>
 8002cf6:	2801      	cmp	r0, #1
 8002cf8:	f040 8082 	bne.w	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002cfc:	4848      	ldr	r0, [pc, #288]	; (8002e20 <EXTI15_10_IRQHandler+0x144>)
 8002cfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d02:	f000 fec9 	bl	8003a98 <GPIO_ReadInputDataBit>
 8002d06:	2801      	cmp	r0, #1
 8002d08:	4c44      	ldr	r4, [pc, #272]	; (8002e1c <EXTI15_10_IRQHandler+0x140>)
 8002d0a:	d100      	bne.n	8002d0e <EXTI15_10_IRQHandler+0x32>
 8002d0c:	e057      	b.n	8002dbe <EXTI15_10_IRQHandler+0xe2>
 8002d0e:	79a2      	ldrb	r2, [r4, #6]
 8002d10:	79e3      	ldrb	r3, [r4, #7]
 8002d12:	3201      	adds	r2, #1
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d173      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002d18:	4842      	ldr	r0, [pc, #264]	; (8002e24 <EXTI15_10_IRQHandler+0x148>)
 8002d1a:	71a3      	strb	r3, [r4, #6]
 8002d1c:	f001 ff80 	bl	8004c20 <TIM_GetCounter>
 8002d20:	72a0      	strb	r0, [r4, #10]
 8002d22:	200c      	movs	r0, #12
 8002d24:	f7ff ffbc 	bl	8002ca0 <disableEXTI>
 8002d28:	200d      	movs	r0, #13
 8002d2a:	e01b      	b.n	8002d64 <EXTI15_10_IRQHandler+0x88>
 8002d2c:	200d      	movs	r0, #13
 8002d2e:	f000 fdd7 	bl	80038e0 <EXTI_GetITStatus>
 8002d32:	2801      	cmp	r0, #1
 8002d34:	d164      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002d36:	483a      	ldr	r0, [pc, #232]	; (8002e20 <EXTI15_10_IRQHandler+0x144>)
 8002d38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d3c:	f000 feac 	bl	8003a98 <GPIO_ReadInputDataBit>
 8002d40:	2801      	cmp	r0, #1
 8002d42:	4c36      	ldr	r4, [pc, #216]	; (8002e1c <EXTI15_10_IRQHandler+0x140>)
 8002d44:	d100      	bne.n	8002d48 <EXTI15_10_IRQHandler+0x6c>
 8002d46:	e03a      	b.n	8002dbe <EXTI15_10_IRQHandler+0xe2>
 8002d48:	79a2      	ldrb	r2, [r4, #6]
 8002d4a:	79e3      	ldrb	r3, [r4, #7]
 8002d4c:	3201      	adds	r2, #1
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d156      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002d52:	4834      	ldr	r0, [pc, #208]	; (8002e24 <EXTI15_10_IRQHandler+0x148>)
 8002d54:	71a3      	strb	r3, [r4, #6]
 8002d56:	f001 ff63 	bl	8004c20 <TIM_GetCounter>
 8002d5a:	72e0      	strb	r0, [r4, #11]
 8002d5c:	200d      	movs	r0, #13
 8002d5e:	f7ff ff9f 	bl	8002ca0 <disableEXTI>
 8002d62:	200e      	movs	r0, #14
 8002d64:	f7ff ffab 	bl	8002cbe <enableEXTI>
 8002d68:	e04a      	b.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002d6a:	200e      	movs	r0, #14
 8002d6c:	f000 fdb8 	bl	80038e0 <EXTI_GetITStatus>
 8002d70:	2801      	cmp	r0, #1
 8002d72:	d145      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002d74:	482a      	ldr	r0, [pc, #168]	; (8002e20 <EXTI15_10_IRQHandler+0x144>)
 8002d76:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d7a:	f000 fe8d 	bl	8003a98 <GPIO_ReadInputDataBit>
 8002d7e:	2801      	cmp	r0, #1
 8002d80:	4c26      	ldr	r4, [pc, #152]	; (8002e1c <EXTI15_10_IRQHandler+0x140>)
 8002d82:	d100      	bne.n	8002d86 <EXTI15_10_IRQHandler+0xaa>
 8002d84:	e01b      	b.n	8002dbe <EXTI15_10_IRQHandler+0xe2>
 8002d86:	79a2      	ldrb	r2, [r4, #6]
 8002d88:	79e3      	ldrb	r3, [r4, #7]
 8002d8a:	3201      	adds	r2, #1
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d137      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002d90:	4824      	ldr	r0, [pc, #144]	; (8002e24 <EXTI15_10_IRQHandler+0x148>)
 8002d92:	71a3      	strb	r3, [r4, #6]
 8002d94:	f001 ff44 	bl	8004c20 <TIM_GetCounter>
 8002d98:	7320      	strb	r0, [r4, #12]
 8002d9a:	200e      	movs	r0, #14
 8002d9c:	f7ff ff80 	bl	8002ca0 <disableEXTI>
 8002da0:	200f      	movs	r0, #15
 8002da2:	e7df      	b.n	8002d64 <EXTI15_10_IRQHandler+0x88>
 8002da4:	200f      	movs	r0, #15
 8002da6:	f000 fd9b 	bl	80038e0 <EXTI_GetITStatus>
 8002daa:	2801      	cmp	r0, #1
 8002dac:	d128      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002dae:	481c      	ldr	r0, [pc, #112]	; (8002e20 <EXTI15_10_IRQHandler+0x144>)
 8002db0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002db4:	f000 fe70 	bl	8003a98 <GPIO_ReadInputDataBit>
 8002db8:	2801      	cmp	r0, #1
 8002dba:	4c18      	ldr	r4, [pc, #96]	; (8002e1c <EXTI15_10_IRQHandler+0x140>)
 8002dbc:	d107      	bne.n	8002dce <EXTI15_10_IRQHandler+0xf2>
 8002dbe:	79e3      	ldrb	r3, [r4, #7]
 8002dc0:	4818      	ldr	r0, [pc, #96]	; (8002e24 <EXTI15_10_IRQHandler+0x148>)
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	71e3      	strb	r3, [r4, #7]
 8002dc8:	f001 ff26 	bl	8004c18 <TIM_SetCounter>
 8002dcc:	e018      	b.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002dce:	79a2      	ldrb	r2, [r4, #6]
 8002dd0:	79e3      	ldrb	r3, [r4, #7]
 8002dd2:	3201      	adds	r2, #1
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d113      	bne.n	8002e00 <EXTI15_10_IRQHandler+0x124>
 8002dd8:	4812      	ldr	r0, [pc, #72]	; (8002e24 <EXTI15_10_IRQHandler+0x148>)
 8002dda:	71a3      	strb	r3, [r4, #6]
 8002ddc:	f001 ff20 	bl	8004c20 <TIM_GetCounter>
 8002de0:	7360      	strb	r0, [r4, #13]
 8002de2:	200f      	movs	r0, #15
 8002de4:	f7ff ff5c 	bl	8002ca0 <disableEXTI>
 8002de8:	200c      	movs	r0, #12
 8002dea:	e7bb      	b.n	8002d64 <EXTI15_10_IRQHandler+0x88>
 8002dec:	2100      	movs	r1, #0
 8002dee:	480d      	ldr	r0, [pc, #52]	; (8002e24 <EXTI15_10_IRQHandler+0x148>)
 8002df0:	7199      	strb	r1, [r3, #6]
 8002df2:	71d9      	strb	r1, [r3, #7]
 8002df4:	f001 ff10 	bl	8004c18 <TIM_SetCounter>
 8002df8:	480b      	ldr	r0, [pc, #44]	; (8002e28 <EXTI15_10_IRQHandler+0x14c>)
 8002dfa:	214b      	movs	r1, #75	; 0x4b
 8002dfc:	f7ff fa4c 	bl	8002298 <CalcRXValues>
 8002e00:	200c      	movs	r0, #12
 8002e02:	f000 fd85 	bl	8003910 <EXTI_ClearITPendingBit>
 8002e06:	200d      	movs	r0, #13
 8002e08:	f000 fd82 	bl	8003910 <EXTI_ClearITPendingBit>
 8002e0c:	200e      	movs	r0, #14
 8002e0e:	f000 fd7f 	bl	8003910 <EXTI_ClearITPendingBit>
 8002e12:	200f      	movs	r0, #15
 8002e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e18:	f000 bd7a 	b.w	8003910 <EXTI_ClearITPendingBit>
 8002e1c:	200001ac 	.word	0x200001ac
 8002e20:	48000c00 	.word	0x48000c00
 8002e24:	40000800 	.word	0x40000800
 8002e28:	200001b4 	.word	0x200001b4

08002e2c <Usart2Put>:
 8002e2c:	4601      	mov	r1, r0
 8002e2e:	b508      	push	{r3, lr}
 8002e30:	4804      	ldr	r0, [pc, #16]	; (8002e44 <Usart2Put+0x18>)
 8002e32:	f002 fcf8 	bl	8005826 <USART_SendData>
 8002e36:	4803      	ldr	r0, [pc, #12]	; (8002e44 <Usart2Put+0x18>)
 8002e38:	2140      	movs	r1, #64	; 0x40
 8002e3a:	f002 fdd0 	bl	80059de <USART_GetFlagStatus>
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	d0f9      	beq.n	8002e36 <Usart2Put+0xa>
 8002e42:	bd08      	pop	{r3, pc}
 8002e44:	40004400 	.word	0x40004400

08002e48 <Usart3Put>:
 8002e48:	4601      	mov	r1, r0
 8002e4a:	b508      	push	{r3, lr}
 8002e4c:	4804      	ldr	r0, [pc, #16]	; (8002e60 <Usart3Put+0x18>)
 8002e4e:	f002 fcea 	bl	8005826 <USART_SendData>
 8002e52:	4803      	ldr	r0, [pc, #12]	; (8002e60 <Usart3Put+0x18>)
 8002e54:	2140      	movs	r1, #64	; 0x40
 8002e56:	f002 fdc2 	bl	80059de <USART_GetFlagStatus>
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d0f9      	beq.n	8002e52 <Usart3Put+0xa>
 8002e5e:	bd08      	pop	{r3, pc}
 8002e60:	40004800 	.word	0x40004800

08002e64 <Usart3Get>:
 8002e64:	b508      	push	{r3, lr}
 8002e66:	4805      	ldr	r0, [pc, #20]	; (8002e7c <Usart3Get+0x18>)
 8002e68:	2120      	movs	r1, #32
 8002e6a:	f002 fdb8 	bl	80059de <USART_GetFlagStatus>
 8002e6e:	2800      	cmp	r0, #0
 8002e70:	d0f9      	beq.n	8002e66 <Usart3Get+0x2>
 8002e72:	4802      	ldr	r0, [pc, #8]	; (8002e7c <Usart3Get+0x18>)
 8002e74:	f002 fcdb 	bl	800582e <USART_ReceiveData>
 8002e78:	b2c0      	uxtb	r0, r0
 8002e7a:	bd08      	pop	{r3, pc}
 8002e7c:	40004800 	.word	0x40004800

08002e80 <InttoBuffer>:
 8002e80:	0e0b      	lsrs	r3, r1, #24
 8002e82:	7003      	strb	r3, [r0, #0]
 8002e84:	0c0b      	lsrs	r3, r1, #16
 8002e86:	7043      	strb	r3, [r0, #1]
 8002e88:	0a0b      	lsrs	r3, r1, #8
 8002e8a:	7083      	strb	r3, [r0, #2]
 8002e8c:	70c1      	strb	r1, [r0, #3]
 8002e8e:	4770      	bx	lr

08002e90 <setup_xBeeS6>:
 8002e90:	2000      	movs	r0, #0
 8002e92:	4770      	bx	lr

08002e94 <ADC_DeInit>:
 8002e94:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002e98:	b508      	push	{r3, lr}
 8002e9a:	d002      	beq.n	8002ea2 <ADC_DeInit+0xe>
 8002e9c:	4b0f      	ldr	r3, [pc, #60]	; (8002edc <ADC_DeInit+0x48>)
 8002e9e:	4298      	cmp	r0, r3
 8002ea0:	d107      	bne.n	8002eb2 <ADC_DeInit+0x1e>
 8002ea2:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002ea6:	2101      	movs	r1, #1
 8002ea8:	f001 faba 	bl	8004420 <RCC_AHBPeriphResetCmd>
 8002eac:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002eb0:	e00d      	b.n	8002ece <ADC_DeInit+0x3a>
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ee0 <ADC_DeInit+0x4c>)
 8002eb4:	4298      	cmp	r0, r3
 8002eb6:	d003      	beq.n	8002ec0 <ADC_DeInit+0x2c>
 8002eb8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002ebc:	4298      	cmp	r0, r3
 8002ebe:	d10b      	bne.n	8002ed8 <ADC_DeInit+0x44>
 8002ec0:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	f001 faab 	bl	8004420 <RCC_AHBPeriphResetCmd>
 8002eca:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002ece:	2100      	movs	r1, #0
 8002ed0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002ed4:	f001 baa4 	b.w	8004420 <RCC_AHBPeriphResetCmd>
 8002ed8:	bd08      	pop	{r3, pc}
 8002eda:	bf00      	nop
 8002edc:	50000100 	.word	0x50000100
 8002ee0:	50000400 	.word	0x50000400

08002ee4 <ADC_Init>:
 8002ee4:	68c2      	ldr	r2, [r0, #12]
 8002ee6:	4b0d      	ldr	r3, [pc, #52]	; (8002f1c <ADC_Init+0x38>)
 8002ee8:	b510      	push	{r4, lr}
 8002eea:	4013      	ands	r3, r2
 8002eec:	e891 0014 	ldmia.w	r1, {r2, r4}
 8002ef0:	4314      	orrs	r4, r2
 8002ef2:	688a      	ldr	r2, [r1, #8]
 8002ef4:	4314      	orrs	r4, r2
 8002ef6:	68ca      	ldr	r2, [r1, #12]
 8002ef8:	4314      	orrs	r4, r2
 8002efa:	690a      	ldr	r2, [r1, #16]
 8002efc:	4314      	orrs	r4, r2
 8002efe:	694a      	ldr	r2, [r1, #20]
 8002f00:	4314      	orrs	r4, r2
 8002f02:	698a      	ldr	r2, [r1, #24]
 8002f04:	4322      	orrs	r2, r4
 8002f06:	4313      	orrs	r3, r2
 8002f08:	60c3      	str	r3, [r0, #12]
 8002f0a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8002f0c:	7f0b      	ldrb	r3, [r1, #28]
 8002f0e:	f022 020f 	bic.w	r2, r2, #15
 8002f12:	3b01      	subs	r3, #1
 8002f14:	4313      	orrs	r3, r2
 8002f16:	6303      	str	r3, [r0, #48]	; 0x30
 8002f18:	bd10      	pop	{r4, pc}
 8002f1a:	bf00      	nop
 8002f1c:	fdffc007 	.word	0xfdffc007

08002f20 <ADC_StructInit>:
 8002f20:	2300      	movs	r3, #0
 8002f22:	6003      	str	r3, [r0, #0]
 8002f24:	6043      	str	r3, [r0, #4]
 8002f26:	6083      	str	r3, [r0, #8]
 8002f28:	60c3      	str	r3, [r0, #12]
 8002f2a:	6103      	str	r3, [r0, #16]
 8002f2c:	6143      	str	r3, [r0, #20]
 8002f2e:	6183      	str	r3, [r0, #24]
 8002f30:	2301      	movs	r3, #1
 8002f32:	7703      	strb	r3, [r0, #28]
 8002f34:	4770      	bx	lr

08002f36 <ADC_InjectedInit>:
 8002f36:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002f38:	684a      	ldr	r2, [r1, #4]
 8002f3a:	680b      	ldr	r3, [r1, #0]
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	68cb      	ldr	r3, [r1, #12]
 8002f40:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002f44:	690b      	ldr	r3, [r1, #16]
 8002f46:	ea42 3283 	orr.w	r2, r2, r3, lsl #14
 8002f4a:	694b      	ldr	r3, [r1, #20]
 8002f4c:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
 8002f50:	698b      	ldr	r3, [r1, #24]
 8002f52:	ea42 6383 	orr.w	r3, r2, r3, lsl #26
 8002f56:	7a0a      	ldrb	r2, [r1, #8]
 8002f58:	3a01      	subs	r2, #1
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002f5e:	4770      	bx	lr

08002f60 <ADC_InjectedStructInit>:
 8002f60:	2300      	movs	r3, #0
 8002f62:	6003      	str	r3, [r0, #0]
 8002f64:	6043      	str	r3, [r0, #4]
 8002f66:	2301      	movs	r3, #1
 8002f68:	7203      	strb	r3, [r0, #8]
 8002f6a:	60c3      	str	r3, [r0, #12]
 8002f6c:	6103      	str	r3, [r0, #16]
 8002f6e:	6143      	str	r3, [r0, #20]
 8002f70:	6183      	str	r3, [r0, #24]
 8002f72:	4770      	bx	lr

08002f74 <ADC_CommonInit>:
 8002f74:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002f78:	b510      	push	{r4, lr}
 8002f7a:	d002      	beq.n	8002f82 <ADC_CommonInit+0xe>
 8002f7c:	4b11      	ldr	r3, [pc, #68]	; (8002fc4 <ADC_CommonInit+0x50>)
 8002f7e:	4298      	cmp	r0, r3
 8002f80:	d101      	bne.n	8002f86 <ADC_CommonInit+0x12>
 8002f82:	4b11      	ldr	r3, [pc, #68]	; (8002fc8 <ADC_CommonInit+0x54>)
 8002f84:	e000      	b.n	8002f88 <ADC_CommonInit+0x14>
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <ADC_CommonInit+0x58>)
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	4b11      	ldr	r3, [pc, #68]	; (8002fd0 <ADC_CommonInit+0x5c>)
 8002f8c:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002f90:	ea02 0303 	and.w	r3, r2, r3
 8002f94:	e891 0014 	ldmia.w	r1, {r2, r4}
 8002f98:	ea44 0402 	orr.w	r4, r4, r2
 8002f9c:	688a      	ldr	r2, [r1, #8]
 8002f9e:	ea44 0402 	orr.w	r4, r4, r2
 8002fa2:	68ca      	ldr	r2, [r1, #12]
 8002fa4:	7c09      	ldrb	r1, [r1, #16]
 8002fa6:	ea44 3202 	orr.w	r2, r4, r2, lsl #12
 8002faa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002fae:	ea42 0303 	orr.w	r3, r2, r3
 8002fb2:	d002      	beq.n	8002fba <ADC_CommonInit+0x46>
 8002fb4:	4a03      	ldr	r2, [pc, #12]	; (8002fc4 <ADC_CommonInit+0x50>)
 8002fb6:	4290      	cmp	r0, r2
 8002fb8:	d101      	bne.n	8002fbe <ADC_CommonInit+0x4a>
 8002fba:	4a03      	ldr	r2, [pc, #12]	; (8002fc8 <ADC_CommonInit+0x54>)
 8002fbc:	e000      	b.n	8002fc0 <ADC_CommonInit+0x4c>
 8002fbe:	4a03      	ldr	r2, [pc, #12]	; (8002fcc <ADC_CommonInit+0x58>)
 8002fc0:	6093      	str	r3, [r2, #8]
 8002fc2:	bd10      	pop	{r4, pc}
 8002fc4:	50000100 	.word	0x50000100
 8002fc8:	50000300 	.word	0x50000300
 8002fcc:	50000700 	.word	0x50000700
 8002fd0:	fffc10e0 	.word	0xfffc10e0

08002fd4 <ADC_CommonStructInit>:
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	6003      	str	r3, [r0, #0]
 8002fd8:	6043      	str	r3, [r0, #4]
 8002fda:	6083      	str	r3, [r0, #8]
 8002fdc:	60c3      	str	r3, [r0, #12]
 8002fde:	7403      	strb	r3, [r0, #16]
 8002fe0:	4770      	bx	lr

08002fe2 <ADC_Cmd>:
 8002fe2:	6883      	ldr	r3, [r0, #8]
 8002fe4:	b111      	cbz	r1, 8002fec <ADC_Cmd+0xa>
 8002fe6:	f043 0301 	orr.w	r3, r3, #1
 8002fea:	e001      	b.n	8002ff0 <ADC_Cmd+0xe>
 8002fec:	f043 0302 	orr.w	r3, r3, #2
 8002ff0:	6083      	str	r3, [r0, #8]
 8002ff2:	4770      	bx	lr

08002ff4 <ADC_StartCalibration>:
 8002ff4:	6883      	ldr	r3, [r0, #8]
 8002ff6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ffa:	6083      	str	r3, [r0, #8]
 8002ffc:	4770      	bx	lr

08002ffe <ADC_GetCalibrationValue>:
 8002ffe:	f8d0 00b4 	ldr.w	r0, [r0, #180]	; 0xb4
 8003002:	4770      	bx	lr

08003004 <ADC_SetCalibrationValue>:
 8003004:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
 8003008:	4770      	bx	lr

0800300a <ADC_SelectCalibrationMode>:
 800300a:	6883      	ldr	r3, [r0, #8]
 800300c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003010:	6083      	str	r3, [r0, #8]
 8003012:	6883      	ldr	r3, [r0, #8]
 8003014:	4319      	orrs	r1, r3
 8003016:	6081      	str	r1, [r0, #8]
 8003018:	4770      	bx	lr

0800301a <ADC_GetCalibrationStatus>:
 800301a:	6880      	ldr	r0, [r0, #8]
 800301c:	0fc0      	lsrs	r0, r0, #31
 800301e:	4770      	bx	lr

08003020 <ADC_DisableCmd>:
 8003020:	6883      	ldr	r3, [r0, #8]
 8003022:	f043 0302 	orr.w	r3, r3, #2
 8003026:	6083      	str	r3, [r0, #8]
 8003028:	4770      	bx	lr

0800302a <ADC_GetDisableCmdStatus>:
 800302a:	6880      	ldr	r0, [r0, #8]
 800302c:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8003030:	4770      	bx	lr

08003032 <ADC_VoltageRegulatorCmd>:
 8003032:	6883      	ldr	r3, [r0, #8]
 8003034:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003038:	6083      	str	r3, [r0, #8]
 800303a:	6883      	ldr	r3, [r0, #8]
 800303c:	b111      	cbz	r1, 8003044 <ADC_VoltageRegulatorCmd+0x12>
 800303e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003042:	e001      	b.n	8003048 <ADC_VoltageRegulatorCmd+0x16>
 8003044:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003048:	6083      	str	r3, [r0, #8]
 800304a:	4770      	bx	lr

0800304c <ADC_SelectDifferentialMode>:
 800304c:	2301      	movs	r3, #1
 800304e:	b12a      	cbz	r2, 800305c <ADC_SelectDifferentialMode+0x10>
 8003050:	fa03 f301 	lsl.w	r3, r3, r1
 8003054:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8003058:	4313      	orrs	r3, r2
 800305a:	e005      	b.n	8003068 <ADC_SelectDifferentialMode+0x1c>
 800305c:	fa03 f301 	lsl.w	r3, r3, r1
 8003060:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8003064:	ea22 0303 	bic.w	r3, r2, r3
 8003068:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
 800306c:	4770      	bx	lr

0800306e <ADC_SelectQueueOfContextMode>:
 800306e:	68c3      	ldr	r3, [r0, #12]
 8003070:	b111      	cbz	r1, 8003078 <ADC_SelectQueueOfContextMode+0xa>
 8003072:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003076:	e001      	b.n	800307c <ADC_SelectQueueOfContextMode+0xe>
 8003078:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800307c:	60c3      	str	r3, [r0, #12]
 800307e:	4770      	bx	lr

08003080 <ADC_AutoDelayCmd>:
 8003080:	68c3      	ldr	r3, [r0, #12]
 8003082:	b111      	cbz	r1, 800308a <ADC_AutoDelayCmd+0xa>
 8003084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003088:	e001      	b.n	800308e <ADC_AutoDelayCmd+0xe>
 800308a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800308e:	60c3      	str	r3, [r0, #12]
 8003090:	4770      	bx	lr

08003092 <ADC_AnalogWatchdogCmd>:
 8003092:	68c3      	ldr	r3, [r0, #12]
 8003094:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8003098:	4319      	orrs	r1, r3
 800309a:	60c1      	str	r1, [r0, #12]
 800309c:	4770      	bx	lr

0800309e <ADC_AnalogWatchdog1ThresholdsConfig>:
 800309e:	6a03      	ldr	r3, [r0, #32]
 80030a0:	f023 637f 	bic.w	r3, r3, #267386880	; 0xff00000
 80030a4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80030a8:	6203      	str	r3, [r0, #32]
 80030aa:	6a03      	ldr	r3, [r0, #32]
 80030ac:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80030b0:	6201      	str	r1, [r0, #32]
 80030b2:	6a03      	ldr	r3, [r0, #32]
 80030b4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80030b8:	f023 030f 	bic.w	r3, r3, #15
 80030bc:	6203      	str	r3, [r0, #32]
 80030be:	6a03      	ldr	r3, [r0, #32]
 80030c0:	431a      	orrs	r2, r3
 80030c2:	6202      	str	r2, [r0, #32]
 80030c4:	4770      	bx	lr

080030c6 <ADC_AnalogWatchdog2ThresholdsConfig>:
 80030c6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80030c8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80030cc:	6243      	str	r3, [r0, #36]	; 0x24
 80030ce:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80030d0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80030d4:	6241      	str	r1, [r0, #36]	; 0x24
 80030d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80030d8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030dc:	6243      	str	r3, [r0, #36]	; 0x24
 80030de:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80030e0:	431a      	orrs	r2, r3
 80030e2:	6242      	str	r2, [r0, #36]	; 0x24
 80030e4:	4770      	bx	lr

080030e6 <ADC_AnalogWatchdog3ThresholdsConfig>:
 80030e6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80030e8:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80030ec:	6283      	str	r3, [r0, #40]	; 0x28
 80030ee:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80030f0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80030f4:	6281      	str	r1, [r0, #40]	; 0x28
 80030f6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80030f8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030fc:	6283      	str	r3, [r0, #40]	; 0x28
 80030fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003100:	431a      	orrs	r2, r3
 8003102:	6282      	str	r2, [r0, #40]	; 0x28
 8003104:	4770      	bx	lr

08003106 <ADC_AnalogWatchdog1SingleChannelConfig>:
 8003106:	68c3      	ldr	r3, [r0, #12]
 8003108:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800310c:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8003110:	60c1      	str	r1, [r0, #12]
 8003112:	4770      	bx	lr

08003114 <ADC_AnalogWatchdog2SingleChannelConfig>:
 8003114:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 8003118:	4b05      	ldr	r3, [pc, #20]	; (8003130 <ADC_AnalogWatchdog2SingleChannelConfig+0x1c>)
 800311a:	4013      	ands	r3, r2
 800311c:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 8003120:	4313      	orrs	r3, r2
 8003122:	2201      	movs	r2, #1
 8003124:	fa02 f101 	lsl.w	r1, r2, r1
 8003128:	430b      	orrs	r3, r1
 800312a:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
 800312e:	4770      	bx	lr
 8003130:	fff80001 	.word	0xfff80001

08003134 <ADC_AnalogWatchdog3SingleChannelConfig>:
 8003134:	f8d0 20a4 	ldr.w	r2, [r0, #164]	; 0xa4
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <ADC_AnalogWatchdog3SingleChannelConfig+0x1c>)
 800313a:	4013      	ands	r3, r2
 800313c:	f8d0 20a4 	ldr.w	r2, [r0, #164]	; 0xa4
 8003140:	4313      	orrs	r3, r2
 8003142:	2201      	movs	r2, #1
 8003144:	fa02 f101 	lsl.w	r1, r2, r1
 8003148:	430b      	orrs	r3, r1
 800314a:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
 800314e:	4770      	bx	lr
 8003150:	fff80001 	.word	0xfff80001

08003154 <ADC_TempSensorCmd>:
 8003154:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003158:	d002      	beq.n	8003160 <ADC_TempSensorCmd+0xc>
 800315a:	4b07      	ldr	r3, [pc, #28]	; (8003178 <ADC_TempSensorCmd+0x24>)
 800315c:	4298      	cmp	r0, r3
 800315e:	d101      	bne.n	8003164 <ADC_TempSensorCmd+0x10>
 8003160:	4b06      	ldr	r3, [pc, #24]	; (800317c <ADC_TempSensorCmd+0x28>)
 8003162:	e000      	b.n	8003166 <ADC_TempSensorCmd+0x12>
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <ADC_TempSensorCmd+0x2c>)
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	b111      	cbz	r1, 8003170 <ADC_TempSensorCmd+0x1c>
 800316a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800316e:	e001      	b.n	8003174 <ADC_TempSensorCmd+0x20>
 8003170:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003174:	609a      	str	r2, [r3, #8]
 8003176:	4770      	bx	lr
 8003178:	50000100 	.word	0x50000100
 800317c:	50000300 	.word	0x50000300
 8003180:	50000700 	.word	0x50000700

08003184 <ADC_VrefintCmd>:
 8003184:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003188:	d002      	beq.n	8003190 <ADC_VrefintCmd+0xc>
 800318a:	4b07      	ldr	r3, [pc, #28]	; (80031a8 <ADC_VrefintCmd+0x24>)
 800318c:	4298      	cmp	r0, r3
 800318e:	d101      	bne.n	8003194 <ADC_VrefintCmd+0x10>
 8003190:	4b06      	ldr	r3, [pc, #24]	; (80031ac <ADC_VrefintCmd+0x28>)
 8003192:	e000      	b.n	8003196 <ADC_VrefintCmd+0x12>
 8003194:	4b06      	ldr	r3, [pc, #24]	; (80031b0 <ADC_VrefintCmd+0x2c>)
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	b111      	cbz	r1, 80031a0 <ADC_VrefintCmd+0x1c>
 800319a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800319e:	e001      	b.n	80031a4 <ADC_VrefintCmd+0x20>
 80031a0:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80031a4:	609a      	str	r2, [r3, #8]
 80031a6:	4770      	bx	lr
 80031a8:	50000100 	.word	0x50000100
 80031ac:	50000300 	.word	0x50000300
 80031b0:	50000700 	.word	0x50000700

080031b4 <ADC_VbatCmd>:
 80031b4:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80031b8:	d002      	beq.n	80031c0 <ADC_VbatCmd+0xc>
 80031ba:	4b07      	ldr	r3, [pc, #28]	; (80031d8 <ADC_VbatCmd+0x24>)
 80031bc:	4298      	cmp	r0, r3
 80031be:	d101      	bne.n	80031c4 <ADC_VbatCmd+0x10>
 80031c0:	4b06      	ldr	r3, [pc, #24]	; (80031dc <ADC_VbatCmd+0x28>)
 80031c2:	e000      	b.n	80031c6 <ADC_VbatCmd+0x12>
 80031c4:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <ADC_VbatCmd+0x2c>)
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	b111      	cbz	r1, 80031d0 <ADC_VbatCmd+0x1c>
 80031ca:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80031ce:	e001      	b.n	80031d4 <ADC_VbatCmd+0x20>
 80031d0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80031d4:	609a      	str	r2, [r3, #8]
 80031d6:	4770      	bx	lr
 80031d8:	50000100 	.word	0x50000100
 80031dc:	50000300 	.word	0x50000300
 80031e0:	50000700 	.word	0x50000700

080031e4 <ADC_RegularChannelConfig>:
 80031e4:	2a04      	cmp	r2, #4
 80031e6:	b570      	push	{r4, r5, r6, lr}
 80031e8:	f04f 0406 	mov.w	r4, #6
 80031ec:	d80b      	bhi.n	8003206 <ADC_RegularChannelConfig+0x22>
 80031ee:	4362      	muls	r2, r4
 80031f0:	241f      	movs	r4, #31
 80031f2:	fa04 f402 	lsl.w	r4, r4, r2
 80031f6:	fa01 f202 	lsl.w	r2, r1, r2
 80031fa:	6b05      	ldr	r5, [r0, #48]	; 0x30
 80031fc:	ea25 0404 	bic.w	r4, r5, r4
 8003200:	4322      	orrs	r2, r4
 8003202:	6302      	str	r2, [r0, #48]	; 0x30
 8003204:	e029      	b.n	800325a <ADC_RegularChannelConfig+0x76>
 8003206:	2a09      	cmp	r2, #9
 8003208:	d80c      	bhi.n	8003224 <ADC_RegularChannelConfig+0x40>
 800320a:	4362      	muls	r2, r4
 800320c:	241f      	movs	r4, #31
 800320e:	3a1e      	subs	r2, #30
 8003210:	fa04 f402 	lsl.w	r4, r4, r2
 8003214:	fa01 f202 	lsl.w	r2, r1, r2
 8003218:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800321a:	ea25 0404 	bic.w	r4, r5, r4
 800321e:	4322      	orrs	r2, r4
 8003220:	6342      	str	r2, [r0, #52]	; 0x34
 8003222:	e01a      	b.n	800325a <ADC_RegularChannelConfig+0x76>
 8003224:	2a0e      	cmp	r2, #14
 8003226:	d80c      	bhi.n	8003242 <ADC_RegularChannelConfig+0x5e>
 8003228:	4362      	muls	r2, r4
 800322a:	241f      	movs	r4, #31
 800322c:	3a3c      	subs	r2, #60	; 0x3c
 800322e:	fa04 f402 	lsl.w	r4, r4, r2
 8003232:	fa01 f202 	lsl.w	r2, r1, r2
 8003236:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8003238:	ea25 0404 	bic.w	r4, r5, r4
 800323c:	4322      	orrs	r2, r4
 800323e:	6382      	str	r2, [r0, #56]	; 0x38
 8003240:	e00b      	b.n	800325a <ADC_RegularChannelConfig+0x76>
 8003242:	4362      	muls	r2, r4
 8003244:	241f      	movs	r4, #31
 8003246:	3a5a      	subs	r2, #90	; 0x5a
 8003248:	fa04 f402 	lsl.w	r4, r4, r2
 800324c:	fa01 f202 	lsl.w	r2, r1, r2
 8003250:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8003252:	ea25 0404 	bic.w	r4, r5, r4
 8003256:	4322      	orrs	r2, r4
 8003258:	63c2      	str	r2, [r0, #60]	; 0x3c
 800325a:	2909      	cmp	r1, #9
 800325c:	f04f 0203 	mov.w	r2, #3
 8003260:	d90f      	bls.n	8003282 <ADC_RegularChannelConfig+0x9e>
 8003262:	434a      	muls	r2, r1
 8003264:	2107      	movs	r1, #7
 8003266:	3a1e      	subs	r2, #30
 8003268:	fa01 f102 	lsl.w	r1, r1, r2
 800326c:	fa03 f202 	lsl.w	r2, r3, r2
 8003270:	6984      	ldr	r4, [r0, #24]
 8003272:	6984      	ldr	r4, [r0, #24]
 8003274:	ea24 0101 	bic.w	r1, r4, r1
 8003278:	6181      	str	r1, [r0, #24]
 800327a:	6984      	ldr	r4, [r0, #24]
 800327c:	4322      	orrs	r2, r4
 800327e:	6182      	str	r2, [r0, #24]
 8003280:	bd70      	pop	{r4, r5, r6, pc}
 8003282:	6944      	ldr	r4, [r0, #20]
 8003284:	1e4c      	subs	r4, r1, #1
 8003286:	4354      	muls	r4, r2
 8003288:	2638      	movs	r6, #56	; 0x38
 800328a:	fa06 f404 	lsl.w	r4, r6, r4
 800328e:	4351      	muls	r1, r2
 8003290:	fa03 f301 	lsl.w	r3, r3, r1
 8003294:	6945      	ldr	r5, [r0, #20]
 8003296:	ea25 0404 	bic.w	r4, r5, r4
 800329a:	6144      	str	r4, [r0, #20]
 800329c:	6944      	ldr	r4, [r0, #20]
 800329e:	4323      	orrs	r3, r4
 80032a0:	6143      	str	r3, [r0, #20]
 80032a2:	bd70      	pop	{r4, r5, r6, pc}

080032a4 <ADC_RegularChannelSequencerLengthConfig>:
 80032a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80032a6:	3901      	subs	r1, #1
 80032a8:	f023 030f 	bic.w	r3, r3, #15
 80032ac:	6303      	str	r3, [r0, #48]	; 0x30
 80032ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80032b0:	430b      	orrs	r3, r1
 80032b2:	6303      	str	r3, [r0, #48]	; 0x30
 80032b4:	4770      	bx	lr

080032b6 <ADC_ExternalTriggerConfig>:
 80032b6:	68c3      	ldr	r3, [r0, #12]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 80032be:	60c3      	str	r3, [r0, #12]
 80032c0:	68c3      	ldr	r3, [r0, #12]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	60c3      	str	r3, [r0, #12]
 80032c6:	4770      	bx	lr

080032c8 <ADC_StartConversion>:
 80032c8:	6883      	ldr	r3, [r0, #8]
 80032ca:	f043 0304 	orr.w	r3, r3, #4
 80032ce:	6083      	str	r3, [r0, #8]
 80032d0:	4770      	bx	lr

080032d2 <ADC_GetStartConversionStatus>:
 80032d2:	6880      	ldr	r0, [r0, #8]
 80032d4:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80032d8:	4770      	bx	lr

080032da <ADC_StopConversion>:
 80032da:	6883      	ldr	r3, [r0, #8]
 80032dc:	f043 0310 	orr.w	r3, r3, #16
 80032e0:	6083      	str	r3, [r0, #8]
 80032e2:	4770      	bx	lr

080032e4 <ADC_DiscModeChannelCountConfig>:
 80032e4:	68c3      	ldr	r3, [r0, #12]
 80032e6:	3901      	subs	r1, #1
 80032e8:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 80032ec:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80032f0:	60c3      	str	r3, [r0, #12]
 80032f2:	4770      	bx	lr

080032f4 <ADC_DiscModeCmd>:
 80032f4:	68c3      	ldr	r3, [r0, #12]
 80032f6:	b111      	cbz	r1, 80032fe <ADC_DiscModeCmd+0xa>
 80032f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032fc:	e001      	b.n	8003302 <ADC_DiscModeCmd+0xe>
 80032fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003302:	60c3      	str	r3, [r0, #12]
 8003304:	4770      	bx	lr

08003306 <ADC_GetConversionValue>:
 8003306:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8003308:	b280      	uxth	r0, r0
 800330a:	4770      	bx	lr

0800330c <ADC_GetDualModeConversionValue>:
 800330c:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003310:	d002      	beq.n	8003318 <ADC_GetDualModeConversionValue+0xc>
 8003312:	4b04      	ldr	r3, [pc, #16]	; (8003324 <ADC_GetDualModeConversionValue+0x18>)
 8003314:	4298      	cmp	r0, r3
 8003316:	d101      	bne.n	800331c <ADC_GetDualModeConversionValue+0x10>
 8003318:	4b03      	ldr	r3, [pc, #12]	; (8003328 <ADC_GetDualModeConversionValue+0x1c>)
 800331a:	e000      	b.n	800331e <ADC_GetDualModeConversionValue+0x12>
 800331c:	4b03      	ldr	r3, [pc, #12]	; (800332c <ADC_GetDualModeConversionValue+0x20>)
 800331e:	68d8      	ldr	r0, [r3, #12]
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	50000100 	.word	0x50000100
 8003328:	50000300 	.word	0x50000300
 800332c:	50000700 	.word	0x50000700

08003330 <ADC_SetChannelOffset1>:
 8003330:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003332:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003336:	6603      	str	r3, [r0, #96]	; 0x60
 8003338:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800333a:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 800333e:	6601      	str	r1, [r0, #96]	; 0x60
 8003340:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003342:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003346:	f023 030f 	bic.w	r3, r3, #15
 800334a:	6603      	str	r3, [r0, #96]	; 0x60
 800334c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800334e:	431a      	orrs	r2, r3
 8003350:	6602      	str	r2, [r0, #96]	; 0x60
 8003352:	4770      	bx	lr

08003354 <ADC_SetChannelOffset2>:
 8003354:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8003356:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800335a:	6643      	str	r3, [r0, #100]	; 0x64
 800335c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800335e:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8003362:	6641      	str	r1, [r0, #100]	; 0x64
 8003364:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8003366:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800336a:	f023 030f 	bic.w	r3, r3, #15
 800336e:	6643      	str	r3, [r0, #100]	; 0x64
 8003370:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8003372:	431a      	orrs	r2, r3
 8003374:	6642      	str	r2, [r0, #100]	; 0x64
 8003376:	4770      	bx	lr

08003378 <ADC_SetChannelOffset3>:
 8003378:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800337a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800337e:	6683      	str	r3, [r0, #104]	; 0x68
 8003380:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003382:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8003386:	6681      	str	r1, [r0, #104]	; 0x68
 8003388:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800338a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800338e:	f023 030f 	bic.w	r3, r3, #15
 8003392:	6683      	str	r3, [r0, #104]	; 0x68
 8003394:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003396:	431a      	orrs	r2, r3
 8003398:	6682      	str	r2, [r0, #104]	; 0x68
 800339a:	4770      	bx	lr

0800339c <ADC_SetChannelOffset4>:
 800339c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800339e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80033a2:	66c3      	str	r3, [r0, #108]	; 0x6c
 80033a4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80033a6:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 80033aa:	66c1      	str	r1, [r0, #108]	; 0x6c
 80033ac:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80033ae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80033b2:	f023 030f 	bic.w	r3, r3, #15
 80033b6:	66c3      	str	r3, [r0, #108]	; 0x6c
 80033b8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80033ba:	431a      	orrs	r2, r3
 80033bc:	66c2      	str	r2, [r0, #108]	; 0x6c
 80033be:	4770      	bx	lr

080033c0 <ADC_ChannelOffset1Cmd>:
 80033c0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80033c2:	b111      	cbz	r1, 80033ca <ADC_ChannelOffset1Cmd+0xa>
 80033c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033c8:	e001      	b.n	80033ce <ADC_ChannelOffset1Cmd+0xe>
 80033ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033ce:	6603      	str	r3, [r0, #96]	; 0x60
 80033d0:	4770      	bx	lr

080033d2 <ADC_ChannelOffset2Cmd>:
 80033d2:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80033d4:	b111      	cbz	r1, 80033dc <ADC_ChannelOffset2Cmd+0xa>
 80033d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033da:	e001      	b.n	80033e0 <ADC_ChannelOffset2Cmd+0xe>
 80033dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033e0:	6643      	str	r3, [r0, #100]	; 0x64
 80033e2:	4770      	bx	lr

080033e4 <ADC_ChannelOffset3Cmd>:
 80033e4:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80033e6:	b111      	cbz	r1, 80033ee <ADC_ChannelOffset3Cmd+0xa>
 80033e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033ec:	e001      	b.n	80033f2 <ADC_ChannelOffset3Cmd+0xe>
 80033ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033f2:	6683      	str	r3, [r0, #104]	; 0x68
 80033f4:	4770      	bx	lr

080033f6 <ADC_ChannelOffset4Cmd>:
 80033f6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80033f8:	b111      	cbz	r1, 8003400 <ADC_ChannelOffset4Cmd+0xa>
 80033fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033fe:	e001      	b.n	8003404 <ADC_ChannelOffset4Cmd+0xe>
 8003400:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003404:	66c3      	str	r3, [r0, #108]	; 0x6c
 8003406:	4770      	bx	lr

08003408 <ADC_DMACmd>:
 8003408:	68c3      	ldr	r3, [r0, #12]
 800340a:	b111      	cbz	r1, 8003412 <ADC_DMACmd+0xa>
 800340c:	f043 0301 	orr.w	r3, r3, #1
 8003410:	e001      	b.n	8003416 <ADC_DMACmd+0xe>
 8003412:	f023 0301 	bic.w	r3, r3, #1
 8003416:	60c3      	str	r3, [r0, #12]
 8003418:	4770      	bx	lr

0800341a <ADC_DMAConfig>:
 800341a:	68c3      	ldr	r3, [r0, #12]
 800341c:	f023 0302 	bic.w	r3, r3, #2
 8003420:	60c3      	str	r3, [r0, #12]
 8003422:	68c3      	ldr	r3, [r0, #12]
 8003424:	4319      	orrs	r1, r3
 8003426:	60c1      	str	r1, [r0, #12]
 8003428:	4770      	bx	lr

0800342a <ADC_InjectedChannelSampleTimeConfig>:
 800342a:	2909      	cmp	r1, #9
 800342c:	b570      	push	{r4, r5, r6, lr}
 800342e:	f04f 0303 	mov.w	r3, #3
 8003432:	d90e      	bls.n	8003452 <ADC_InjectedChannelSampleTimeConfig+0x28>
 8003434:	434b      	muls	r3, r1
 8003436:	2107      	movs	r1, #7
 8003438:	3b1e      	subs	r3, #30
 800343a:	fa01 f103 	lsl.w	r1, r1, r3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	6984      	ldr	r4, [r0, #24]
 8003444:	ea24 0101 	bic.w	r1, r4, r1
 8003448:	6181      	str	r1, [r0, #24]
 800344a:	6984      	ldr	r4, [r0, #24]
 800344c:	4323      	orrs	r3, r4
 800344e:	6183      	str	r3, [r0, #24]
 8003450:	bd70      	pop	{r4, r5, r6, pc}
 8003452:	1e4c      	subs	r4, r1, #1
 8003454:	435c      	muls	r4, r3
 8003456:	2638      	movs	r6, #56	; 0x38
 8003458:	fa06 f404 	lsl.w	r4, r6, r4
 800345c:	4359      	muls	r1, r3
 800345e:	fa02 f201 	lsl.w	r2, r2, r1
 8003462:	6945      	ldr	r5, [r0, #20]
 8003464:	ea25 0404 	bic.w	r4, r5, r4
 8003468:	6144      	str	r4, [r0, #20]
 800346a:	6944      	ldr	r4, [r0, #20]
 800346c:	4322      	orrs	r2, r4
 800346e:	6142      	str	r2, [r0, #20]
 8003470:	bd70      	pop	{r4, r5, r6, pc}

08003472 <ADC_StartInjectedConversion>:
 8003472:	6883      	ldr	r3, [r0, #8]
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	6083      	str	r3, [r0, #8]
 800347a:	4770      	bx	lr

0800347c <ADC_StopInjectedConversion>:
 800347c:	6883      	ldr	r3, [r0, #8]
 800347e:	f043 0320 	orr.w	r3, r3, #32
 8003482:	6083      	str	r3, [r0, #8]
 8003484:	4770      	bx	lr

08003486 <ADC_GetStartInjectedConversionStatus>:
 8003486:	6880      	ldr	r0, [r0, #8]
 8003488:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800348c:	4770      	bx	lr

0800348e <ADC_AutoInjectedConvCmd>:
 800348e:	68c3      	ldr	r3, [r0, #12]
 8003490:	b111      	cbz	r1, 8003498 <ADC_AutoInjectedConvCmd+0xa>
 8003492:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003496:	e001      	b.n	800349c <ADC_AutoInjectedConvCmd+0xe>
 8003498:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800349c:	60c3      	str	r3, [r0, #12]
 800349e:	4770      	bx	lr

080034a0 <ADC_InjectedDiscModeCmd>:
 80034a0:	68c3      	ldr	r3, [r0, #12]
 80034a2:	b111      	cbz	r1, 80034aa <ADC_InjectedDiscModeCmd+0xa>
 80034a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034a8:	e001      	b.n	80034ae <ADC_InjectedDiscModeCmd+0xe>
 80034aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80034ae:	60c3      	str	r3, [r0, #12]
 80034b0:	4770      	bx	lr

080034b2 <ADC_GetInjectedConversionValue>:
 80034b2:	b082      	sub	sp, #8
 80034b4:	2300      	movs	r3, #0
 80034b6:	9301      	str	r3, [sp, #4]
 80034b8:	9001      	str	r0, [sp, #4]
 80034ba:	9b01      	ldr	r3, [sp, #4]
 80034bc:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80034c0:	f101 037c 	add.w	r3, r1, #124	; 0x7c
 80034c4:	9301      	str	r3, [sp, #4]
 80034c6:	9b01      	ldr	r3, [sp, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	b280      	uxth	r0, r0
 80034cc:	b002      	add	sp, #8
 80034ce:	4770      	bx	lr

080034d0 <ADC_ITConfig>:
 80034d0:	6843      	ldr	r3, [r0, #4]
 80034d2:	b10a      	cbz	r2, 80034d8 <ADC_ITConfig+0x8>
 80034d4:	4319      	orrs	r1, r3
 80034d6:	e001      	b.n	80034dc <ADC_ITConfig+0xc>
 80034d8:	ea23 0101 	bic.w	r1, r3, r1
 80034dc:	6041      	str	r1, [r0, #4]
 80034de:	4770      	bx	lr

080034e0 <ADC_GetFlagStatus>:
 80034e0:	6803      	ldr	r3, [r0, #0]
 80034e2:	4219      	tst	r1, r3
 80034e4:	bf0c      	ite	eq
 80034e6:	2000      	moveq	r0, #0
 80034e8:	2001      	movne	r0, #1
 80034ea:	4770      	bx	lr

080034ec <ADC_ClearFlag>:
 80034ec:	6001      	str	r1, [r0, #0]
 80034ee:	4770      	bx	lr

080034f0 <ADC_GetCommonFlagStatus>:
 80034f0:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80034f4:	d002      	beq.n	80034fc <ADC_GetCommonFlagStatus+0xc>
 80034f6:	4b06      	ldr	r3, [pc, #24]	; (8003510 <ADC_GetCommonFlagStatus+0x20>)
 80034f8:	4298      	cmp	r0, r3
 80034fa:	d101      	bne.n	8003500 <ADC_GetCommonFlagStatus+0x10>
 80034fc:	4b05      	ldr	r3, [pc, #20]	; (8003514 <ADC_GetCommonFlagStatus+0x24>)
 80034fe:	e000      	b.n	8003502 <ADC_GetCommonFlagStatus+0x12>
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <ADC_GetCommonFlagStatus+0x28>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	420b      	tst	r3, r1
 8003506:	bf0c      	ite	eq
 8003508:	2000      	moveq	r0, #0
 800350a:	2001      	movne	r0, #1
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	50000100 	.word	0x50000100
 8003514:	50000300 	.word	0x50000300
 8003518:	50000700 	.word	0x50000700

0800351c <ADC_ClearCommonFlag>:
 800351c:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8003520:	d002      	beq.n	8003528 <ADC_ClearCommonFlag+0xc>
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <ADC_ClearCommonFlag+0x1c>)
 8003524:	4298      	cmp	r0, r3
 8003526:	d101      	bne.n	800352c <ADC_ClearCommonFlag+0x10>
 8003528:	4b04      	ldr	r3, [pc, #16]	; (800353c <ADC_ClearCommonFlag+0x20>)
 800352a:	e000      	b.n	800352e <ADC_ClearCommonFlag+0x12>
 800352c:	4b04      	ldr	r3, [pc, #16]	; (8003540 <ADC_ClearCommonFlag+0x24>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	4311      	orrs	r1, r2
 8003532:	6019      	str	r1, [r3, #0]
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	50000100 	.word	0x50000100
 800353c:	50000300 	.word	0x50000300
 8003540:	50000700 	.word	0x50000700

08003544 <ADC_GetITStatus>:
 8003544:	6803      	ldr	r3, [r0, #0]
 8003546:	b289      	uxth	r1, r1
 8003548:	6842      	ldr	r2, [r0, #4]
 800354a:	ea11 0003 	ands.w	r0, r1, r3
 800354e:	d003      	beq.n	8003558 <ADC_GetITStatus+0x14>
 8003550:	4211      	tst	r1, r2
 8003552:	bf0c      	ite	eq
 8003554:	2000      	moveq	r0, #0
 8003556:	2001      	movne	r0, #1
 8003558:	4770      	bx	lr

0800355a <ADC_ClearITPendingBit>:
 800355a:	6803      	ldr	r3, [r0, #0]
 800355c:	4319      	orrs	r1, r3
 800355e:	6001      	str	r1, [r0, #0]
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop

08003564 <DMA_DeInit>:
 8003564:	6802      	ldr	r2, [r0, #0]
 8003566:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800356a:	4013      	ands	r3, r2
 800356c:	6003      	str	r3, [r0, #0]
 800356e:	2300      	movs	r3, #0
 8003570:	6003      	str	r3, [r0, #0]
 8003572:	6043      	str	r3, [r0, #4]
 8003574:	6083      	str	r3, [r0, #8]
 8003576:	60c3      	str	r3, [r0, #12]
 8003578:	4b2c      	ldr	r3, [pc, #176]	; (800362c <DMA_DeInit+0xc8>)
 800357a:	4298      	cmp	r0, r3
 800357c:	d100      	bne.n	8003580 <DMA_DeInit+0x1c>
 800357e:	e026      	b.n	80035ce <DMA_DeInit+0x6a>
 8003580:	4b2b      	ldr	r3, [pc, #172]	; (8003630 <DMA_DeInit+0xcc>)
 8003582:	4298      	cmp	r0, r3
 8003584:	d100      	bne.n	8003588 <DMA_DeInit+0x24>
 8003586:	e02c      	b.n	80035e2 <DMA_DeInit+0x7e>
 8003588:	4b2a      	ldr	r3, [pc, #168]	; (8003634 <DMA_DeInit+0xd0>)
 800358a:	4298      	cmp	r0, r3
 800358c:	d100      	bne.n	8003590 <DMA_DeInit+0x2c>
 800358e:	e032      	b.n	80035f6 <DMA_DeInit+0x92>
 8003590:	4b29      	ldr	r3, [pc, #164]	; (8003638 <DMA_DeInit+0xd4>)
 8003592:	4298      	cmp	r0, r3
 8003594:	d100      	bne.n	8003598 <DMA_DeInit+0x34>
 8003596:	e038      	b.n	800360a <DMA_DeInit+0xa6>
 8003598:	4b28      	ldr	r3, [pc, #160]	; (800363c <DMA_DeInit+0xd8>)
 800359a:	4298      	cmp	r0, r3
 800359c:	d100      	bne.n	80035a0 <DMA_DeInit+0x3c>
 800359e:	e03e      	b.n	800361e <DMA_DeInit+0xba>
 80035a0:	4b27      	ldr	r3, [pc, #156]	; (8003640 <DMA_DeInit+0xdc>)
 80035a2:	4298      	cmp	r0, r3
 80035a4:	d106      	bne.n	80035b4 <DMA_DeInit+0x50>
 80035a6:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80035aa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80035ae:	f843 2c68 	str.w	r2, [r3, #-104]
 80035b2:	4770      	bx	lr
 80035b4:	4b23      	ldr	r3, [pc, #140]	; (8003644 <DMA_DeInit+0xe0>)
 80035b6:	4298      	cmp	r0, r3
 80035b8:	d106      	bne.n	80035c8 <DMA_DeInit+0x64>
 80035ba:	f853 2c7c 	ldr.w	r2, [r3, #-124]
 80035be:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 80035c2:	f843 2c7c 	str.w	r2, [r3, #-124]
 80035c6:	4770      	bx	lr
 80035c8:	4b1f      	ldr	r3, [pc, #124]	; (8003648 <DMA_DeInit+0xe4>)
 80035ca:	4298      	cmp	r0, r3
 80035cc:	d106      	bne.n	80035dc <DMA_DeInit+0x78>
 80035ce:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80035d2:	f042 020f 	orr.w	r2, r2, #15
 80035d6:	f843 2c04 	str.w	r2, [r3, #-4]
 80035da:	4770      	bx	lr
 80035dc:	4b1b      	ldr	r3, [pc, #108]	; (800364c <DMA_DeInit+0xe8>)
 80035de:	4298      	cmp	r0, r3
 80035e0:	d106      	bne.n	80035f0 <DMA_DeInit+0x8c>
 80035e2:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80035e6:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80035ea:	f843 2c18 	str.w	r2, [r3, #-24]
 80035ee:	4770      	bx	lr
 80035f0:	4b17      	ldr	r3, [pc, #92]	; (8003650 <DMA_DeInit+0xec>)
 80035f2:	4298      	cmp	r0, r3
 80035f4:	d106      	bne.n	8003604 <DMA_DeInit+0xa0>
 80035f6:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 80035fa:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 80035fe:	f843 2c2c 	str.w	r2, [r3, #-44]
 8003602:	4770      	bx	lr
 8003604:	4b13      	ldr	r3, [pc, #76]	; (8003654 <DMA_DeInit+0xf0>)
 8003606:	4298      	cmp	r0, r3
 8003608:	d106      	bne.n	8003618 <DMA_DeInit+0xb4>
 800360a:	f853 2c40 	ldr.w	r2, [r3, #-64]
 800360e:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8003612:	f843 2c40 	str.w	r2, [r3, #-64]
 8003616:	4770      	bx	lr
 8003618:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <DMA_DeInit+0xf4>)
 800361a:	4298      	cmp	r0, r3
 800361c:	d105      	bne.n	800362a <DMA_DeInit+0xc6>
 800361e:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003622:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8003626:	f843 2c54 	str.w	r2, [r3, #-84]
 800362a:	4770      	bx	lr
 800362c:	40020008 	.word	0x40020008
 8003630:	4002001c 	.word	0x4002001c
 8003634:	40020030 	.word	0x40020030
 8003638:	40020044 	.word	0x40020044
 800363c:	40020058 	.word	0x40020058
 8003640:	4002006c 	.word	0x4002006c
 8003644:	40020080 	.word	0x40020080
 8003648:	40020408 	.word	0x40020408
 800364c:	4002041c 	.word	0x4002041c
 8003650:	40020430 	.word	0x40020430
 8003654:	40020444 	.word	0x40020444
 8003658:	40020458 	.word	0x40020458

0800365c <DMA_Init>:
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	688c      	ldr	r4, [r1, #8]
 8003660:	6a0d      	ldr	r5, [r1, #32]
 8003662:	6806      	ldr	r6, [r0, #0]
 8003664:	ea45 0204 	orr.w	r2, r5, r4
 8003668:	690c      	ldr	r4, [r1, #16]
 800366a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800366c:	4322      	orrs	r2, r4
 800366e:	694c      	ldr	r4, [r1, #20]
 8003670:	f426 46ff 	bic.w	r6, r6, #32640	; 0x7f80
 8003674:	4322      	orrs	r2, r4
 8003676:	698c      	ldr	r4, [r1, #24]
 8003678:	f026 0670 	bic.w	r6, r6, #112	; 0x70
 800367c:	4322      	orrs	r2, r4
 800367e:	69cc      	ldr	r4, [r1, #28]
 8003680:	4314      	orrs	r4, r2
 8003682:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8003684:	4322      	orrs	r2, r4
 8003686:	4313      	orrs	r3, r2
 8003688:	4333      	orrs	r3, r6
 800368a:	6003      	str	r3, [r0, #0]
 800368c:	898b      	ldrh	r3, [r1, #12]
 800368e:	6043      	str	r3, [r0, #4]
 8003690:	680b      	ldr	r3, [r1, #0]
 8003692:	6083      	str	r3, [r0, #8]
 8003694:	684b      	ldr	r3, [r1, #4]
 8003696:	60c3      	str	r3, [r0, #12]
 8003698:	bd70      	pop	{r4, r5, r6, pc}

0800369a <DMA_StructInit>:
 800369a:	2300      	movs	r3, #0
 800369c:	6003      	str	r3, [r0, #0]
 800369e:	6043      	str	r3, [r0, #4]
 80036a0:	6083      	str	r3, [r0, #8]
 80036a2:	8183      	strh	r3, [r0, #12]
 80036a4:	6103      	str	r3, [r0, #16]
 80036a6:	6143      	str	r3, [r0, #20]
 80036a8:	6183      	str	r3, [r0, #24]
 80036aa:	61c3      	str	r3, [r0, #28]
 80036ac:	6203      	str	r3, [r0, #32]
 80036ae:	6243      	str	r3, [r0, #36]	; 0x24
 80036b0:	6283      	str	r3, [r0, #40]	; 0x28
 80036b2:	4770      	bx	lr

080036b4 <DMA_Cmd>:
 80036b4:	b119      	cbz	r1, 80036be <DMA_Cmd+0xa>
 80036b6:	6803      	ldr	r3, [r0, #0]
 80036b8:	f043 0301 	orr.w	r3, r3, #1
 80036bc:	e003      	b.n	80036c6 <DMA_Cmd+0x12>
 80036be:	6802      	ldr	r2, [r0, #0]
 80036c0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80036c4:	4013      	ands	r3, r2
 80036c6:	6003      	str	r3, [r0, #0]
 80036c8:	4770      	bx	lr

080036ca <DMA_SetCurrDataCounter>:
 80036ca:	6041      	str	r1, [r0, #4]
 80036cc:	4770      	bx	lr

080036ce <DMA_GetCurrDataCounter>:
 80036ce:	6840      	ldr	r0, [r0, #4]
 80036d0:	b280      	uxth	r0, r0
 80036d2:	4770      	bx	lr

080036d4 <DMA_ITConfig>:
 80036d4:	6803      	ldr	r3, [r0, #0]
 80036d6:	b10a      	cbz	r2, 80036dc <DMA_ITConfig+0x8>
 80036d8:	4319      	orrs	r1, r3
 80036da:	e001      	b.n	80036e0 <DMA_ITConfig+0xc>
 80036dc:	ea23 0101 	bic.w	r1, r3, r1
 80036e0:	6001      	str	r1, [r0, #0]
 80036e2:	4770      	bx	lr

080036e4 <DMA_GetFlagStatus>:
 80036e4:	00c3      	lsls	r3, r0, #3
 80036e6:	bf4c      	ite	mi
 80036e8:	4b03      	ldrmi	r3, [pc, #12]	; (80036f8 <DMA_GetFlagStatus+0x14>)
 80036ea:	4b04      	ldrpl	r3, [pc, #16]	; (80036fc <DMA_GetFlagStatus+0x18>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4203      	tst	r3, r0
 80036f0:	bf0c      	ite	eq
 80036f2:	2000      	moveq	r0, #0
 80036f4:	2001      	movne	r0, #1
 80036f6:	4770      	bx	lr
 80036f8:	40020400 	.word	0x40020400
 80036fc:	40020000 	.word	0x40020000

08003700 <DMA_ClearFlag>:
 8003700:	00c2      	lsls	r2, r0, #3
 8003702:	bf4c      	ite	mi
 8003704:	4b01      	ldrmi	r3, [pc, #4]	; (800370c <DMA_ClearFlag+0xc>)
 8003706:	4b02      	ldrpl	r3, [pc, #8]	; (8003710 <DMA_ClearFlag+0x10>)
 8003708:	6058      	str	r0, [r3, #4]
 800370a:	4770      	bx	lr
 800370c:	40020400 	.word	0x40020400
 8003710:	40020000 	.word	0x40020000

08003714 <DMA_GetITStatus>:
 8003714:	00c1      	lsls	r1, r0, #3
 8003716:	bf4c      	ite	mi
 8003718:	4b03      	ldrmi	r3, [pc, #12]	; (8003728 <DMA_GetITStatus+0x14>)
 800371a:	4b04      	ldrpl	r3, [pc, #16]	; (800372c <DMA_GetITStatus+0x18>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4203      	tst	r3, r0
 8003720:	bf0c      	ite	eq
 8003722:	2000      	moveq	r0, #0
 8003724:	2001      	movne	r0, #1
 8003726:	4770      	bx	lr
 8003728:	40020400 	.word	0x40020400
 800372c:	40020000 	.word	0x40020000

08003730 <DMA_ClearITPendingBit>:
 8003730:	00c3      	lsls	r3, r0, #3
 8003732:	bf4c      	ite	mi
 8003734:	4b01      	ldrmi	r3, [pc, #4]	; (800373c <DMA_ClearITPendingBit+0xc>)
 8003736:	4b02      	ldrpl	r3, [pc, #8]	; (8003740 <DMA_ClearITPendingBit+0x10>)
 8003738:	6058      	str	r0, [r3, #4]
 800373a:	4770      	bx	lr
 800373c:	40020400 	.word	0x40020400
 8003740:	40020000 	.word	0x40020000

08003744 <EXTI_DeInit>:
 8003744:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <EXTI_DeInit+0x2c>)
 8003746:	f04f 52fc 	mov.w	r2, #528482304	; 0x1f800000
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	f06f 51fc 	mvn.w	r1, #528482304	; 0x1f800000
 8003750:	2200      	movs	r2, #0
 8003752:	605a      	str	r2, [r3, #4]
 8003754:	609a      	str	r2, [r3, #8]
 8003756:	60da      	str	r2, [r3, #12]
 8003758:	611a      	str	r2, [r3, #16]
 800375a:	6159      	str	r1, [r3, #20]
 800375c:	210c      	movs	r1, #12
 800375e:	6219      	str	r1, [r3, #32]
 8003760:	625a      	str	r2, [r3, #36]	; 0x24
 8003762:	629a      	str	r2, [r3, #40]	; 0x28
 8003764:	62da      	str	r2, [r3, #44]	; 0x2c
 8003766:	631a      	str	r2, [r3, #48]	; 0x30
 8003768:	2203      	movs	r2, #3
 800376a:	635a      	str	r2, [r3, #52]	; 0x34
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	40010400 	.word	0x40010400

08003774 <EXTI_Init>:
 8003774:	7982      	ldrb	r2, [r0, #6]
 8003776:	b570      	push	{r4, r5, r6, lr}
 8003778:	6803      	ldr	r3, [r0, #0]
 800377a:	2a00      	cmp	r2, #0
 800377c:	d066      	beq.n	800384c <EXTI_Init+0xd8>
 800377e:	f023 021f 	bic.w	r2, r3, #31
 8003782:	f003 011f 	and.w	r1, r3, #31
 8003786:	2301      	movs	r3, #1
 8003788:	fa03 f101 	lsl.w	r1, r3, r1
 800378c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003790:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8003794:	6814      	ldr	r4, [r2, #0]
 8003796:	ea24 0101 	bic.w	r1, r4, r1
 800379a:	6011      	str	r1, [r2, #0]
 800379c:	6804      	ldr	r4, [r0, #0]
 800379e:	4a34      	ldr	r2, [pc, #208]	; (8003870 <EXTI_Init+0xfc>)
 80037a0:	f024 011f 	bic.w	r1, r4, #31
 80037a4:	f004 041f 	and.w	r4, r4, #31
 80037a8:	fa03 f404 	lsl.w	r4, r3, r4
 80037ac:	588d      	ldr	r5, [r1, r2]
 80037ae:	ea25 0404 	bic.w	r4, r5, r4
 80037b2:	508c      	str	r4, [r1, r2]
 80037b4:	6804      	ldr	r4, [r0, #0]
 80037b6:	7901      	ldrb	r1, [r0, #4]
 80037b8:	f024 021f 	bic.w	r2, r4, #31
 80037bc:	f004 041f 	and.w	r4, r4, #31
 80037c0:	fa03 f404 	lsl.w	r4, r3, r4
 80037c4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80037c8:	f501 3182 	add.w	r1, r1, #66560	; 0x10400
 80037cc:	588d      	ldr	r5, [r1, r2]
 80037ce:	432c      	orrs	r4, r5
 80037d0:	508c      	str	r4, [r1, r2]
 80037d2:	6801      	ldr	r1, [r0, #0]
 80037d4:	4c27      	ldr	r4, [pc, #156]	; (8003874 <EXTI_Init+0x100>)
 80037d6:	f021 021f 	bic.w	r2, r1, #31
 80037da:	f001 011f 	and.w	r1, r1, #31
 80037de:	fa03 f101 	lsl.w	r1, r3, r1
 80037e2:	5915      	ldr	r5, [r2, r4]
 80037e4:	ea25 0101 	bic.w	r1, r5, r1
 80037e8:	5111      	str	r1, [r2, r4]
 80037ea:	6805      	ldr	r5, [r0, #0]
 80037ec:	4922      	ldr	r1, [pc, #136]	; (8003878 <EXTI_Init+0x104>)
 80037ee:	f025 021f 	bic.w	r2, r5, #31
 80037f2:	f005 051f 	and.w	r5, r5, #31
 80037f6:	fa03 f505 	lsl.w	r5, r3, r5
 80037fa:	5856      	ldr	r6, [r2, r1]
 80037fc:	ea26 0505 	bic.w	r5, r6, r5
 8003800:	5055      	str	r5, [r2, r1]
 8003802:	7945      	ldrb	r5, [r0, #5]
 8003804:	6802      	ldr	r2, [r0, #0]
 8003806:	2d10      	cmp	r5, #16
 8003808:	d112      	bne.n	8003830 <EXTI_Init+0xbc>
 800380a:	f022 051f 	bic.w	r5, r2, #31
 800380e:	f002 021f 	and.w	r2, r2, #31
 8003812:	fa03 f202 	lsl.w	r2, r3, r2
 8003816:	592e      	ldr	r6, [r5, r4]
 8003818:	4332      	orrs	r2, r6
 800381a:	512a      	str	r2, [r5, r4]
 800381c:	6800      	ldr	r0, [r0, #0]
 800381e:	f020 021f 	bic.w	r2, r0, #31
 8003822:	f000 001f 	and.w	r0, r0, #31
 8003826:	fa03 f300 	lsl.w	r3, r3, r0
 800382a:	5854      	ldr	r4, [r2, r1]
 800382c:	4323      	orrs	r3, r4
 800382e:	e01c      	b.n	800386a <EXTI_Init+0xf6>
 8003830:	f022 011f 	bic.w	r1, r2, #31
 8003834:	f002 021f 	and.w	r2, r2, #31
 8003838:	fa03 f302 	lsl.w	r3, r3, r2
 800383c:	f105 4080 	add.w	r0, r5, #1073741824	; 0x40000000
 8003840:	f500 3082 	add.w	r0, r0, #66560	; 0x10400
 8003844:	5844      	ldr	r4, [r0, r1]
 8003846:	4323      	orrs	r3, r4
 8003848:	5043      	str	r3, [r0, r1]
 800384a:	bd70      	pop	{r4, r5, r6, pc}
 800384c:	f023 021f 	bic.w	r2, r3, #31
 8003850:	2401      	movs	r4, #1
 8003852:	f003 031f 	and.w	r3, r3, #31
 8003856:	fa04 f303 	lsl.w	r3, r4, r3
 800385a:	7901      	ldrb	r1, [r0, #4]
 800385c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003860:	f501 3182 	add.w	r1, r1, #66560	; 0x10400
 8003864:	5888      	ldr	r0, [r1, r2]
 8003866:	ea20 0303 	bic.w	r3, r0, r3
 800386a:	508b      	str	r3, [r1, r2]
 800386c:	bd70      	pop	{r4, r5, r6, pc}
 800386e:	bf00      	nop
 8003870:	40010404 	.word	0x40010404
 8003874:	40010408 	.word	0x40010408
 8003878:	4001040c 	.word	0x4001040c

0800387c <EXTI_StructInit>:
 800387c:	2300      	movs	r3, #0
 800387e:	2210      	movs	r2, #16
 8003880:	6003      	str	r3, [r0, #0]
 8003882:	7103      	strb	r3, [r0, #4]
 8003884:	7142      	strb	r2, [r0, #5]
 8003886:	7183      	strb	r3, [r0, #6]
 8003888:	4770      	bx	lr

0800388a <EXTI_GenerateSWInterrupt>:
 800388a:	f020 021f 	bic.w	r2, r0, #31
 800388e:	b510      	push	{r4, lr}
 8003890:	f000 001f 	and.w	r0, r0, #31
 8003894:	2401      	movs	r4, #1
 8003896:	fa04 f000 	lsl.w	r0, r4, r0
 800389a:	4b02      	ldr	r3, [pc, #8]	; (80038a4 <EXTI_GenerateSWInterrupt+0x1a>)
 800389c:	58d1      	ldr	r1, [r2, r3]
 800389e:	4308      	orrs	r0, r1
 80038a0:	50d0      	str	r0, [r2, r3]
 80038a2:	bd10      	pop	{r4, pc}
 80038a4:	40010410 	.word	0x40010410

080038a8 <EXTI_GetFlagStatus>:
 80038a8:	4b06      	ldr	r3, [pc, #24]	; (80038c4 <EXTI_GetFlagStatus+0x1c>)
 80038aa:	f020 021f 	bic.w	r2, r0, #31
 80038ae:	58d3      	ldr	r3, [r2, r3]
 80038b0:	f000 001f 	and.w	r0, r0, #31
 80038b4:	2201      	movs	r2, #1
 80038b6:	fa02 f000 	lsl.w	r0, r2, r0
 80038ba:	4203      	tst	r3, r0
 80038bc:	bf0c      	ite	eq
 80038be:	2000      	moveq	r0, #0
 80038c0:	2001      	movne	r0, #1
 80038c2:	4770      	bx	lr
 80038c4:	40010414 	.word	0x40010414

080038c8 <EXTI_ClearFlag>:
 80038c8:	f020 021f 	bic.w	r2, r0, #31
 80038cc:	2301      	movs	r3, #1
 80038ce:	f000 001f 	and.w	r0, r0, #31
 80038d2:	fa03 f000 	lsl.w	r0, r3, r0
 80038d6:	4b01      	ldr	r3, [pc, #4]	; (80038dc <EXTI_ClearFlag+0x14>)
 80038d8:	50d0      	str	r0, [r2, r3]
 80038da:	4770      	bx	lr
 80038dc:	40010414 	.word	0x40010414

080038e0 <EXTI_GetITStatus>:
 80038e0:	0942      	lsrs	r2, r0, #5
 80038e2:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
 80038e6:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 80038ea:	015b      	lsls	r3, r3, #5
 80038ec:	6819      	ldr	r1, [r3, #0]
 80038ee:	f000 001f 	and.w	r0, r0, #31
 80038f2:	2301      	movs	r3, #1
 80038f4:	fa03 f300 	lsl.w	r3, r3, r0
 80038f8:	4804      	ldr	r0, [pc, #16]	; (800390c <EXTI_GetITStatus+0x2c>)
 80038fa:	0152      	lsls	r2, r2, #5
 80038fc:	5810      	ldr	r0, [r2, r0]
 80038fe:	4018      	ands	r0, r3
 8003900:	d003      	beq.n	800390a <EXTI_GetITStatus+0x2a>
 8003902:	4219      	tst	r1, r3
 8003904:	bf0c      	ite	eq
 8003906:	2000      	moveq	r0, #0
 8003908:	2001      	movne	r0, #1
 800390a:	4770      	bx	lr
 800390c:	40010414 	.word	0x40010414

08003910 <EXTI_ClearITPendingBit>:
 8003910:	f020 021f 	bic.w	r2, r0, #31
 8003914:	2301      	movs	r3, #1
 8003916:	f000 001f 	and.w	r0, r0, #31
 800391a:	fa03 f000 	lsl.w	r0, r3, r0
 800391e:	4b01      	ldr	r3, [pc, #4]	; (8003924 <EXTI_ClearITPendingBit+0x14>)
 8003920:	50d0      	str	r0, [r2, r3]
 8003922:	4770      	bx	lr
 8003924:	40010414 	.word	0x40010414

08003928 <GPIO_DeInit>:
 8003928:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800392c:	b508      	push	{r3, lr}
 800392e:	d107      	bne.n	8003940 <GPIO_DeInit+0x18>
 8003930:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003934:	2101      	movs	r1, #1
 8003936:	f000 fd73 	bl	8004420 <RCC_AHBPeriphResetCmd>
 800393a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800393e:	e035      	b.n	80039ac <GPIO_DeInit+0x84>
 8003940:	4b1d      	ldr	r3, [pc, #116]	; (80039b8 <GPIO_DeInit+0x90>)
 8003942:	4298      	cmp	r0, r3
 8003944:	d107      	bne.n	8003956 <GPIO_DeInit+0x2e>
 8003946:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800394a:	2101      	movs	r1, #1
 800394c:	f000 fd68 	bl	8004420 <RCC_AHBPeriphResetCmd>
 8003950:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003954:	e02a      	b.n	80039ac <GPIO_DeInit+0x84>
 8003956:	4b19      	ldr	r3, [pc, #100]	; (80039bc <GPIO_DeInit+0x94>)
 8003958:	4298      	cmp	r0, r3
 800395a:	d107      	bne.n	800396c <GPIO_DeInit+0x44>
 800395c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003960:	2101      	movs	r1, #1
 8003962:	f000 fd5d 	bl	8004420 <RCC_AHBPeriphResetCmd>
 8003966:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800396a:	e01f      	b.n	80039ac <GPIO_DeInit+0x84>
 800396c:	4b14      	ldr	r3, [pc, #80]	; (80039c0 <GPIO_DeInit+0x98>)
 800396e:	4298      	cmp	r0, r3
 8003970:	d107      	bne.n	8003982 <GPIO_DeInit+0x5a>
 8003972:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003976:	2101      	movs	r1, #1
 8003978:	f000 fd52 	bl	8004420 <RCC_AHBPeriphResetCmd>
 800397c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003980:	e014      	b.n	80039ac <GPIO_DeInit+0x84>
 8003982:	4b10      	ldr	r3, [pc, #64]	; (80039c4 <GPIO_DeInit+0x9c>)
 8003984:	4298      	cmp	r0, r3
 8003986:	d107      	bne.n	8003998 <GPIO_DeInit+0x70>
 8003988:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800398c:	2101      	movs	r1, #1
 800398e:	f000 fd47 	bl	8004420 <RCC_AHBPeriphResetCmd>
 8003992:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003996:	e009      	b.n	80039ac <GPIO_DeInit+0x84>
 8003998:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <GPIO_DeInit+0xa0>)
 800399a:	4298      	cmp	r0, r3
 800399c:	d10b      	bne.n	80039b6 <GPIO_DeInit+0x8e>
 800399e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80039a2:	2101      	movs	r1, #1
 80039a4:	f000 fd3c 	bl	8004420 <RCC_AHBPeriphResetCmd>
 80039a8:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80039ac:	2100      	movs	r1, #0
 80039ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80039b2:	f000 bd35 	b.w	8004420 <RCC_AHBPeriphResetCmd>
 80039b6:	bd08      	pop	{r3, pc}
 80039b8:	48000400 	.word	0x48000400
 80039bc:	48000800 	.word	0x48000800
 80039c0:	48000c00 	.word	0x48000c00
 80039c4:	48001000 	.word	0x48001000
 80039c8:	48001400 	.word	0x48001400

080039cc <GPIO_Init>:
 80039cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039d0:	2300      	movs	r3, #0
 80039d2:	680f      	ldr	r7, [r1, #0]
 80039d4:	461a      	mov	r2, r3
 80039d6:	f04f 0c01 	mov.w	ip, #1
 80039da:	2403      	movs	r4, #3
 80039dc:	fa0c f602 	lsl.w	r6, ip, r2
 80039e0:	ea06 0507 	and.w	r5, r6, r7
 80039e4:	42b5      	cmp	r5, r6
 80039e6:	d13f      	bne.n	8003a68 <GPIO_Init+0x9c>
 80039e8:	790e      	ldrb	r6, [r1, #4]
 80039ea:	f106 38ff 	add.w	r8, r6, #4294967295
 80039ee:	f1b8 0f01 	cmp.w	r8, #1
 80039f2:	d820      	bhi.n	8003a36 <GPIO_Init+0x6a>
 80039f4:	fa04 f903 	lsl.w	r9, r4, r3
 80039f8:	f8d0 8008 	ldr.w	r8, [r0, #8]
 80039fc:	ea28 0809 	bic.w	r8, r8, r9
 8003a00:	f8c0 8008 	str.w	r8, [r0, #8]
 8003a04:	f891 8005 	ldrb.w	r8, [r1, #5]
 8003a08:	f8d0 9008 	ldr.w	r9, [r0, #8]
 8003a0c:	fa08 f803 	lsl.w	r8, r8, r3
 8003a10:	ea48 0809 	orr.w	r8, r8, r9
 8003a14:	f8c0 8008 	str.w	r8, [r0, #8]
 8003a18:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 8003a1c:	fa1f f888 	uxth.w	r8, r8
 8003a20:	ea28 0505 	bic.w	r5, r8, r5
 8003a24:	8085      	strh	r5, [r0, #4]
 8003a26:	798d      	ldrb	r5, [r1, #6]
 8003a28:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 8003a2c:	fa05 f502 	lsl.w	r5, r5, r2
 8003a30:	ea45 0508 	orr.w	r5, r5, r8
 8003a34:	8085      	strh	r5, [r0, #4]
 8003a36:	fa04 f503 	lsl.w	r5, r4, r3
 8003a3a:	fa06 f603 	lsl.w	r6, r6, r3
 8003a3e:	f8d0 8000 	ldr.w	r8, [r0]
 8003a42:	43ed      	mvns	r5, r5
 8003a44:	ea05 0808 	and.w	r8, r5, r8
 8003a48:	f8c0 8000 	str.w	r8, [r0]
 8003a4c:	f8d0 8000 	ldr.w	r8, [r0]
 8003a50:	ea46 0608 	orr.w	r6, r6, r8
 8003a54:	6006      	str	r6, [r0, #0]
 8003a56:	68c6      	ldr	r6, [r0, #12]
 8003a58:	4035      	ands	r5, r6
 8003a5a:	60c5      	str	r5, [r0, #12]
 8003a5c:	79cd      	ldrb	r5, [r1, #7]
 8003a5e:	68c6      	ldr	r6, [r0, #12]
 8003a60:	fa05 f503 	lsl.w	r5, r5, r3
 8003a64:	4335      	orrs	r5, r6
 8003a66:	60c5      	str	r5, [r0, #12]
 8003a68:	3201      	adds	r2, #1
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	2a10      	cmp	r2, #16
 8003a6e:	d1b5      	bne.n	80039dc <GPIO_Init+0x10>
 8003a70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003a74 <GPIO_StructInit>:
 8003a74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a78:	6003      	str	r3, [r0, #0]
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	7103      	strb	r3, [r0, #4]
 8003a80:	7142      	strb	r2, [r0, #5]
 8003a82:	7183      	strb	r3, [r0, #6]
 8003a84:	71c3      	strb	r3, [r0, #7]
 8003a86:	4770      	bx	lr

08003a88 <GPIO_PinLockConfig>:
 8003a88:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 8003a8c:	61c3      	str	r3, [r0, #28]
 8003a8e:	61c1      	str	r1, [r0, #28]
 8003a90:	61c3      	str	r3, [r0, #28]
 8003a92:	69c3      	ldr	r3, [r0, #28]
 8003a94:	69c3      	ldr	r3, [r0, #28]
 8003a96:	4770      	bx	lr

08003a98 <GPIO_ReadInputDataBit>:
 8003a98:	8a03      	ldrh	r3, [r0, #16]
 8003a9a:	4219      	tst	r1, r3
 8003a9c:	bf0c      	ite	eq
 8003a9e:	2000      	moveq	r0, #0
 8003aa0:	2001      	movne	r0, #1
 8003aa2:	4770      	bx	lr

08003aa4 <GPIO_ReadInputData>:
 8003aa4:	8a00      	ldrh	r0, [r0, #16]
 8003aa6:	b280      	uxth	r0, r0
 8003aa8:	4770      	bx	lr

08003aaa <GPIO_ReadOutputDataBit>:
 8003aaa:	8a83      	ldrh	r3, [r0, #20]
 8003aac:	4219      	tst	r1, r3
 8003aae:	bf0c      	ite	eq
 8003ab0:	2000      	moveq	r0, #0
 8003ab2:	2001      	movne	r0, #1
 8003ab4:	4770      	bx	lr

08003ab6 <GPIO_ReadOutputData>:
 8003ab6:	8a80      	ldrh	r0, [r0, #20]
 8003ab8:	b280      	uxth	r0, r0
 8003aba:	4770      	bx	lr

08003abc <GPIO_SetBits>:
 8003abc:	6181      	str	r1, [r0, #24]
 8003abe:	4770      	bx	lr

08003ac0 <GPIO_ResetBits>:
 8003ac0:	8501      	strh	r1, [r0, #40]	; 0x28
 8003ac2:	4770      	bx	lr

08003ac4 <GPIO_WriteBit>:
 8003ac4:	b10a      	cbz	r2, 8003aca <GPIO_WriteBit+0x6>
 8003ac6:	6181      	str	r1, [r0, #24]
 8003ac8:	4770      	bx	lr
 8003aca:	8501      	strh	r1, [r0, #40]	; 0x28
 8003acc:	4770      	bx	lr

08003ace <GPIO_Write>:
 8003ace:	8281      	strh	r1, [r0, #20]
 8003ad0:	4770      	bx	lr

08003ad2 <GPIO_PinAFConfig>:
 8003ad2:	f001 0307 	and.w	r3, r1, #7
 8003ad6:	b530      	push	{r4, r5, lr}
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	240f      	movs	r4, #15
 8003adc:	fa04 f403 	lsl.w	r4, r4, r3
 8003ae0:	fa02 f203 	lsl.w	r2, r2, r3
 8003ae4:	08c9      	lsrs	r1, r1, #3
 8003ae6:	3108      	adds	r1, #8
 8003ae8:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8003aec:	ea25 0404 	bic.w	r4, r5, r4
 8003af0:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8003af4:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8003af8:	4314      	orrs	r4, r2
 8003afa:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8003afe:	bd30      	pop	{r4, r5, pc}

08003b00 <I2C_DeInit>:
 8003b00:	b508      	push	{r3, lr}
 8003b02:	4b0b      	ldr	r3, [pc, #44]	; (8003b30 <I2C_DeInit+0x30>)
 8003b04:	4298      	cmp	r0, r3
 8003b06:	d107      	bne.n	8003b18 <I2C_DeInit+0x18>
 8003b08:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	f000 fc9f 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8003b12:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003b16:	e006      	b.n	8003b26 <I2C_DeInit+0x26>
 8003b18:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	f000 fc97 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8003b22:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003b26:	2100      	movs	r1, #0
 8003b28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b2c:	f000 bc90 	b.w	8004450 <RCC_APB1PeriphResetCmd>
 8003b30:	40005400 	.word	0x40005400

08003b34 <I2C_Init>:
 8003b34:	6803      	ldr	r3, [r0, #0]
 8003b36:	f023 0301 	bic.w	r3, r3, #1
 8003b3a:	6003      	str	r3, [r0, #0]
 8003b3c:	6802      	ldr	r2, [r0, #0]
 8003b3e:	4b14      	ldr	r3, [pc, #80]	; (8003b90 <I2C_Init+0x5c>)
 8003b40:	4013      	ands	r3, r2
 8003b42:	688a      	ldr	r2, [r1, #8]
 8003b44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003b48:	684a      	ldr	r2, [r1, #4]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	680b      	ldr	r3, [r1, #0]
 8003b4e:	6002      	str	r2, [r0, #0]
 8003b50:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003b54:	6103      	str	r3, [r0, #16]
 8003b56:	6803      	ldr	r3, [r0, #0]
 8003b58:	690a      	ldr	r2, [r1, #16]
 8003b5a:	f043 0301 	orr.w	r3, r3, #1
 8003b5e:	6003      	str	r3, [r0, #0]
 8003b60:	2300      	movs	r3, #0
 8003b62:	6083      	str	r3, [r0, #8]
 8003b64:	60c3      	str	r3, [r0, #12]
 8003b66:	698b      	ldr	r3, [r1, #24]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	6083      	str	r3, [r0, #8]
 8003b6c:	6883      	ldr	r3, [r0, #8]
 8003b6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b72:	6083      	str	r3, [r0, #8]
 8003b74:	6802      	ldr	r2, [r0, #0]
 8003b76:	68cb      	ldr	r3, [r1, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	6003      	str	r3, [r0, #0]
 8003b7c:	6843      	ldr	r3, [r0, #4]
 8003b7e:	694a      	ldr	r2, [r1, #20]
 8003b80:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003b84:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	6043      	str	r3, [r0, #4]
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	00cfe0ff 	.word	0x00cfe0ff

08003b94 <I2C_StructInit>:
 8003b94:	2300      	movs	r3, #0
 8003b96:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003b9a:	6003      	str	r3, [r0, #0]
 8003b9c:	6043      	str	r3, [r0, #4]
 8003b9e:	6083      	str	r3, [r0, #8]
 8003ba0:	60c3      	str	r3, [r0, #12]
 8003ba2:	6103      	str	r3, [r0, #16]
 8003ba4:	6142      	str	r2, [r0, #20]
 8003ba6:	6183      	str	r3, [r0, #24]
 8003ba8:	4770      	bx	lr

08003baa <I2C_Cmd>:
 8003baa:	6803      	ldr	r3, [r0, #0]
 8003bac:	b111      	cbz	r1, 8003bb4 <I2C_Cmd+0xa>
 8003bae:	f043 0301 	orr.w	r3, r3, #1
 8003bb2:	e001      	b.n	8003bb8 <I2C_Cmd+0xe>
 8003bb4:	f023 0301 	bic.w	r3, r3, #1
 8003bb8:	6003      	str	r3, [r0, #0]
 8003bba:	4770      	bx	lr

08003bbc <I2C_SoftwareResetCmd>:
 8003bbc:	6803      	ldr	r3, [r0, #0]
 8003bbe:	f023 0301 	bic.w	r3, r3, #1
 8003bc2:	6003      	str	r3, [r0, #0]
 8003bc4:	6803      	ldr	r3, [r0, #0]
 8003bc6:	6803      	ldr	r3, [r0, #0]
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6003      	str	r3, [r0, #0]
 8003bce:	4770      	bx	lr

08003bd0 <I2C_ITConfig>:
 8003bd0:	6803      	ldr	r3, [r0, #0]
 8003bd2:	b10a      	cbz	r2, 8003bd8 <I2C_ITConfig+0x8>
 8003bd4:	4319      	orrs	r1, r3
 8003bd6:	e001      	b.n	8003bdc <I2C_ITConfig+0xc>
 8003bd8:	ea23 0101 	bic.w	r1, r3, r1
 8003bdc:	6001      	str	r1, [r0, #0]
 8003bde:	4770      	bx	lr

08003be0 <I2C_StretchClockCmd>:
 8003be0:	6803      	ldr	r3, [r0, #0]
 8003be2:	b111      	cbz	r1, 8003bea <I2C_StretchClockCmd+0xa>
 8003be4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003be8:	e001      	b.n	8003bee <I2C_StretchClockCmd+0xe>
 8003bea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bee:	6003      	str	r3, [r0, #0]
 8003bf0:	4770      	bx	lr

08003bf2 <I2C_StopModeCmd>:
 8003bf2:	6803      	ldr	r3, [r0, #0]
 8003bf4:	b111      	cbz	r1, 8003bfc <I2C_StopModeCmd+0xa>
 8003bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bfa:	e001      	b.n	8003c00 <I2C_StopModeCmd+0xe>
 8003bfc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c00:	6003      	str	r3, [r0, #0]
 8003c02:	4770      	bx	lr

08003c04 <I2C_DualAddressCmd>:
 8003c04:	68c3      	ldr	r3, [r0, #12]
 8003c06:	b111      	cbz	r1, 8003c0e <I2C_DualAddressCmd+0xa>
 8003c08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c0c:	e001      	b.n	8003c12 <I2C_DualAddressCmd+0xe>
 8003c0e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c12:	60c3      	str	r3, [r0, #12]
 8003c14:	4770      	bx	lr

08003c16 <I2C_OwnAddress2Config>:
 8003c16:	68c3      	ldr	r3, [r0, #12]
 8003c18:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8003c1c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003c20:	f023 0306 	bic.w	r3, r3, #6
 8003c24:	0212      	lsls	r2, r2, #8
 8003c26:	430b      	orrs	r3, r1
 8003c28:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60c3      	str	r3, [r0, #12]
 8003c30:	4770      	bx	lr

08003c32 <I2C_GeneralCallCmd>:
 8003c32:	6803      	ldr	r3, [r0, #0]
 8003c34:	b111      	cbz	r1, 8003c3c <I2C_GeneralCallCmd+0xa>
 8003c36:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003c3a:	e001      	b.n	8003c40 <I2C_GeneralCallCmd+0xe>
 8003c3c:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c40:	6003      	str	r3, [r0, #0]
 8003c42:	4770      	bx	lr

08003c44 <I2C_SlaveByteControlCmd>:
 8003c44:	6803      	ldr	r3, [r0, #0]
 8003c46:	b111      	cbz	r1, 8003c4e <I2C_SlaveByteControlCmd+0xa>
 8003c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c4c:	e001      	b.n	8003c52 <I2C_SlaveByteControlCmd+0xe>
 8003c4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c52:	6003      	str	r3, [r0, #0]
 8003c54:	4770      	bx	lr

08003c56 <I2C_SlaveAddressConfig>:
 8003c56:	6843      	ldr	r3, [r0, #4]
 8003c58:	0589      	lsls	r1, r1, #22
 8003c5a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c5e:	f023 0303 	bic.w	r3, r3, #3
 8003c62:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c66:	6043      	str	r3, [r0, #4]
 8003c68:	4770      	bx	lr

08003c6a <I2C_10BitAddressingModeCmd>:
 8003c6a:	6843      	ldr	r3, [r0, #4]
 8003c6c:	b111      	cbz	r1, 8003c74 <I2C_10BitAddressingModeCmd+0xa>
 8003c6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c72:	e001      	b.n	8003c78 <I2C_10BitAddressingModeCmd+0xe>
 8003c74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c78:	6043      	str	r3, [r0, #4]
 8003c7a:	4770      	bx	lr

08003c7c <I2C_AutoEndCmd>:
 8003c7c:	6843      	ldr	r3, [r0, #4]
 8003c7e:	b111      	cbz	r1, 8003c86 <I2C_AutoEndCmd+0xa>
 8003c80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c84:	e001      	b.n	8003c8a <I2C_AutoEndCmd+0xe>
 8003c86:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8003c8a:	6043      	str	r3, [r0, #4]
 8003c8c:	4770      	bx	lr

08003c8e <I2C_ReloadCmd>:
 8003c8e:	6843      	ldr	r3, [r0, #4]
 8003c90:	b111      	cbz	r1, 8003c98 <I2C_ReloadCmd+0xa>
 8003c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c96:	e001      	b.n	8003c9c <I2C_ReloadCmd+0xe>
 8003c98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c9c:	6043      	str	r3, [r0, #4]
 8003c9e:	4770      	bx	lr

08003ca0 <I2C_NumberOfBytesConfig>:
 8003ca0:	6843      	ldr	r3, [r0, #4]
 8003ca2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003ca6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8003caa:	6041      	str	r1, [r0, #4]
 8003cac:	4770      	bx	lr

08003cae <I2C_MasterRequestConfig>:
 8003cae:	6843      	ldr	r3, [r0, #4]
 8003cb0:	b911      	cbnz	r1, 8003cb8 <I2C_MasterRequestConfig+0xa>
 8003cb2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003cb6:	e001      	b.n	8003cbc <I2C_MasterRequestConfig+0xe>
 8003cb8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cbc:	6043      	str	r3, [r0, #4]
 8003cbe:	4770      	bx	lr

08003cc0 <I2C_GenerateSTART>:
 8003cc0:	6843      	ldr	r3, [r0, #4]
 8003cc2:	b111      	cbz	r1, 8003cca <I2C_GenerateSTART+0xa>
 8003cc4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003cc8:	e001      	b.n	8003cce <I2C_GenerateSTART+0xe>
 8003cca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003cce:	6043      	str	r3, [r0, #4]
 8003cd0:	4770      	bx	lr

08003cd2 <I2C_GenerateSTOP>:
 8003cd2:	6843      	ldr	r3, [r0, #4]
 8003cd4:	b111      	cbz	r1, 8003cdc <I2C_GenerateSTOP+0xa>
 8003cd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cda:	e001      	b.n	8003ce0 <I2C_GenerateSTOP+0xe>
 8003cdc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ce0:	6043      	str	r3, [r0, #4]
 8003ce2:	4770      	bx	lr

08003ce4 <I2C_10BitAddressHeaderCmd>:
 8003ce4:	6843      	ldr	r3, [r0, #4]
 8003ce6:	b111      	cbz	r1, 8003cee <I2C_10BitAddressHeaderCmd+0xa>
 8003ce8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003cec:	e001      	b.n	8003cf2 <I2C_10BitAddressHeaderCmd+0xe>
 8003cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cf2:	6043      	str	r3, [r0, #4]
 8003cf4:	4770      	bx	lr

08003cf6 <I2C_AcknowledgeConfig>:
 8003cf6:	6843      	ldr	r3, [r0, #4]
 8003cf8:	b111      	cbz	r1, 8003d00 <I2C_AcknowledgeConfig+0xa>
 8003cfa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003cfe:	e001      	b.n	8003d04 <I2C_AcknowledgeConfig+0xe>
 8003d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d04:	6043      	str	r3, [r0, #4]
 8003d06:	4770      	bx	lr

08003d08 <I2C_GetAddressMatched>:
 8003d08:	6980      	ldr	r0, [r0, #24]
 8003d0a:	f400 007e 	and.w	r0, r0, #16646144	; 0xfe0000
 8003d0e:	0c00      	lsrs	r0, r0, #16
 8003d10:	4770      	bx	lr

08003d12 <I2C_GetTransferDirection>:
 8003d12:	6983      	ldr	r3, [r0, #24]
 8003d14:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003d18:	bf14      	ite	ne
 8003d1a:	f44f 6080 	movne.w	r0, #1024	; 0x400
 8003d1e:	2000      	moveq	r0, #0
 8003d20:	4770      	bx	lr

08003d22 <I2C_TransferHandling>:
 8003d22:	b530      	push	{r4, r5, lr}
 8003d24:	6845      	ldr	r5, [r0, #4]
 8003d26:	4c06      	ldr	r4, [pc, #24]	; (8003d40 <I2C_TransferHandling+0x1e>)
 8003d28:	0589      	lsls	r1, r1, #22
 8003d2a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d2e:	402c      	ands	r4, r5
 8003d30:	9903      	ldr	r1, [sp, #12]
 8003d32:	431c      	orrs	r4, r3
 8003d34:	4321      	orrs	r1, r4
 8003d36:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8003d3a:	6042      	str	r2, [r0, #4]
 8003d3c:	bd30      	pop	{r4, r5, pc}
 8003d3e:	bf00      	nop
 8003d40:	fc009800 	.word	0xfc009800

08003d44 <I2C_SMBusAlertCmd>:
 8003d44:	6803      	ldr	r3, [r0, #0]
 8003d46:	b111      	cbz	r1, 8003d4e <I2C_SMBusAlertCmd+0xa>
 8003d48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d4c:	e001      	b.n	8003d52 <I2C_SMBusAlertCmd+0xe>
 8003d4e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003d52:	6003      	str	r3, [r0, #0]
 8003d54:	4770      	bx	lr

08003d56 <I2C_ClockTimeoutCmd>:
 8003d56:	6943      	ldr	r3, [r0, #20]
 8003d58:	b111      	cbz	r1, 8003d60 <I2C_ClockTimeoutCmd+0xa>
 8003d5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d5e:	e001      	b.n	8003d64 <I2C_ClockTimeoutCmd+0xe>
 8003d60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003d64:	6143      	str	r3, [r0, #20]
 8003d66:	4770      	bx	lr

08003d68 <I2C_ExtendedClockTimeoutCmd>:
 8003d68:	6943      	ldr	r3, [r0, #20]
 8003d6a:	b111      	cbz	r1, 8003d72 <I2C_ExtendedClockTimeoutCmd+0xa>
 8003d6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d70:	e001      	b.n	8003d76 <I2C_ExtendedClockTimeoutCmd+0xe>
 8003d72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d76:	6143      	str	r3, [r0, #20]
 8003d78:	4770      	bx	lr

08003d7a <I2C_IdleClockTimeoutCmd>:
 8003d7a:	6943      	ldr	r3, [r0, #20]
 8003d7c:	b111      	cbz	r1, 8003d84 <I2C_IdleClockTimeoutCmd+0xa>
 8003d7e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d82:	e001      	b.n	8003d88 <I2C_IdleClockTimeoutCmd+0xe>
 8003d84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d88:	6143      	str	r3, [r0, #20]
 8003d8a:	4770      	bx	lr

08003d8c <I2C_TimeoutAConfig>:
 8003d8c:	6943      	ldr	r3, [r0, #20]
 8003d8e:	0509      	lsls	r1, r1, #20
 8003d90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003d94:	f023 030f 	bic.w	r3, r3, #15
 8003d98:	ea43 5311 	orr.w	r3, r3, r1, lsr #20
 8003d9c:	6143      	str	r3, [r0, #20]
 8003d9e:	4770      	bx	lr

08003da0 <I2C_TimeoutBConfig>:
 8003da0:	6943      	ldr	r3, [r0, #20]
 8003da2:	4a05      	ldr	r2, [pc, #20]	; (8003db8 <I2C_TimeoutBConfig+0x18>)
 8003da4:	f023 637f 	bic.w	r3, r3, #267386880	; 0xff00000
 8003da8:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003dac:	ea02 4101 	and.w	r1, r2, r1, lsl #16
 8003db0:	430b      	orrs	r3, r1
 8003db2:	6143      	str	r3, [r0, #20]
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	0fff0000 	.word	0x0fff0000

08003dbc <I2C_CalculatePEC>:
 8003dbc:	6803      	ldr	r3, [r0, #0]
 8003dbe:	b111      	cbz	r1, 8003dc6 <I2C_CalculatePEC+0xa>
 8003dc0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003dc4:	e001      	b.n	8003dca <I2C_CalculatePEC+0xe>
 8003dc6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003dca:	6003      	str	r3, [r0, #0]
 8003dcc:	4770      	bx	lr

08003dce <I2C_PECRequestCmd>:
 8003dce:	6803      	ldr	r3, [r0, #0]
 8003dd0:	b111      	cbz	r1, 8003dd8 <I2C_PECRequestCmd+0xa>
 8003dd2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003dd6:	e001      	b.n	8003ddc <I2C_PECRequestCmd+0xe>
 8003dd8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ddc:	6003      	str	r3, [r0, #0]
 8003dde:	4770      	bx	lr

08003de0 <I2C_GetPEC>:
 8003de0:	6a00      	ldr	r0, [r0, #32]
 8003de2:	b2c0      	uxtb	r0, r0
 8003de4:	4770      	bx	lr

08003de6 <I2C_ReadRegister>:
 8003de6:	b082      	sub	sp, #8
 8003de8:	2300      	movs	r3, #0
 8003dea:	9301      	str	r3, [sp, #4]
 8003dec:	9001      	str	r0, [sp, #4]
 8003dee:	9b01      	ldr	r3, [sp, #4]
 8003df0:	18c9      	adds	r1, r1, r3
 8003df2:	9101      	str	r1, [sp, #4]
 8003df4:	9b01      	ldr	r3, [sp, #4]
 8003df6:	6818      	ldr	r0, [r3, #0]
 8003df8:	b002      	add	sp, #8
 8003dfa:	4770      	bx	lr

08003dfc <I2C_SendData>:
 8003dfc:	6281      	str	r1, [r0, #40]	; 0x28
 8003dfe:	4770      	bx	lr

08003e00 <I2C_ReceiveData>:
 8003e00:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003e02:	b2c0      	uxtb	r0, r0
 8003e04:	4770      	bx	lr

08003e06 <I2C_DMACmd>:
 8003e06:	6803      	ldr	r3, [r0, #0]
 8003e08:	b10a      	cbz	r2, 8003e0e <I2C_DMACmd+0x8>
 8003e0a:	4319      	orrs	r1, r3
 8003e0c:	e001      	b.n	8003e12 <I2C_DMACmd+0xc>
 8003e0e:	ea23 0101 	bic.w	r1, r3, r1
 8003e12:	6001      	str	r1, [r0, #0]
 8003e14:	4770      	bx	lr

08003e16 <I2C_GetFlagStatus>:
 8003e16:	6983      	ldr	r3, [r0, #24]
 8003e18:	4219      	tst	r1, r3
 8003e1a:	bf0c      	ite	eq
 8003e1c:	2000      	moveq	r0, #0
 8003e1e:	2001      	movne	r0, #1
 8003e20:	4770      	bx	lr

08003e22 <I2C_ClearFlag>:
 8003e22:	61c1      	str	r1, [r0, #28]
 8003e24:	4770      	bx	lr

08003e26 <I2C_GetITStatus>:
 8003e26:	f411 5f7c 	tst.w	r1, #16128	; 0x3f00
 8003e2a:	6803      	ldr	r3, [r0, #0]
 8003e2c:	d002      	beq.n	8003e34 <I2C_GetITStatus+0xe>
 8003e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e32:	e005      	b.n	8003e40 <I2C_GetITStatus+0x1a>
 8003e34:	f011 0fc0 	tst.w	r1, #192	; 0xc0
 8003e38:	bf14      	ite	ne
 8003e3a:	f003 0340 	andne.w	r3, r3, #64	; 0x40
 8003e3e:	400b      	andeq	r3, r1
 8003e40:	6980      	ldr	r0, [r0, #24]
 8003e42:	4008      	ands	r0, r1
 8003e44:	d002      	beq.n	8003e4c <I2C_GetITStatus+0x26>
 8003e46:	1c18      	adds	r0, r3, #0
 8003e48:	bf18      	it	ne
 8003e4a:	2001      	movne	r0, #1
 8003e4c:	4770      	bx	lr

08003e4e <I2C_ClearITPendingBit>:
 8003e4e:	61c1      	str	r1, [r0, #28]
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop

08003e54 <NVIC_PriorityGroupConfig>:
 8003e54:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003e58:	4b02      	ldr	r3, [pc, #8]	; (8003e64 <NVIC_PriorityGroupConfig+0x10>)
 8003e5a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8003e5e:	60d8      	str	r0, [r3, #12]
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <NVIC_Init>:
 8003e68:	78c3      	ldrb	r3, [r0, #3]
 8003e6a:	b510      	push	{r4, lr}
 8003e6c:	b1fb      	cbz	r3, 8003eae <NVIC_Init+0x46>
 8003e6e:	4b16      	ldr	r3, [pc, #88]	; (8003ec8 <NVIC_Init+0x60>)
 8003e70:	7841      	ldrb	r1, [r0, #1]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	7884      	ldrb	r4, [r0, #2]
 8003e76:	43db      	mvns	r3, r3
 8003e78:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003e7c:	f1c3 0204 	rsb	r2, r3, #4
 8003e80:	fa01 f102 	lsl.w	r1, r1, r2
 8003e84:	220f      	movs	r2, #15
 8003e86:	fa22 f203 	lsr.w	r2, r2, r3
 8003e8a:	7803      	ldrb	r3, [r0, #0]
 8003e8c:	4022      	ands	r2, r4
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8003e94:	0112      	lsls	r2, r2, #4
 8003e96:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8003e9a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8003e9e:	7803      	ldrb	r3, [r0, #0]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	0959      	lsrs	r1, r3, #5
 8003ea4:	f003 031f 	and.w	r3, r3, #31
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	e007      	b.n	8003ebe <NVIC_Init+0x56>
 8003eae:	7803      	ldrb	r3, [r0, #0]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	0959      	lsrs	r1, r3, #5
 8003eb4:	f003 031f 	and.w	r3, r3, #31
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	3120      	adds	r1, #32
 8003ebe:	4a03      	ldr	r2, [pc, #12]	; (8003ecc <NVIC_Init+0x64>)
 8003ec0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003ec4:	bd10      	pop	{r4, pc}
 8003ec6:	bf00      	nop
 8003ec8:	e000ed00 	.word	0xe000ed00
 8003ecc:	e000e100 	.word	0xe000e100

08003ed0 <NVIC_SetVectorTable>:
 8003ed0:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8003ed4:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8003ed8:	4b01      	ldr	r3, [pc, #4]	; (8003ee0 <NVIC_SetVectorTable+0x10>)
 8003eda:	4308      	orrs	r0, r1
 8003edc:	6098      	str	r0, [r3, #8]
 8003ede:	4770      	bx	lr
 8003ee0:	e000ed00 	.word	0xe000ed00

08003ee4 <NVIC_SystemLPConfig>:
 8003ee4:	4b04      	ldr	r3, [pc, #16]	; (8003ef8 <NVIC_SystemLPConfig+0x14>)
 8003ee6:	691a      	ldr	r2, [r3, #16]
 8003ee8:	b109      	cbz	r1, 8003eee <NVIC_SystemLPConfig+0xa>
 8003eea:	4310      	orrs	r0, r2
 8003eec:	e001      	b.n	8003ef2 <NVIC_SystemLPConfig+0xe>
 8003eee:	ea22 0000 	bic.w	r0, r2, r0
 8003ef2:	6118      	str	r0, [r3, #16]
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	e000ed00 	.word	0xe000ed00

08003efc <SysTick_CLKSourceConfig>:
 8003efc:	4b04      	ldr	r3, [pc, #16]	; (8003f10 <SysTick_CLKSourceConfig+0x14>)
 8003efe:	2804      	cmp	r0, #4
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	bf0c      	ite	eq
 8003f04:	f042 0204 	orreq.w	r2, r2, #4
 8003f08:	f022 0204 	bicne.w	r2, r2, #4
 8003f0c:	601a      	str	r2, [r3, #0]
 8003f0e:	4770      	bx	lr
 8003f10:	e000e010 	.word	0xe000e010

08003f14 <RCC_DeInit>:
 8003f14:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <RCC_DeInit+0x48>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	f042 0201 	orr.w	r2, r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]
 8003f1e:	6859      	ldr	r1, [r3, #4]
 8003f20:	4a0f      	ldr	r2, [pc, #60]	; (8003f60 <RCC_DeInit+0x4c>)
 8003f22:	400a      	ands	r2, r1
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003f2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f38:	601a      	str	r2, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f44:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8003f48:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003f4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f50:	4a04      	ldr	r2, [pc, #16]	; (8003f64 <RCC_DeInit+0x50>)
 8003f52:	400a      	ands	r2, r1
 8003f54:	631a      	str	r2, [r3, #48]	; 0x30
 8003f56:	2200      	movs	r2, #0
 8003f58:	609a      	str	r2, [r3, #8]
 8003f5a:	4770      	bx	lr
 8003f5c:	40021000 	.word	0x40021000
 8003f60:	f8ffc000 	.word	0xf8ffc000
 8003f64:	0f00fccc 	.word	0x0f00fccc

08003f68 <RCC_HSEConfig>:
 8003f68:	4b02      	ldr	r3, [pc, #8]	; (8003f74 <RCC_HSEConfig+0xc>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	701a      	strb	r2, [r3, #0]
 8003f6e:	7018      	strb	r0, [r3, #0]
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	40021002 	.word	0x40021002

08003f78 <RCC_AdjustHSICalibrationValue>:
 8003f78:	4b03      	ldr	r3, [pc, #12]	; (8003f88 <RCC_AdjustHSICalibrationValue+0x10>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003f80:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8003f84:	6018      	str	r0, [r3, #0]
 8003f86:	4770      	bx	lr
 8003f88:	40021000 	.word	0x40021000

08003f8c <RCC_HSICmd>:
 8003f8c:	4b01      	ldr	r3, [pc, #4]	; (8003f94 <RCC_HSICmd+0x8>)
 8003f8e:	6018      	str	r0, [r3, #0]
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	42420000 	.word	0x42420000

08003f98 <RCC_LSEConfig>:
 8003f98:	4b06      	ldr	r3, [pc, #24]	; (8003fb4 <RCC_LSEConfig+0x1c>)
 8003f9a:	6a1a      	ldr	r2, [r3, #32]
 8003f9c:	f022 0201 	bic.w	r2, r2, #1
 8003fa0:	621a      	str	r2, [r3, #32]
 8003fa2:	6a1a      	ldr	r2, [r3, #32]
 8003fa4:	f022 0204 	bic.w	r2, r2, #4
 8003fa8:	621a      	str	r2, [r3, #32]
 8003faa:	6a1a      	ldr	r2, [r3, #32]
 8003fac:	4310      	orrs	r0, r2
 8003fae:	6218      	str	r0, [r3, #32]
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40021000 	.word	0x40021000

08003fb8 <RCC_LSEDriveConfig>:
 8003fb8:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <RCC_LSEDriveConfig+0x14>)
 8003fba:	6a1a      	ldr	r2, [r3, #32]
 8003fbc:	f022 0218 	bic.w	r2, r2, #24
 8003fc0:	621a      	str	r2, [r3, #32]
 8003fc2:	6a1a      	ldr	r2, [r3, #32]
 8003fc4:	4310      	orrs	r0, r2
 8003fc6:	6218      	str	r0, [r3, #32]
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	40021000 	.word	0x40021000

08003fd0 <RCC_LSICmd>:
 8003fd0:	4b01      	ldr	r3, [pc, #4]	; (8003fd8 <RCC_LSICmd+0x8>)
 8003fd2:	6018      	str	r0, [r3, #0]
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	42420480 	.word	0x42420480

08003fdc <RCC_PLLConfig>:
 8003fdc:	4b04      	ldr	r3, [pc, #16]	; (8003ff0 <RCC_PLLConfig+0x14>)
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8003fe4:	605a      	str	r2, [r3, #4]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	4310      	orrs	r0, r2
 8003fea:	4301      	orrs	r1, r0
 8003fec:	6059      	str	r1, [r3, #4]
 8003fee:	4770      	bx	lr
 8003ff0:	40021000 	.word	0x40021000

08003ff4 <RCC_PLLCmd>:
 8003ff4:	4b01      	ldr	r3, [pc, #4]	; (8003ffc <RCC_PLLCmd+0x8>)
 8003ff6:	6018      	str	r0, [r3, #0]
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	42420060 	.word	0x42420060

08004000 <RCC_PREDIV1Config>:
 8004000:	4b03      	ldr	r3, [pc, #12]	; (8004010 <RCC_PREDIV1Config+0x10>)
 8004002:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004004:	f022 020f 	bic.w	r2, r2, #15
 8004008:	4310      	orrs	r0, r2
 800400a:	62d8      	str	r0, [r3, #44]	; 0x2c
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	40021000 	.word	0x40021000

08004014 <RCC_ClockSecuritySystemCmd>:
 8004014:	4b01      	ldr	r3, [pc, #4]	; (800401c <RCC_ClockSecuritySystemCmd+0x8>)
 8004016:	6018      	str	r0, [r3, #0]
 8004018:	4770      	bx	lr
 800401a:	bf00      	nop
 800401c:	4242004c 	.word	0x4242004c

08004020 <RCC_MCOConfig>:
 8004020:	4b01      	ldr	r3, [pc, #4]	; (8004028 <RCC_MCOConfig+0x8>)
 8004022:	7018      	strb	r0, [r3, #0]
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	40021007 	.word	0x40021007

0800402c <RCC_SYSCLKConfig>:
 800402c:	4b03      	ldr	r3, [pc, #12]	; (800403c <RCC_SYSCLKConfig+0x10>)
 800402e:	685a      	ldr	r2, [r3, #4]
 8004030:	f022 0203 	bic.w	r2, r2, #3
 8004034:	4310      	orrs	r0, r2
 8004036:	6058      	str	r0, [r3, #4]
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40021000 	.word	0x40021000

08004040 <RCC_GetSYSCLKSource>:
 8004040:	4b02      	ldr	r3, [pc, #8]	; (800404c <RCC_GetSYSCLKSource+0xc>)
 8004042:	6858      	ldr	r0, [r3, #4]
 8004044:	f000 000c 	and.w	r0, r0, #12
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	40021000 	.word	0x40021000

08004050 <RCC_HCLKConfig>:
 8004050:	4b03      	ldr	r3, [pc, #12]	; (8004060 <RCC_HCLKConfig+0x10>)
 8004052:	685a      	ldr	r2, [r3, #4]
 8004054:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004058:	4310      	orrs	r0, r2
 800405a:	6058      	str	r0, [r3, #4]
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40021000 	.word	0x40021000

08004064 <RCC_PCLK1Config>:
 8004064:	4b03      	ldr	r3, [pc, #12]	; (8004074 <RCC_PCLK1Config+0x10>)
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800406c:	4310      	orrs	r0, r2
 800406e:	6058      	str	r0, [r3, #4]
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	40021000 	.word	0x40021000

08004078 <RCC_PCLK2Config>:
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <RCC_PCLK2Config+0x10>)
 800407a:	685a      	ldr	r2, [r3, #4]
 800407c:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8004080:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8004084:	6058      	str	r0, [r3, #4]
 8004086:	4770      	bx	lr
 8004088:	40021000 	.word	0x40021000

0800408c <RCC_GetClocksFreq>:
 800408c:	4b94      	ldr	r3, [pc, #592]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 800408e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	f002 020c 	and.w	r2, r2, #12
 8004098:	2a04      	cmp	r2, #4
 800409a:	d005      	beq.n	80040a8 <RCC_GetClocksFreq+0x1c>
 800409c:	2a08      	cmp	r2, #8
 800409e:	d006      	beq.n	80040ae <RCC_GetClocksFreq+0x22>
 80040a0:	4b90      	ldr	r3, [pc, #576]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 80040a2:	6003      	str	r3, [r0, #0]
 80040a4:	b9b2      	cbnz	r2, 80040d4 <RCC_GetClocksFreq+0x48>
 80040a6:	e016      	b.n	80040d6 <RCC_GetClocksFreq+0x4a>
 80040a8:	4b8e      	ldr	r3, [pc, #568]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 80040aa:	6003      	str	r3, [r0, #0]
 80040ac:	e012      	b.n	80040d4 <RCC_GetClocksFreq+0x48>
 80040ae:	6859      	ldr	r1, [r3, #4]
 80040b0:	685c      	ldr	r4, [r3, #4]
 80040b2:	f3c1 4183 	ubfx	r1, r1, #18, #4
 80040b6:	3102      	adds	r1, #2
 80040b8:	03e6      	lsls	r6, r4, #15
 80040ba:	d401      	bmi.n	80040c0 <RCC_GetClocksFreq+0x34>
 80040bc:	4a8a      	ldr	r2, [pc, #552]	; (80042e8 <RCC_GetClocksFreq+0x25c>)
 80040be:	e006      	b.n	80040ce <RCC_GetClocksFreq+0x42>
 80040c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040c2:	4b88      	ldr	r3, [pc, #544]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 80040c4:	f002 020f 	and.w	r2, r2, #15
 80040c8:	3201      	adds	r2, #1
 80040ca:	fbb3 f2f2 	udiv	r2, r3, r2
 80040ce:	434a      	muls	r2, r1
 80040d0:	6002      	str	r2, [r0, #0]
 80040d2:	e000      	b.n	80040d6 <RCC_GetClocksFreq+0x4a>
 80040d4:	2200      	movs	r2, #0
 80040d6:	4d82      	ldr	r5, [pc, #520]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 80040d8:	4c84      	ldr	r4, [pc, #528]	; (80042ec <RCC_GetClocksFreq+0x260>)
 80040da:	686b      	ldr	r3, [r5, #4]
 80040dc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80040e0:	5ce7      	ldrb	r7, [r4, r3]
 80040e2:	6803      	ldr	r3, [r0, #0]
 80040e4:	fa23 f607 	lsr.w	r6, r3, r7
 80040e8:	6046      	str	r6, [r0, #4]
 80040ea:	6869      	ldr	r1, [r5, #4]
 80040ec:	f3c1 2102 	ubfx	r1, r1, #8, #3
 80040f0:	5c61      	ldrb	r1, [r4, r1]
 80040f2:	fa26 f101 	lsr.w	r1, r6, r1
 80040f6:	6081      	str	r1, [r0, #8]
 80040f8:	f8d5 c004 	ldr.w	ip, [r5, #4]
 80040fc:	f3cc 2cc2 	ubfx	ip, ip, #11, #3
 8004100:	f814 c00c 	ldrb.w	ip, [r4, ip]
 8004104:	fa26 f60c 	lsr.w	r6, r6, ip
 8004108:	60c6      	str	r6, [r0, #12]
 800410a:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
 800410e:	f3c8 1804 	ubfx	r8, r8, #4, #5
 8004112:	eb04 0848 	add.w	r8, r4, r8, lsl #1
 8004116:	f8b8 8010 	ldrh.w	r8, [r8, #16]
 800411a:	fa1f f888 	uxth.w	r8, r8
 800411e:	f008 0910 	and.w	r9, r8, #16
 8004122:	fa1f f989 	uxth.w	r9, r9
 8004126:	f1b9 0f00 	cmp.w	r9, #0
 800412a:	d004      	beq.n	8004136 <RCC_GetClocksFreq+0xaa>
 800412c:	fbb2 f8f8 	udiv	r8, r2, r8
 8004130:	f8c0 8010 	str.w	r8, [r0, #16]
 8004134:	e000      	b.n	8004138 <RCC_GetClocksFreq+0xac>
 8004136:	6103      	str	r3, [r0, #16]
 8004138:	6aed      	ldr	r5, [r5, #44]	; 0x2c
 800413a:	f3c5 2544 	ubfx	r5, r5, #9, #5
 800413e:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8004142:	8a24      	ldrh	r4, [r4, #16]
 8004144:	b2a4      	uxth	r4, r4
 8004146:	f004 0510 	and.w	r5, r4, #16
 800414a:	b2ad      	uxth	r5, r5
 800414c:	b11d      	cbz	r5, 8004156 <RCC_GetClocksFreq+0xca>
 800414e:	fbb2 f4f4 	udiv	r4, r2, r4
 8004152:	6144      	str	r4, [r0, #20]
 8004154:	e000      	b.n	8004158 <RCC_GetClocksFreq+0xcc>
 8004156:	6143      	str	r3, [r0, #20]
 8004158:	4c61      	ldr	r4, [pc, #388]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 800415a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800415c:	06ed      	lsls	r5, r5, #27
 800415e:	bf56      	itet	pl
 8004160:	4d60      	ldrpl	r5, [pc, #384]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 8004162:	6183      	strmi	r3, [r0, #24]
 8004164:	6185      	strpl	r5, [r0, #24]
 8004166:	6b24      	ldr	r4, [r4, #48]	; 0x30
 8004168:	06a4      	lsls	r4, r4, #26
 800416a:	bf56      	itet	pl
 800416c:	4c5d      	ldrpl	r4, [pc, #372]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 800416e:	61c3      	strmi	r3, [r0, #28]
 8004170:	61c4      	strpl	r4, [r0, #28]
 8004172:	4c5b      	ldr	r4, [pc, #364]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 8004174:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8004176:	f415 7f80 	tst.w	r5, #256	; 0x100
 800417a:	d006      	beq.n	800418a <RCC_GetClocksFreq+0xfe>
 800417c:	4293      	cmp	r3, r2
 800417e:	d104      	bne.n	800418a <RCC_GetClocksFreq+0xfe>
 8004180:	45bc      	cmp	ip, r7
 8004182:	d102      	bne.n	800418a <RCC_GetClocksFreq+0xfe>
 8004184:	005d      	lsls	r5, r3, #1
 8004186:	6205      	str	r5, [r0, #32]
 8004188:	e000      	b.n	800418c <RCC_GetClocksFreq+0x100>
 800418a:	6206      	str	r6, [r0, #32]
 800418c:	6b24      	ldr	r4, [r4, #48]	; 0x30
 800418e:	05a4      	lsls	r4, r4, #22
 8004190:	d506      	bpl.n	80041a0 <RCC_GetClocksFreq+0x114>
 8004192:	4293      	cmp	r3, r2
 8004194:	d104      	bne.n	80041a0 <RCC_GetClocksFreq+0x114>
 8004196:	45bc      	cmp	ip, r7
 8004198:	d102      	bne.n	80041a0 <RCC_GetClocksFreq+0x114>
 800419a:	005a      	lsls	r2, r3, #1
 800419c:	6242      	str	r2, [r0, #36]	; 0x24
 800419e:	e000      	b.n	80041a2 <RCC_GetClocksFreq+0x116>
 80041a0:	6246      	str	r6, [r0, #36]	; 0x24
 80041a2:	4a4f      	ldr	r2, [pc, #316]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 80041a4:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80041a6:	07a4      	lsls	r4, r4, #30
 80041a8:	d101      	bne.n	80041ae <RCC_GetClocksFreq+0x122>
 80041aa:	6286      	str	r6, [r0, #40]	; 0x28
 80041ac:	e015      	b.n	80041da <RCC_GetClocksFreq+0x14e>
 80041ae:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80041b0:	f004 0403 	and.w	r4, r4, #3
 80041b4:	2c01      	cmp	r4, #1
 80041b6:	d101      	bne.n	80041bc <RCC_GetClocksFreq+0x130>
 80041b8:	6283      	str	r3, [r0, #40]	; 0x28
 80041ba:	e00e      	b.n	80041da <RCC_GetClocksFreq+0x14e>
 80041bc:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80041be:	f004 0403 	and.w	r4, r4, #3
 80041c2:	2c02      	cmp	r4, #2
 80041c4:	d102      	bne.n	80041cc <RCC_GetClocksFreq+0x140>
 80041c6:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 80041ca:	e005      	b.n	80041d8 <RCC_GetClocksFreq+0x14c>
 80041cc:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80041ce:	f004 0403 	and.w	r4, r4, #3
 80041d2:	2c03      	cmp	r4, #3
 80041d4:	d101      	bne.n	80041da <RCC_GetClocksFreq+0x14e>
 80041d6:	4c43      	ldr	r4, [pc, #268]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 80041d8:	6284      	str	r4, [r0, #40]	; 0x28
 80041da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041dc:	4c40      	ldr	r4, [pc, #256]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 80041de:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 80041e2:	d101      	bne.n	80041e8 <RCC_GetClocksFreq+0x15c>
 80041e4:	62c1      	str	r1, [r0, #44]	; 0x2c
 80041e6:	e018      	b.n	800421a <RCC_GetClocksFreq+0x18e>
 80041e8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80041ea:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80041ee:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80041f2:	d101      	bne.n	80041f8 <RCC_GetClocksFreq+0x16c>
 80041f4:	62c3      	str	r3, [r0, #44]	; 0x2c
 80041f6:	e010      	b.n	800421a <RCC_GetClocksFreq+0x18e>
 80041f8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80041fa:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80041fe:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8004202:	d102      	bne.n	800420a <RCC_GetClocksFreq+0x17e>
 8004204:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004208:	e006      	b.n	8004218 <RCC_GetClocksFreq+0x18c>
 800420a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800420c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 8004210:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8004214:	d101      	bne.n	800421a <RCC_GetClocksFreq+0x18e>
 8004216:	4a33      	ldr	r2, [pc, #204]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 8004218:	62c2      	str	r2, [r0, #44]	; 0x2c
 800421a:	4a31      	ldr	r2, [pc, #196]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 800421c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800421e:	f414 2f40 	tst.w	r4, #786432	; 0xc0000
 8004222:	d101      	bne.n	8004228 <RCC_GetClocksFreq+0x19c>
 8004224:	6301      	str	r1, [r0, #48]	; 0x30
 8004226:	e018      	b.n	800425a <RCC_GetClocksFreq+0x1ce>
 8004228:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800422a:	f404 2440 	and.w	r4, r4, #786432	; 0xc0000
 800422e:	f5b4 2f80 	cmp.w	r4, #262144	; 0x40000
 8004232:	d101      	bne.n	8004238 <RCC_GetClocksFreq+0x1ac>
 8004234:	6303      	str	r3, [r0, #48]	; 0x30
 8004236:	e010      	b.n	800425a <RCC_GetClocksFreq+0x1ce>
 8004238:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800423a:	f404 2440 	and.w	r4, r4, #786432	; 0xc0000
 800423e:	f5b4 2f00 	cmp.w	r4, #524288	; 0x80000
 8004242:	d102      	bne.n	800424a <RCC_GetClocksFreq+0x1be>
 8004244:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 8004248:	e006      	b.n	8004258 <RCC_GetClocksFreq+0x1cc>
 800424a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800424c:	f404 2440 	and.w	r4, r4, #786432	; 0xc0000
 8004250:	f5b4 2f40 	cmp.w	r4, #786432	; 0xc0000
 8004254:	d101      	bne.n	800425a <RCC_GetClocksFreq+0x1ce>
 8004256:	4c23      	ldr	r4, [pc, #140]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 8004258:	6304      	str	r4, [r0, #48]	; 0x30
 800425a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800425c:	4c20      	ldr	r4, [pc, #128]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 800425e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8004262:	d101      	bne.n	8004268 <RCC_GetClocksFreq+0x1dc>
 8004264:	6341      	str	r1, [r0, #52]	; 0x34
 8004266:	e018      	b.n	800429a <RCC_GetClocksFreq+0x20e>
 8004268:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800426a:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 800426e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8004272:	d101      	bne.n	8004278 <RCC_GetClocksFreq+0x1ec>
 8004274:	6343      	str	r3, [r0, #52]	; 0x34
 8004276:	e010      	b.n	800429a <RCC_GetClocksFreq+0x20e>
 8004278:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800427a:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 800427e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8004282:	d102      	bne.n	800428a <RCC_GetClocksFreq+0x1fe>
 8004284:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004288:	e006      	b.n	8004298 <RCC_GetClocksFreq+0x20c>
 800428a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800428c:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8004290:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8004294:	d101      	bne.n	800429a <RCC_GetClocksFreq+0x20e>
 8004296:	4a13      	ldr	r2, [pc, #76]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 8004298:	6342      	str	r2, [r0, #52]	; 0x34
 800429a:	4a11      	ldr	r2, [pc, #68]	; (80042e0 <RCC_GetClocksFreq+0x254>)
 800429c:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800429e:	f414 0f40 	tst.w	r4, #12582912	; 0xc00000
 80042a2:	d102      	bne.n	80042aa <RCC_GetClocksFreq+0x21e>
 80042a4:	6381      	str	r1, [r0, #56]	; 0x38
 80042a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80042aa:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80042ac:	f401 0140 	and.w	r1, r1, #12582912	; 0xc00000
 80042b0:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80042b4:	d100      	bne.n	80042b8 <RCC_GetClocksFreq+0x22c>
 80042b6:	e00f      	b.n	80042d8 <RCC_GetClocksFreq+0x24c>
 80042b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80042ba:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80042be:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042c2:	d102      	bne.n	80042ca <RCC_GetClocksFreq+0x23e>
 80042c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042c8:	e006      	b.n	80042d8 <RCC_GetClocksFreq+0x24c>
 80042ca:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80042cc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80042d0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042d4:	d101      	bne.n	80042da <RCC_GetClocksFreq+0x24e>
 80042d6:	4b03      	ldr	r3, [pc, #12]	; (80042e4 <RCC_GetClocksFreq+0x258>)
 80042d8:	6383      	str	r3, [r0, #56]	; 0x38
 80042da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80042de:	bf00      	nop
 80042e0:	40021000 	.word	0x40021000
 80042e4:	007a1200 	.word	0x007a1200
 80042e8:	003d0900 	.word	0x003d0900
 80042ec:	20000000 	.word	0x20000000

080042f0 <RCC_ADCCLKConfig>:
 80042f0:	0f03      	lsrs	r3, r0, #28
 80042f2:	4b06      	ldr	r3, [pc, #24]	; (800430c <RCC_ADCCLKConfig+0x1c>)
 80042f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f6:	bf14      	ite	ne
 80042f8:	f422 5278 	bicne.w	r2, r2, #15872	; 0x3e00
 80042fc:	f422 72f8 	biceq.w	r2, r2, #496	; 0x1f0
 8004300:	62da      	str	r2, [r3, #44]	; 0x2c
 8004302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004304:	4310      	orrs	r0, r2
 8004306:	62d8      	str	r0, [r3, #44]	; 0x2c
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40021000 	.word	0x40021000

08004310 <RCC_I2CCLKConfig>:
 8004310:	0f03      	lsrs	r3, r0, #28
 8004312:	4b06      	ldr	r3, [pc, #24]	; (800432c <RCC_I2CCLKConfig+0x1c>)
 8004314:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004316:	bf14      	ite	ne
 8004318:	f022 0220 	bicne.w	r2, r2, #32
 800431c:	f022 0210 	biceq.w	r2, r2, #16
 8004320:	631a      	str	r2, [r3, #48]	; 0x30
 8004322:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004324:	4310      	orrs	r0, r2
 8004326:	6318      	str	r0, [r3, #48]	; 0x30
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000

08004330 <RCC_TIMCLKConfig>:
 8004330:	0f03      	lsrs	r3, r0, #28
 8004332:	4b06      	ldr	r3, [pc, #24]	; (800434c <RCC_TIMCLKConfig+0x1c>)
 8004334:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004336:	bf14      	ite	ne
 8004338:	f422 7200 	bicne.w	r2, r2, #512	; 0x200
 800433c:	f422 7280 	biceq.w	r2, r2, #256	; 0x100
 8004340:	631a      	str	r2, [r3, #48]	; 0x30
 8004342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004344:	4310      	orrs	r0, r2
 8004346:	6318      	str	r0, [r3, #48]	; 0x30
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	40021000 	.word	0x40021000

08004350 <RCC_USARTCLKConfig>:
 8004350:	0f02      	lsrs	r2, r0, #28
 8004352:	3a01      	subs	r2, #1
 8004354:	4b0f      	ldr	r3, [pc, #60]	; (8004394 <RCC_USARTCLKConfig+0x44>)
 8004356:	2a04      	cmp	r2, #4
 8004358:	d818      	bhi.n	800438c <RCC_USARTCLKConfig+0x3c>
 800435a:	e8df f002 	tbb	[pc, r2]
 800435e:	0703      	.short	0x0703
 8004360:	0f0b      	.short	0x0f0b
 8004362:	13          	.byte	0x13
 8004363:	00          	.byte	0x00
 8004364:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004366:	f022 0203 	bic.w	r2, r2, #3
 800436a:	e00e      	b.n	800438a <RCC_USARTCLKConfig+0x3a>
 800436c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800436e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8004372:	e00a      	b.n	800438a <RCC_USARTCLKConfig+0x3a>
 8004374:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004376:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800437a:	e006      	b.n	800438a <RCC_USARTCLKConfig+0x3a>
 800437c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800437e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8004382:	e002      	b.n	800438a <RCC_USARTCLKConfig+0x3a>
 8004384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004386:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800438a:	631a      	str	r2, [r3, #48]	; 0x30
 800438c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800438e:	4310      	orrs	r0, r2
 8004390:	6318      	str	r0, [r3, #48]	; 0x30
 8004392:	4770      	bx	lr
 8004394:	40021000 	.word	0x40021000

08004398 <RCC_USBCLKConfig>:
 8004398:	4b01      	ldr	r3, [pc, #4]	; (80043a0 <RCC_USBCLKConfig+0x8>)
 800439a:	6018      	str	r0, [r3, #0]
 800439c:	4770      	bx	lr
 800439e:	bf00      	nop
 80043a0:	424200d8 	.word	0x424200d8

080043a4 <RCC_RTCCLKConfig>:
 80043a4:	4b02      	ldr	r3, [pc, #8]	; (80043b0 <RCC_RTCCLKConfig+0xc>)
 80043a6:	6a1a      	ldr	r2, [r3, #32]
 80043a8:	4310      	orrs	r0, r2
 80043aa:	6218      	str	r0, [r3, #32]
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40021000 	.word	0x40021000

080043b4 <RCC_I2SCLKConfig>:
 80043b4:	4b01      	ldr	r3, [pc, #4]	; (80043bc <RCC_I2SCLKConfig+0x8>)
 80043b6:	6018      	str	r0, [r3, #0]
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	424200dc 	.word	0x424200dc

080043c0 <RCC_RTCCLKCmd>:
 80043c0:	4b01      	ldr	r3, [pc, #4]	; (80043c8 <RCC_RTCCLKCmd+0x8>)
 80043c2:	6018      	str	r0, [r3, #0]
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	4242043c 	.word	0x4242043c

080043cc <RCC_BackupResetCmd>:
 80043cc:	4b01      	ldr	r3, [pc, #4]	; (80043d4 <RCC_BackupResetCmd+0x8>)
 80043ce:	6018      	str	r0, [r3, #0]
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	42420440 	.word	0x42420440

080043d8 <RCC_AHBPeriphClockCmd>:
 80043d8:	4b04      	ldr	r3, [pc, #16]	; (80043ec <RCC_AHBPeriphClockCmd+0x14>)
 80043da:	695a      	ldr	r2, [r3, #20]
 80043dc:	b109      	cbz	r1, 80043e2 <RCC_AHBPeriphClockCmd+0xa>
 80043de:	4310      	orrs	r0, r2
 80043e0:	e001      	b.n	80043e6 <RCC_AHBPeriphClockCmd+0xe>
 80043e2:	ea22 0000 	bic.w	r0, r2, r0
 80043e6:	6158      	str	r0, [r3, #20]
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	40021000 	.word	0x40021000

080043f0 <RCC_APB2PeriphClockCmd>:
 80043f0:	4b04      	ldr	r3, [pc, #16]	; (8004404 <RCC_APB2PeriphClockCmd+0x14>)
 80043f2:	699a      	ldr	r2, [r3, #24]
 80043f4:	b109      	cbz	r1, 80043fa <RCC_APB2PeriphClockCmd+0xa>
 80043f6:	4310      	orrs	r0, r2
 80043f8:	e001      	b.n	80043fe <RCC_APB2PeriphClockCmd+0xe>
 80043fa:	ea22 0000 	bic.w	r0, r2, r0
 80043fe:	6198      	str	r0, [r3, #24]
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	40021000 	.word	0x40021000

08004408 <RCC_APB1PeriphClockCmd>:
 8004408:	4b04      	ldr	r3, [pc, #16]	; (800441c <RCC_APB1PeriphClockCmd+0x14>)
 800440a:	69da      	ldr	r2, [r3, #28]
 800440c:	b109      	cbz	r1, 8004412 <RCC_APB1PeriphClockCmd+0xa>
 800440e:	4310      	orrs	r0, r2
 8004410:	e001      	b.n	8004416 <RCC_APB1PeriphClockCmd+0xe>
 8004412:	ea22 0000 	bic.w	r0, r2, r0
 8004416:	61d8      	str	r0, [r3, #28]
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	40021000 	.word	0x40021000

08004420 <RCC_AHBPeriphResetCmd>:
 8004420:	4b04      	ldr	r3, [pc, #16]	; (8004434 <RCC_AHBPeriphResetCmd+0x14>)
 8004422:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004424:	b109      	cbz	r1, 800442a <RCC_AHBPeriphResetCmd+0xa>
 8004426:	4310      	orrs	r0, r2
 8004428:	e001      	b.n	800442e <RCC_AHBPeriphResetCmd+0xe>
 800442a:	ea22 0000 	bic.w	r0, r2, r0
 800442e:	6298      	str	r0, [r3, #40]	; 0x28
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40021000 	.word	0x40021000

08004438 <RCC_APB2PeriphResetCmd>:
 8004438:	4b04      	ldr	r3, [pc, #16]	; (800444c <RCC_APB2PeriphResetCmd+0x14>)
 800443a:	68da      	ldr	r2, [r3, #12]
 800443c:	b109      	cbz	r1, 8004442 <RCC_APB2PeriphResetCmd+0xa>
 800443e:	4310      	orrs	r0, r2
 8004440:	e001      	b.n	8004446 <RCC_APB2PeriphResetCmd+0xe>
 8004442:	ea22 0000 	bic.w	r0, r2, r0
 8004446:	60d8      	str	r0, [r3, #12]
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	40021000 	.word	0x40021000

08004450 <RCC_APB1PeriphResetCmd>:
 8004450:	4b04      	ldr	r3, [pc, #16]	; (8004464 <RCC_APB1PeriphResetCmd+0x14>)
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	b109      	cbz	r1, 800445a <RCC_APB1PeriphResetCmd+0xa>
 8004456:	4310      	orrs	r0, r2
 8004458:	e001      	b.n	800445e <RCC_APB1PeriphResetCmd+0xe>
 800445a:	ea22 0000 	bic.w	r0, r2, r0
 800445e:	6118      	str	r0, [r3, #16]
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	40021000 	.word	0x40021000

08004468 <RCC_ITConfig>:
 8004468:	4b04      	ldr	r3, [pc, #16]	; (800447c <RCC_ITConfig+0x14>)
 800446a:	781a      	ldrb	r2, [r3, #0]
 800446c:	b109      	cbz	r1, 8004472 <RCC_ITConfig+0xa>
 800446e:	4310      	orrs	r0, r2
 8004470:	e001      	b.n	8004476 <RCC_ITConfig+0xe>
 8004472:	ea22 0000 	bic.w	r0, r2, r0
 8004476:	7018      	strb	r0, [r3, #0]
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	40021009 	.word	0x40021009

08004480 <RCC_GetFlagStatus>:
 8004480:	0943      	lsrs	r3, r0, #5
 8004482:	4a09      	ldr	r2, [pc, #36]	; (80044a8 <RCC_GetFlagStatus+0x28>)
 8004484:	d101      	bne.n	800448a <RCC_GetFlagStatus+0xa>
 8004486:	6813      	ldr	r3, [r2, #0]
 8004488:	e007      	b.n	800449a <RCC_GetFlagStatus+0x1a>
 800448a:	2b01      	cmp	r3, #1
 800448c:	d101      	bne.n	8004492 <RCC_GetFlagStatus+0x12>
 800448e:	6a13      	ldr	r3, [r2, #32]
 8004490:	e003      	b.n	800449a <RCC_GetFlagStatus+0x1a>
 8004492:	2b04      	cmp	r3, #4
 8004494:	bf0c      	ite	eq
 8004496:	6853      	ldreq	r3, [r2, #4]
 8004498:	6a53      	ldrne	r3, [r2, #36]	; 0x24
 800449a:	f000 001f 	and.w	r0, r0, #31
 800449e:	fa23 f000 	lsr.w	r0, r3, r0
 80044a2:	f000 0001 	and.w	r0, r0, #1
 80044a6:	4770      	bx	lr
 80044a8:	40021000 	.word	0x40021000

080044ac <RCC_WaitForHSEStartUp>:
 80044ac:	b507      	push	{r0, r1, r2, lr}
 80044ae:	2300      	movs	r3, #0
 80044b0:	9301      	str	r3, [sp, #4]
 80044b2:	2011      	movs	r0, #17
 80044b4:	f7ff ffe4 	bl	8004480 <RCC_GetFlagStatus>
 80044b8:	9b01      	ldr	r3, [sp, #4]
 80044ba:	3301      	adds	r3, #1
 80044bc:	9301      	str	r3, [sp, #4]
 80044be:	9b01      	ldr	r3, [sp, #4]
 80044c0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80044c4:	d001      	beq.n	80044ca <RCC_WaitForHSEStartUp+0x1e>
 80044c6:	2800      	cmp	r0, #0
 80044c8:	d0f3      	beq.n	80044b2 <RCC_WaitForHSEStartUp+0x6>
 80044ca:	2011      	movs	r0, #17
 80044cc:	f7ff ffd8 	bl	8004480 <RCC_GetFlagStatus>
 80044d0:	3000      	adds	r0, #0
 80044d2:	bf18      	it	ne
 80044d4:	2001      	movne	r0, #1
 80044d6:	bd0e      	pop	{r1, r2, r3, pc}

080044d8 <RCC_ClearFlag>:
 80044d8:	4b02      	ldr	r3, [pc, #8]	; (80044e4 <RCC_ClearFlag+0xc>)
 80044da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044dc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80044e0:	625a      	str	r2, [r3, #36]	; 0x24
 80044e2:	4770      	bx	lr
 80044e4:	40021000 	.word	0x40021000

080044e8 <RCC_GetITStatus>:
 80044e8:	4b03      	ldr	r3, [pc, #12]	; (80044f8 <RCC_GetITStatus+0x10>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	4218      	tst	r0, r3
 80044ee:	bf0c      	ite	eq
 80044f0:	2000      	moveq	r0, #0
 80044f2:	2001      	movne	r0, #1
 80044f4:	4770      	bx	lr
 80044f6:	bf00      	nop
 80044f8:	40021000 	.word	0x40021000

080044fc <RCC_ClearITPendingBit>:
 80044fc:	4b01      	ldr	r3, [pc, #4]	; (8004504 <RCC_ClearITPendingBit+0x8>)
 80044fe:	7018      	strb	r0, [r3, #0]
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	4002100a 	.word	0x4002100a

08004508 <SPI_I2S_DeInit>:
 8004508:	b508      	push	{r3, lr}
 800450a:	4b15      	ldr	r3, [pc, #84]	; (8004560 <SPI_I2S_DeInit+0x58>)
 800450c:	4298      	cmp	r0, r3
 800450e:	d10b      	bne.n	8004528 <SPI_I2S_DeInit+0x20>
 8004510:	2101      	movs	r1, #1
 8004512:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004516:	f7ff ff8f 	bl	8004438 <RCC_APB2PeriphResetCmd>
 800451a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800451e:	2100      	movs	r1, #0
 8004520:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004524:	f7ff bf88 	b.w	8004438 <RCC_APB2PeriphResetCmd>
 8004528:	4b0e      	ldr	r3, [pc, #56]	; (8004564 <SPI_I2S_DeInit+0x5c>)
 800452a:	4298      	cmp	r0, r3
 800452c:	d107      	bne.n	800453e <SPI_I2S_DeInit+0x36>
 800452e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004532:	2101      	movs	r1, #1
 8004534:	f7ff ff8c 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8004538:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800453c:	e009      	b.n	8004552 <SPI_I2S_DeInit+0x4a>
 800453e:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <SPI_I2S_DeInit+0x60>)
 8004540:	4298      	cmp	r0, r3
 8004542:	d10b      	bne.n	800455c <SPI_I2S_DeInit+0x54>
 8004544:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004548:	2101      	movs	r1, #1
 800454a:	f7ff ff81 	bl	8004450 <RCC_APB1PeriphResetCmd>
 800454e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004552:	2100      	movs	r1, #0
 8004554:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004558:	f7ff bf7a 	b.w	8004450 <RCC_APB1PeriphResetCmd>
 800455c:	bd08      	pop	{r3, pc}
 800455e:	bf00      	nop
 8004560:	40013000 	.word	0x40013000
 8004564:	40003800 	.word	0x40003800
 8004568:	40003c00 	.word	0x40003c00

0800456c <SPI_StructInit>:
 800456c:	2300      	movs	r3, #0
 800456e:	8003      	strh	r3, [r0, #0]
 8004570:	8043      	strh	r3, [r0, #2]
 8004572:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004576:	80c3      	strh	r3, [r0, #6]
 8004578:	8103      	strh	r3, [r0, #8]
 800457a:	8143      	strh	r3, [r0, #10]
 800457c:	8183      	strh	r3, [r0, #12]
 800457e:	81c3      	strh	r3, [r0, #14]
 8004580:	2307      	movs	r3, #7
 8004582:	8082      	strh	r2, [r0, #4]
 8004584:	8203      	strh	r3, [r0, #16]
 8004586:	4770      	bx	lr

08004588 <SPI_Init>:
 8004588:	884a      	ldrh	r2, [r1, #2]
 800458a:	b530      	push	{r4, r5, lr}
 800458c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8004590:	d11a      	bne.n	80045c8 <SPI_Init+0x40>
 8004592:	880c      	ldrh	r4, [r1, #0]
 8004594:	88cb      	ldrh	r3, [r1, #6]
 8004596:	8802      	ldrh	r2, [r0, #0]
 8004598:	4323      	orrs	r3, r4
 800459a:	890c      	ldrh	r4, [r1, #8]
 800459c:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 80045a0:	4323      	orrs	r3, r4
 80045a2:	894c      	ldrh	r4, [r1, #10]
 80045a4:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
 80045a8:	4323      	orrs	r3, r4
 80045aa:	898c      	ldrh	r4, [r1, #12]
 80045ac:	4323      	orrs	r3, r4
 80045ae:	89cc      	ldrh	r4, [r1, #14]
 80045b0:	4323      	orrs	r3, r4
 80045b2:	4313      	orrs	r3, r2
 80045b4:	8003      	strh	r3, [r0, #0]
 80045b6:	8883      	ldrh	r3, [r0, #4]
 80045b8:	888a      	ldrh	r2, [r1, #4]
 80045ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80045be:	041b      	lsls	r3, r3, #16
 80045c0:	0c1b      	lsrs	r3, r3, #16
 80045c2:	4313      	orrs	r3, r2
 80045c4:	8083      	strh	r3, [r0, #4]
 80045c6:	e018      	b.n	80045fa <SPI_Init+0x72>
 80045c8:	8883      	ldrh	r3, [r0, #4]
 80045ca:	888c      	ldrh	r4, [r1, #4]
 80045cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80045d0:	041b      	lsls	r3, r3, #16
 80045d2:	0c1b      	lsrs	r3, r3, #16
 80045d4:	4323      	orrs	r3, r4
 80045d6:	8083      	strh	r3, [r0, #4]
 80045d8:	880b      	ldrh	r3, [r1, #0]
 80045da:	88cd      	ldrh	r5, [r1, #6]
 80045dc:	4313      	orrs	r3, r2
 80045de:	432b      	orrs	r3, r5
 80045e0:	890d      	ldrh	r5, [r1, #8]
 80045e2:	8804      	ldrh	r4, [r0, #0]
 80045e4:	432b      	orrs	r3, r5
 80045e6:	894d      	ldrh	r5, [r1, #10]
 80045e8:	89ca      	ldrh	r2, [r1, #14]
 80045ea:	432b      	orrs	r3, r5
 80045ec:	898d      	ldrh	r5, [r1, #12]
 80045ee:	f404 5441 	and.w	r4, r4, #12352	; 0x3040
 80045f2:	432b      	orrs	r3, r5
 80045f4:	4313      	orrs	r3, r2
 80045f6:	4323      	orrs	r3, r4
 80045f8:	8003      	strh	r3, [r0, #0]
 80045fa:	8b83      	ldrh	r3, [r0, #28]
 80045fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004600:	041b      	lsls	r3, r3, #16
 8004602:	0c1b      	lsrs	r3, r3, #16
 8004604:	8383      	strh	r3, [r0, #28]
 8004606:	8a0b      	ldrh	r3, [r1, #16]
 8004608:	8203      	strh	r3, [r0, #16]
 800460a:	bd30      	pop	{r4, r5, pc}

0800460c <I2S_StructInit>:
 800460c:	2300      	movs	r3, #0
 800460e:	2202      	movs	r2, #2
 8004610:	8003      	strh	r3, [r0, #0]
 8004612:	8043      	strh	r3, [r0, #2]
 8004614:	8083      	strh	r3, [r0, #4]
 8004616:	80c3      	strh	r3, [r0, #6]
 8004618:	6082      	str	r2, [r0, #8]
 800461a:	8183      	strh	r3, [r0, #12]
 800461c:	4770      	bx	lr

0800461e <I2S_Init>:
 800461e:	8b83      	ldrh	r3, [r0, #28]
 8004620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004622:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004626:	f023 030f 	bic.w	r3, r3, #15
 800462a:	041b      	lsls	r3, r3, #16
 800462c:	0c1b      	lsrs	r3, r3, #16
 800462e:	8383      	strh	r3, [r0, #28]
 8004630:	2302      	movs	r3, #2
 8004632:	8403      	strh	r3, [r0, #32]
 8004634:	688b      	ldr	r3, [r1, #8]
 8004636:	b091      	sub	sp, #68	; 0x44
 8004638:	2b02      	cmp	r3, #2
 800463a:	4605      	mov	r5, r0
 800463c:	460c      	mov	r4, r1
 800463e:	8b86      	ldrh	r6, [r0, #28]
 8004640:	d023      	beq.n	800468a <I2S_Init+0x6c>
 8004642:	a801      	add	r0, sp, #4
 8004644:	888f      	ldrh	r7, [r1, #4]
 8004646:	f7ff fd21 	bl	800408c <RCC_GetClocksFreq>
 800464a:	88e3      	ldrh	r3, [r4, #6]
 800464c:	2f00      	cmp	r7, #0
 800464e:	bf14      	ite	ne
 8004650:	2702      	movne	r7, #2
 8004652:	2701      	moveq	r7, #1
 8004654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004658:	9a01      	ldr	r2, [sp, #4]
 800465a:	f04f 030a 	mov.w	r3, #10
 800465e:	d101      	bne.n	8004664 <I2S_Init+0x46>
 8004660:	0a12      	lsrs	r2, r2, #8
 8004662:	e002      	b.n	800466a <I2S_Init+0x4c>
 8004664:	017f      	lsls	r7, r7, #5
 8004666:	fbb2 f2f7 	udiv	r2, r2, r7
 800466a:	4353      	muls	r3, r2
 800466c:	68a1      	ldr	r1, [r4, #8]
 800466e:	220a      	movs	r2, #10
 8004670:	fbb3 f3f1 	udiv	r3, r3, r1
 8004674:	3305      	adds	r3, #5
 8004676:	b29b      	uxth	r3, r3
 8004678:	fbb3 f3f2 	udiv	r3, r3, r2
 800467c:	f003 0201 	and.w	r2, r3, #1
 8004680:	0212      	lsls	r2, r2, #8
 8004682:	f3c3 034f 	ubfx	r3, r3, #1, #16
 8004686:	b292      	uxth	r2, r2
 8004688:	e000      	b.n	800468c <I2S_Init+0x6e>
 800468a:	2200      	movs	r2, #0
 800468c:	1e99      	subs	r1, r3, #2
 800468e:	b289      	uxth	r1, r1
 8004690:	29fe      	cmp	r1, #254	; 0xfe
 8004692:	bf28      	it	cs
 8004694:	2200      	movcs	r2, #0
 8004696:	88e1      	ldrh	r1, [r4, #6]
 8004698:	bf28      	it	cs
 800469a:	2302      	movcs	r3, #2
 800469c:	4313      	orrs	r3, r2
 800469e:	430b      	orrs	r3, r1
 80046a0:	842b      	strh	r3, [r5, #32]
 80046a2:	8823      	ldrh	r3, [r4, #0]
 80046a4:	8862      	ldrh	r2, [r4, #2]
 80046a6:	4333      	orrs	r3, r6
 80046a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80046ac:	4313      	orrs	r3, r2
 80046ae:	88a2      	ldrh	r2, [r4, #4]
 80046b0:	4313      	orrs	r3, r2
 80046b2:	89a2      	ldrh	r2, [r4, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	83ab      	strh	r3, [r5, #28]
 80046b8:	b011      	add	sp, #68	; 0x44
 80046ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080046bc <SPI_Cmd>:
 80046bc:	8803      	ldrh	r3, [r0, #0]
 80046be:	b119      	cbz	r1, 80046c8 <SPI_Cmd+0xc>
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046c6:	e003      	b.n	80046d0 <SPI_Cmd+0x14>
 80046c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046cc:	041b      	lsls	r3, r3, #16
 80046ce:	0c1b      	lsrs	r3, r3, #16
 80046d0:	8003      	strh	r3, [r0, #0]
 80046d2:	4770      	bx	lr

080046d4 <SPI_TIModeCmd>:
 80046d4:	8883      	ldrh	r3, [r0, #4]
 80046d6:	b119      	cbz	r1, 80046e0 <SPI_TIModeCmd+0xc>
 80046d8:	b29b      	uxth	r3, r3
 80046da:	f043 0310 	orr.w	r3, r3, #16
 80046de:	e003      	b.n	80046e8 <SPI_TIModeCmd+0x14>
 80046e0:	f023 0310 	bic.w	r3, r3, #16
 80046e4:	041b      	lsls	r3, r3, #16
 80046e6:	0c1b      	lsrs	r3, r3, #16
 80046e8:	8083      	strh	r3, [r0, #4]
 80046ea:	4770      	bx	lr

080046ec <I2S_Cmd>:
 80046ec:	8b83      	ldrh	r3, [r0, #28]
 80046ee:	b119      	cbz	r1, 80046f8 <I2S_Cmd+0xc>
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046f6:	e003      	b.n	8004700 <I2S_Cmd+0x14>
 80046f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046fc:	041b      	lsls	r3, r3, #16
 80046fe:	0c1b      	lsrs	r3, r3, #16
 8004700:	8383      	strh	r3, [r0, #28]
 8004702:	4770      	bx	lr

08004704 <SPI_DataSizeConfig>:
 8004704:	8883      	ldrh	r3, [r0, #4]
 8004706:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800470a:	041b      	lsls	r3, r3, #16
 800470c:	0c1b      	lsrs	r3, r3, #16
 800470e:	4319      	orrs	r1, r3
 8004710:	8081      	strh	r1, [r0, #4]
 8004712:	4770      	bx	lr

08004714 <SPI_RxFIFOThresholdConfig>:
 8004714:	8883      	ldrh	r3, [r0, #4]
 8004716:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800471a:	041b      	lsls	r3, r3, #16
 800471c:	0c1b      	lsrs	r3, r3, #16
 800471e:	8083      	strh	r3, [r0, #4]
 8004720:	8883      	ldrh	r3, [r0, #4]
 8004722:	b29b      	uxth	r3, r3
 8004724:	4319      	orrs	r1, r3
 8004726:	8081      	strh	r1, [r0, #4]
 8004728:	4770      	bx	lr

0800472a <SPI_BiDirectionalLineConfig>:
 800472a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800472e:	8803      	ldrh	r3, [r0, #0]
 8004730:	d103      	bne.n	800473a <SPI_BiDirectionalLineConfig+0x10>
 8004732:	b29b      	uxth	r3, r3
 8004734:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004738:	e003      	b.n	8004742 <SPI_BiDirectionalLineConfig+0x18>
 800473a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800473e:	041b      	lsls	r3, r3, #16
 8004740:	0c1b      	lsrs	r3, r3, #16
 8004742:	8003      	strh	r3, [r0, #0]
 8004744:	4770      	bx	lr

08004746 <SPI_NSSInternalSoftwareConfig>:
 8004746:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 800474a:	4299      	cmp	r1, r3
 800474c:	8803      	ldrh	r3, [r0, #0]
 800474e:	d003      	beq.n	8004758 <SPI_NSSInternalSoftwareConfig+0x12>
 8004750:	b29b      	uxth	r3, r3
 8004752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004756:	e003      	b.n	8004760 <SPI_NSSInternalSoftwareConfig+0x1a>
 8004758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800475c:	041b      	lsls	r3, r3, #16
 800475e:	0c1b      	lsrs	r3, r3, #16
 8004760:	8003      	strh	r3, [r0, #0]
 8004762:	4770      	bx	lr

08004764 <I2S_FullDuplexConfig>:
 8004764:	8b83      	ldrh	r3, [r0, #28]
 8004766:	b510      	push	{r4, lr}
 8004768:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800476c:	f023 030f 	bic.w	r3, r3, #15
 8004770:	041b      	lsls	r3, r3, #16
 8004772:	0c1b      	lsrs	r3, r3, #16
 8004774:	8383      	strh	r3, [r0, #28]
 8004776:	2302      	movs	r3, #2
 8004778:	8403      	strh	r3, [r0, #32]
 800477a:	880b      	ldrh	r3, [r1, #0]
 800477c:	8b82      	ldrh	r2, [r0, #28]
 800477e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004782:	d102      	bne.n	800478a <I2S_FullDuplexConfig+0x26>
 8004784:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004788:	e002      	b.n	8004790 <I2S_FullDuplexConfig+0x2c>
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0fa      	beq.n	8004784 <I2S_FullDuplexConfig+0x20>
 800478e:	2300      	movs	r3, #0
 8004790:	884c      	ldrh	r4, [r1, #2]
 8004792:	4322      	orrs	r2, r4
 8004794:	888c      	ldrh	r4, [r1, #4]
 8004796:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800479a:	8989      	ldrh	r1, [r1, #12]
 800479c:	4322      	orrs	r2, r4
 800479e:	430a      	orrs	r2, r1
 80047a0:	b292      	uxth	r2, r2
 80047a2:	4313      	orrs	r3, r2
 80047a4:	8383      	strh	r3, [r0, #28]
 80047a6:	bd10      	pop	{r4, pc}

080047a8 <SPI_SSOutputCmd>:
 80047a8:	8883      	ldrh	r3, [r0, #4]
 80047aa:	b119      	cbz	r1, 80047b4 <SPI_SSOutputCmd+0xc>
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	f043 0304 	orr.w	r3, r3, #4
 80047b2:	e003      	b.n	80047bc <SPI_SSOutputCmd+0x14>
 80047b4:	f023 0304 	bic.w	r3, r3, #4
 80047b8:	041b      	lsls	r3, r3, #16
 80047ba:	0c1b      	lsrs	r3, r3, #16
 80047bc:	8083      	strh	r3, [r0, #4]
 80047be:	4770      	bx	lr

080047c0 <SPI_NSSPulseModeCmd>:
 80047c0:	8883      	ldrh	r3, [r0, #4]
 80047c2:	b119      	cbz	r1, 80047cc <SPI_NSSPulseModeCmd+0xc>
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	f043 0308 	orr.w	r3, r3, #8
 80047ca:	e003      	b.n	80047d4 <SPI_NSSPulseModeCmd+0x14>
 80047cc:	f023 0308 	bic.w	r3, r3, #8
 80047d0:	041b      	lsls	r3, r3, #16
 80047d2:	0c1b      	lsrs	r3, r3, #16
 80047d4:	8083      	strh	r3, [r0, #4]
 80047d6:	4770      	bx	lr

080047d8 <SPI_SendData8>:
 80047d8:	7301      	strb	r1, [r0, #12]
 80047da:	4770      	bx	lr

080047dc <SPI_I2S_SendData16>:
 80047dc:	8181      	strh	r1, [r0, #12]
 80047de:	4770      	bx	lr

080047e0 <SPI_ReceiveData8>:
 80047e0:	7b00      	ldrb	r0, [r0, #12]
 80047e2:	4770      	bx	lr

080047e4 <SPI_I2S_ReceiveData16>:
 80047e4:	8980      	ldrh	r0, [r0, #12]
 80047e6:	b280      	uxth	r0, r0
 80047e8:	4770      	bx	lr

080047ea <SPI_CRCLengthConfig>:
 80047ea:	8803      	ldrh	r3, [r0, #0]
 80047ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047f0:	041b      	lsls	r3, r3, #16
 80047f2:	0c1b      	lsrs	r3, r3, #16
 80047f4:	8003      	strh	r3, [r0, #0]
 80047f6:	8803      	ldrh	r3, [r0, #0]
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	4319      	orrs	r1, r3
 80047fc:	8001      	strh	r1, [r0, #0]
 80047fe:	4770      	bx	lr

08004800 <SPI_CalculateCRC>:
 8004800:	8803      	ldrh	r3, [r0, #0]
 8004802:	b119      	cbz	r1, 800480c <SPI_CalculateCRC+0xc>
 8004804:	b29b      	uxth	r3, r3
 8004806:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800480a:	e003      	b.n	8004814 <SPI_CalculateCRC+0x14>
 800480c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004810:	041b      	lsls	r3, r3, #16
 8004812:	0c1b      	lsrs	r3, r3, #16
 8004814:	8003      	strh	r3, [r0, #0]
 8004816:	4770      	bx	lr

08004818 <SPI_TransmitCRC>:
 8004818:	8803      	ldrh	r3, [r0, #0]
 800481a:	b29b      	uxth	r3, r3
 800481c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004820:	8003      	strh	r3, [r0, #0]
 8004822:	4770      	bx	lr

08004824 <SPI_GetCRC>:
 8004824:	2901      	cmp	r1, #1
 8004826:	bf14      	ite	ne
 8004828:	8b00      	ldrhne	r0, [r0, #24]
 800482a:	8a80      	ldrheq	r0, [r0, #20]
 800482c:	b280      	uxth	r0, r0
 800482e:	4770      	bx	lr

08004830 <SPI_GetCRCPolynomial>:
 8004830:	8a00      	ldrh	r0, [r0, #16]
 8004832:	b280      	uxth	r0, r0
 8004834:	4770      	bx	lr

08004836 <SPI_I2S_DMACmd>:
 8004836:	8883      	ldrh	r3, [r0, #4]
 8004838:	b29b      	uxth	r3, r3
 800483a:	b10a      	cbz	r2, 8004840 <SPI_I2S_DMACmd+0xa>
 800483c:	4319      	orrs	r1, r3
 800483e:	e001      	b.n	8004844 <SPI_I2S_DMACmd+0xe>
 8004840:	ea23 0101 	bic.w	r1, r3, r1
 8004844:	8081      	strh	r1, [r0, #4]
 8004846:	4770      	bx	lr

08004848 <SPI_LastDMATransferCmd>:
 8004848:	8883      	ldrh	r3, [r0, #4]
 800484a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800484e:	041b      	lsls	r3, r3, #16
 8004850:	0c1b      	lsrs	r3, r3, #16
 8004852:	8083      	strh	r3, [r0, #4]
 8004854:	8883      	ldrh	r3, [r0, #4]
 8004856:	b29b      	uxth	r3, r3
 8004858:	4319      	orrs	r1, r3
 800485a:	8081      	strh	r1, [r0, #4]
 800485c:	4770      	bx	lr

0800485e <SPI_I2S_ITConfig>:
 800485e:	0909      	lsrs	r1, r1, #4
 8004860:	2301      	movs	r3, #1
 8004862:	fa03 f301 	lsl.w	r3, r3, r1
 8004866:	b29b      	uxth	r3, r3
 8004868:	b11a      	cbz	r2, 8004872 <SPI_I2S_ITConfig+0x14>
 800486a:	8882      	ldrh	r2, [r0, #4]
 800486c:	b292      	uxth	r2, r2
 800486e:	4313      	orrs	r3, r2
 8004870:	e003      	b.n	800487a <SPI_I2S_ITConfig+0x1c>
 8004872:	8882      	ldrh	r2, [r0, #4]
 8004874:	b292      	uxth	r2, r2
 8004876:	ea22 0303 	bic.w	r3, r2, r3
 800487a:	8083      	strh	r3, [r0, #4]
 800487c:	4770      	bx	lr

0800487e <SPI_GetTransmissionFIFOStatus>:
 800487e:	8900      	ldrh	r0, [r0, #8]
 8004880:	f400 50c0 	and.w	r0, r0, #6144	; 0x1800
 8004884:	4770      	bx	lr

08004886 <SPI_GetReceptionFIFOStatus>:
 8004886:	8900      	ldrh	r0, [r0, #8]
 8004888:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800488c:	4770      	bx	lr

0800488e <SPI_I2S_GetFlagStatus>:
 800488e:	8903      	ldrh	r3, [r0, #8]
 8004890:	4219      	tst	r1, r3
 8004892:	bf0c      	ite	eq
 8004894:	2000      	moveq	r0, #0
 8004896:	2001      	movne	r0, #1
 8004898:	4770      	bx	lr

0800489a <SPI_I2S_ClearFlag>:
 800489a:	43c9      	mvns	r1, r1
 800489c:	8101      	strh	r1, [r0, #8]
 800489e:	4770      	bx	lr

080048a0 <SPI_I2S_GetITStatus>:
 80048a0:	2301      	movs	r3, #1
 80048a2:	f001 020f 	and.w	r2, r1, #15
 80048a6:	fa03 f202 	lsl.w	r2, r3, r2
 80048aa:	b510      	push	{r4, lr}
 80048ac:	8884      	ldrh	r4, [r0, #4]
 80048ae:	8900      	ldrh	r0, [r0, #8]
 80048b0:	b2a4      	uxth	r4, r4
 80048b2:	b280      	uxth	r0, r0
 80048b4:	4010      	ands	r0, r2
 80048b6:	d006      	beq.n	80048c6 <SPI_I2S_GetITStatus+0x26>
 80048b8:	0909      	lsrs	r1, r1, #4
 80048ba:	fa03 f301 	lsl.w	r3, r3, r1
 80048be:	421c      	tst	r4, r3
 80048c0:	bf0c      	ite	eq
 80048c2:	2000      	moveq	r0, #0
 80048c4:	2001      	movne	r0, #1
 80048c6:	bd10      	pop	{r4, pc}

080048c8 <SYSCFG_DeInit>:
 80048c8:	4b08      	ldr	r3, [pc, #32]	; (80048ec <SYSCFG_DeInit+0x24>)
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	f002 0203 	and.w	r2, r2, #3
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	f042 42f8 	orr.w	r2, r2, #2080374784	; 0x7c000000
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	2200      	movs	r2, #0
 80048dc:	605a      	str	r2, [r3, #4]
 80048de:	609a      	str	r2, [r3, #8]
 80048e0:	60da      	str	r2, [r3, #12]
 80048e2:	611a      	str	r2, [r3, #16]
 80048e4:	615a      	str	r2, [r3, #20]
 80048e6:	619a      	str	r2, [r3, #24]
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40010000 	.word	0x40010000

080048f0 <SYSCFG_MemoryRemapConfig>:
 80048f0:	4b03      	ldr	r3, [pc, #12]	; (8004900 <SYSCFG_MemoryRemapConfig+0x10>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	f022 0203 	bic.w	r2, r2, #3
 80048f8:	4310      	orrs	r0, r2
 80048fa:	6018      	str	r0, [r3, #0]
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	40010000 	.word	0x40010000

08004904 <SYSCFG_DMAChannelRemapConfig>:
 8004904:	4b04      	ldr	r3, [pc, #16]	; (8004918 <SYSCFG_DMAChannelRemapConfig+0x14>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	b109      	cbz	r1, 800490e <SYSCFG_DMAChannelRemapConfig+0xa>
 800490a:	4310      	orrs	r0, r2
 800490c:	e001      	b.n	8004912 <SYSCFG_DMAChannelRemapConfig+0xe>
 800490e:	ea22 0000 	bic.w	r0, r2, r0
 8004912:	6018      	str	r0, [r3, #0]
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	40010000 	.word	0x40010000

0800491c <SYSCFG_TriggerRemapConfig>:
 800491c:	4b04      	ldr	r3, [pc, #16]	; (8004930 <SYSCFG_TriggerRemapConfig+0x14>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	b109      	cbz	r1, 8004926 <SYSCFG_TriggerRemapConfig+0xa>
 8004922:	4310      	orrs	r0, r2
 8004924:	e001      	b.n	800492a <SYSCFG_TriggerRemapConfig+0xe>
 8004926:	ea22 0000 	bic.w	r0, r2, r0
 800492a:	6018      	str	r0, [r3, #0]
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	40010000 	.word	0x40010000

08004934 <SYSCFG_EncoderRemapConfig>:
 8004934:	4b04      	ldr	r3, [pc, #16]	; (8004948 <SYSCFG_EncoderRemapConfig+0x14>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800493c:	601a      	str	r2, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	4310      	orrs	r0, r2
 8004942:	6018      	str	r0, [r3, #0]
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	40010000 	.word	0x40010000

0800494c <SYSCFG_USBInterruptLineRemapCmd>:
 800494c:	4b01      	ldr	r3, [pc, #4]	; (8004954 <SYSCFG_USBInterruptLineRemapCmd+0x8>)
 800494e:	6018      	str	r0, [r3, #0]
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	42200014 	.word	0x42200014

08004958 <SYSCFG_I2CFastModePlusConfig>:
 8004958:	4b04      	ldr	r3, [pc, #16]	; (800496c <SYSCFG_I2CFastModePlusConfig+0x14>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	b109      	cbz	r1, 8004962 <SYSCFG_I2CFastModePlusConfig+0xa>
 800495e:	4310      	orrs	r0, r2
 8004960:	e001      	b.n	8004966 <SYSCFG_I2CFastModePlusConfig+0xe>
 8004962:	ea22 0000 	bic.w	r0, r2, r0
 8004966:	6018      	str	r0, [r3, #0]
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	40010000 	.word	0x40010000

08004970 <SYSCFG_ITConfig>:
 8004970:	4b04      	ldr	r3, [pc, #16]	; (8004984 <SYSCFG_ITConfig+0x14>)
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	b109      	cbz	r1, 800497a <SYSCFG_ITConfig+0xa>
 8004976:	4310      	orrs	r0, r2
 8004978:	e001      	b.n	800497e <SYSCFG_ITConfig+0xe>
 800497a:	ea22 0000 	bic.w	r0, r2, r0
 800497e:	6018      	str	r0, [r3, #0]
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40010000 	.word	0x40010000

08004988 <SYSCFG_EXTILineConfig>:
 8004988:	f001 0203 	and.w	r2, r1, #3
 800498c:	b530      	push	{r4, r5, lr}
 800498e:	0092      	lsls	r2, r2, #2
 8004990:	240f      	movs	r4, #15
 8004992:	fa04 f402 	lsl.w	r4, r4, r2
 8004996:	fa00 f002 	lsl.w	r0, r0, r2
 800499a:	4b07      	ldr	r3, [pc, #28]	; (80049b8 <SYSCFG_EXTILineConfig+0x30>)
 800499c:	0889      	lsrs	r1, r1, #2
 800499e:	3102      	adds	r1, #2
 80049a0:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
 80049a4:	ea25 0404 	bic.w	r4, r5, r4
 80049a8:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
 80049ac:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 80049b0:	4304      	orrs	r4, r0
 80049b2:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
 80049b6:	bd30      	pop	{r4, r5, pc}
 80049b8:	40010000 	.word	0x40010000

080049bc <SYSCFG_BreakConfig>:
 80049bc:	4b02      	ldr	r3, [pc, #8]	; (80049c8 <SYSCFG_BreakConfig+0xc>)
 80049be:	699a      	ldr	r2, [r3, #24]
 80049c0:	4310      	orrs	r0, r2
 80049c2:	6198      	str	r0, [r3, #24]
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	40010000 	.word	0x40010000

080049cc <SYSCFG_BypassParityCheckDisable>:
 80049cc:	4b01      	ldr	r3, [pc, #4]	; (80049d4 <SYSCFG_BypassParityCheckDisable+0x8>)
 80049ce:	2201      	movs	r2, #1
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	4770      	bx	lr
 80049d4:	42200310 	.word	0x42200310

080049d8 <SYSCFG_SRAMWRPEnable>:
 80049d8:	4b02      	ldr	r3, [pc, #8]	; (80049e4 <SYSCFG_SRAMWRPEnable+0xc>)
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	4310      	orrs	r0, r2
 80049de:	6058      	str	r0, [r3, #4]
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40010000 	.word	0x40010000

080049e8 <SYSCFG_GetFlagStatus>:
 80049e8:	4b02      	ldr	r3, [pc, #8]	; (80049f4 <SYSCFG_GetFlagStatus+0xc>)
 80049ea:	6998      	ldr	r0, [r3, #24]
 80049ec:	f3c0 2000 	ubfx	r0, r0, #8, #1
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	40010000 	.word	0x40010000

080049f8 <SYSCFG_ClearFlag>:
 80049f8:	4b02      	ldr	r3, [pc, #8]	; (8004a04 <SYSCFG_ClearFlag+0xc>)
 80049fa:	699a      	ldr	r2, [r3, #24]
 80049fc:	4310      	orrs	r0, r2
 80049fe:	6198      	str	r0, [r3, #24]
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40010000 	.word	0x40010000

08004a08 <TI1_Config>:
 8004a08:	b530      	push	{r4, r5, lr}
 8004a0a:	6a04      	ldr	r4, [r0, #32]
 8004a0c:	f041 0101 	orr.w	r1, r1, #1
 8004a10:	f024 0401 	bic.w	r4, r4, #1
 8004a14:	6204      	str	r4, [r0, #32]
 8004a16:	6985      	ldr	r5, [r0, #24]
 8004a18:	6a04      	ldr	r4, [r0, #32]
 8004a1a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
 8004a1e:	432a      	orrs	r2, r5
 8004a20:	f024 040a 	bic.w	r4, r4, #10
 8004a24:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 8004a28:	430c      	orrs	r4, r1
 8004a2a:	6183      	str	r3, [r0, #24]
 8004a2c:	6204      	str	r4, [r0, #32]
 8004a2e:	bd30      	pop	{r4, r5, pc}

08004a30 <TI2_Config>:
 8004a30:	b530      	push	{r4, r5, lr}
 8004a32:	6a05      	ldr	r5, [r0, #32]
 8004a34:	f64f 74ef 	movw	r4, #65519	; 0xffef
 8004a38:	402c      	ands	r4, r5
 8004a3a:	6204      	str	r4, [r0, #32]
 8004a3c:	6984      	ldr	r4, [r0, #24]
 8004a3e:	0109      	lsls	r1, r1, #4
 8004a40:	f424 4473 	bic.w	r4, r4, #62208	; 0xf300
 8004a44:	6a05      	ldr	r5, [r0, #32]
 8004a46:	ea44 2202 	orr.w	r2, r4, r2, lsl #8
 8004a4a:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
 8004a4e:	f64f 745f 	movw	r4, #65375	; 0xff5f
 8004a52:	f041 0210 	orr.w	r2, r1, #16
 8004a56:	402c      	ands	r4, r5
 8004a58:	b292      	uxth	r2, r2
 8004a5a:	4314      	orrs	r4, r2
 8004a5c:	6183      	str	r3, [r0, #24]
 8004a5e:	6204      	str	r4, [r0, #32]
 8004a60:	bd30      	pop	{r4, r5, pc}

08004a62 <TIM_DeInit>:
 8004a62:	b508      	push	{r3, lr}
 8004a64:	4b36      	ldr	r3, [pc, #216]	; (8004b40 <TIM_DeInit+0xde>)
 8004a66:	4298      	cmp	r0, r3
 8004a68:	d107      	bne.n	8004a7a <TIM_DeInit+0x18>
 8004a6a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004a6e:	2101      	movs	r1, #1
 8004a70:	f7ff fce2 	bl	8004438 <RCC_APB2PeriphResetCmd>
 8004a74:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004a78:	e05b      	b.n	8004b32 <TIM_DeInit+0xd0>
 8004a7a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004a7e:	d105      	bne.n	8004a8c <TIM_DeInit+0x2a>
 8004a80:	2001      	movs	r0, #1
 8004a82:	4601      	mov	r1, r0
 8004a84:	f7ff fce4 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8004a88:	2001      	movs	r0, #1
 8004a8a:	e007      	b.n	8004a9c <TIM_DeInit+0x3a>
 8004a8c:	4b2d      	ldr	r3, [pc, #180]	; (8004b44 <TIM_DeInit+0xe2>)
 8004a8e:	4298      	cmp	r0, r3
 8004a90:	d109      	bne.n	8004aa6 <TIM_DeInit+0x44>
 8004a92:	2002      	movs	r0, #2
 8004a94:	2101      	movs	r1, #1
 8004a96:	f7ff fcdb 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8004a9a:	2002      	movs	r0, #2
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004aa2:	f7ff bcd5 	b.w	8004450 <RCC_APB1PeriphResetCmd>
 8004aa6:	4b28      	ldr	r3, [pc, #160]	; (8004b48 <TIM_DeInit+0xe6>)
 8004aa8:	4298      	cmp	r0, r3
 8004aaa:	d105      	bne.n	8004ab8 <TIM_DeInit+0x56>
 8004aac:	2004      	movs	r0, #4
 8004aae:	2101      	movs	r1, #1
 8004ab0:	f7ff fcce 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8004ab4:	2004      	movs	r0, #4
 8004ab6:	e7f1      	b.n	8004a9c <TIM_DeInit+0x3a>
 8004ab8:	4b24      	ldr	r3, [pc, #144]	; (8004b4c <TIM_DeInit+0xea>)
 8004aba:	4298      	cmp	r0, r3
 8004abc:	d105      	bne.n	8004aca <TIM_DeInit+0x68>
 8004abe:	2010      	movs	r0, #16
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	f7ff fcc5 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8004ac6:	2010      	movs	r0, #16
 8004ac8:	e7e8      	b.n	8004a9c <TIM_DeInit+0x3a>
 8004aca:	4b21      	ldr	r3, [pc, #132]	; (8004b50 <TIM_DeInit+0xee>)
 8004acc:	4298      	cmp	r0, r3
 8004ace:	d105      	bne.n	8004adc <TIM_DeInit+0x7a>
 8004ad0:	2020      	movs	r0, #32
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	f7ff fcbc 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8004ad8:	2020      	movs	r0, #32
 8004ada:	e7df      	b.n	8004a9c <TIM_DeInit+0x3a>
 8004adc:	4b1d      	ldr	r3, [pc, #116]	; (8004b54 <TIM_DeInit+0xf2>)
 8004ade:	4298      	cmp	r0, r3
 8004ae0:	d107      	bne.n	8004af2 <TIM_DeInit+0x90>
 8004ae2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	f7ff fca6 	bl	8004438 <RCC_APB2PeriphResetCmd>
 8004aec:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004af0:	e01f      	b.n	8004b32 <TIM_DeInit+0xd0>
 8004af2:	4b19      	ldr	r3, [pc, #100]	; (8004b58 <TIM_DeInit+0xf6>)
 8004af4:	4298      	cmp	r0, r3
 8004af6:	d107      	bne.n	8004b08 <TIM_DeInit+0xa6>
 8004af8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004afc:	2101      	movs	r1, #1
 8004afe:	f7ff fc9b 	bl	8004438 <RCC_APB2PeriphResetCmd>
 8004b02:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004b06:	e014      	b.n	8004b32 <TIM_DeInit+0xd0>
 8004b08:	4b14      	ldr	r3, [pc, #80]	; (8004b5c <TIM_DeInit+0xfa>)
 8004b0a:	4298      	cmp	r0, r3
 8004b0c:	d107      	bne.n	8004b1e <TIM_DeInit+0xbc>
 8004b0e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004b12:	2101      	movs	r1, #1
 8004b14:	f7ff fc90 	bl	8004438 <RCC_APB2PeriphResetCmd>
 8004b18:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004b1c:	e009      	b.n	8004b32 <TIM_DeInit+0xd0>
 8004b1e:	4b10      	ldr	r3, [pc, #64]	; (8004b60 <TIM_DeInit+0xfe>)
 8004b20:	4298      	cmp	r0, r3
 8004b22:	d10b      	bne.n	8004b3c <TIM_DeInit+0xda>
 8004b24:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004b28:	2101      	movs	r1, #1
 8004b2a:	f7ff fc85 	bl	8004438 <RCC_APB2PeriphResetCmd>
 8004b2e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004b32:	2100      	movs	r1, #0
 8004b34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004b38:	f7ff bc7e 	b.w	8004438 <RCC_APB2PeriphResetCmd>
 8004b3c:	bd08      	pop	{r3, pc}
 8004b3e:	bf00      	nop
 8004b40:	40012c00 	.word	0x40012c00
 8004b44:	40000400 	.word	0x40000400
 8004b48:	40000800 	.word	0x40000800
 8004b4c:	40001000 	.word	0x40001000
 8004b50:	40001400 	.word	0x40001400
 8004b54:	40013400 	.word	0x40013400
 8004b58:	40014000 	.word	0x40014000
 8004b5c:	40014400 	.word	0x40014400
 8004b60:	40014800 	.word	0x40014800

08004b64 <TIM_TimeBaseInit>:
 8004b64:	4a20      	ldr	r2, [pc, #128]	; (8004be8 <TIM_TimeBaseInit+0x84>)
 8004b66:	8803      	ldrh	r3, [r0, #0]
 8004b68:	4290      	cmp	r0, r2
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	d00e      	beq.n	8004b8c <TIM_TimeBaseInit+0x28>
 8004b6e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b72:	4290      	cmp	r0, r2
 8004b74:	d00a      	beq.n	8004b8c <TIM_TimeBaseInit+0x28>
 8004b76:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004b7a:	d007      	beq.n	8004b8c <TIM_TimeBaseInit+0x28>
 8004b7c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8004b80:	4290      	cmp	r0, r2
 8004b82:	d003      	beq.n	8004b8c <TIM_TimeBaseInit+0x28>
 8004b84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b88:	4290      	cmp	r0, r2
 8004b8a:	d103      	bne.n	8004b94 <TIM_TimeBaseInit+0x30>
 8004b8c:	884a      	ldrh	r2, [r1, #2]
 8004b8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b92:	4313      	orrs	r3, r2
 8004b94:	4a15      	ldr	r2, [pc, #84]	; (8004bec <TIM_TimeBaseInit+0x88>)
 8004b96:	4290      	cmp	r0, r2
 8004b98:	d008      	beq.n	8004bac <TIM_TimeBaseInit+0x48>
 8004b9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b9e:	4290      	cmp	r0, r2
 8004ba0:	d004      	beq.n	8004bac <TIM_TimeBaseInit+0x48>
 8004ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ba6:	890a      	ldrh	r2, [r1, #8]
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	4313      	orrs	r3, r2
 8004bac:	8003      	strh	r3, [r0, #0]
 8004bae:	684b      	ldr	r3, [r1, #4]
 8004bb0:	62c3      	str	r3, [r0, #44]	; 0x2c
 8004bb2:	880b      	ldrh	r3, [r1, #0]
 8004bb4:	8503      	strh	r3, [r0, #40]	; 0x28
 8004bb6:	4b0c      	ldr	r3, [pc, #48]	; (8004be8 <TIM_TimeBaseInit+0x84>)
 8004bb8:	4298      	cmp	r0, r3
 8004bba:	d00f      	beq.n	8004bdc <TIM_TimeBaseInit+0x78>
 8004bbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bc0:	4298      	cmp	r0, r3
 8004bc2:	d00b      	beq.n	8004bdc <TIM_TimeBaseInit+0x78>
 8004bc4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8004bc8:	4298      	cmp	r0, r3
 8004bca:	d007      	beq.n	8004bdc <TIM_TimeBaseInit+0x78>
 8004bcc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bd0:	4298      	cmp	r0, r3
 8004bd2:	d003      	beq.n	8004bdc <TIM_TimeBaseInit+0x78>
 8004bd4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bd8:	4298      	cmp	r0, r3
 8004bda:	d101      	bne.n	8004be0 <TIM_TimeBaseInit+0x7c>
 8004bdc:	7a8b      	ldrb	r3, [r1, #10]
 8004bde:	8603      	strh	r3, [r0, #48]	; 0x30
 8004be0:	2301      	movs	r3, #1
 8004be2:	6143      	str	r3, [r0, #20]
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	40012c00 	.word	0x40012c00
 8004bec:	40001000 	.word	0x40001000

08004bf0 <TIM_TimeBaseStructInit>:
 8004bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf4:	6043      	str	r3, [r0, #4]
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	8003      	strh	r3, [r0, #0]
 8004bfa:	8103      	strh	r3, [r0, #8]
 8004bfc:	8043      	strh	r3, [r0, #2]
 8004bfe:	7283      	strb	r3, [r0, #10]
 8004c00:	4770      	bx	lr

08004c02 <TIM_PrescalerConfig>:
 8004c02:	8501      	strh	r1, [r0, #40]	; 0x28
 8004c04:	6142      	str	r2, [r0, #20]
 8004c06:	4770      	bx	lr

08004c08 <TIM_CounterModeConfig>:
 8004c08:	8803      	ldrh	r3, [r0, #0]
 8004c0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0e:	041b      	lsls	r3, r3, #16
 8004c10:	0c1b      	lsrs	r3, r3, #16
 8004c12:	4319      	orrs	r1, r3
 8004c14:	8001      	strh	r1, [r0, #0]
 8004c16:	4770      	bx	lr

08004c18 <TIM_SetCounter>:
 8004c18:	6241      	str	r1, [r0, #36]	; 0x24
 8004c1a:	4770      	bx	lr

08004c1c <TIM_SetAutoreload>:
 8004c1c:	62c1      	str	r1, [r0, #44]	; 0x2c
 8004c1e:	4770      	bx	lr

08004c20 <TIM_GetCounter>:
 8004c20:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8004c22:	4770      	bx	lr

08004c24 <TIM_GetPrescaler>:
 8004c24:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8004c26:	b280      	uxth	r0, r0
 8004c28:	4770      	bx	lr

08004c2a <TIM_UpdateDisableConfig>:
 8004c2a:	8803      	ldrh	r3, [r0, #0]
 8004c2c:	b119      	cbz	r1, 8004c36 <TIM_UpdateDisableConfig+0xc>
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	f043 0302 	orr.w	r3, r3, #2
 8004c34:	e003      	b.n	8004c3e <TIM_UpdateDisableConfig+0x14>
 8004c36:	f023 0302 	bic.w	r3, r3, #2
 8004c3a:	041b      	lsls	r3, r3, #16
 8004c3c:	0c1b      	lsrs	r3, r3, #16
 8004c3e:	8003      	strh	r3, [r0, #0]
 8004c40:	4770      	bx	lr

08004c42 <TIM_UpdateRequestConfig>:
 8004c42:	8803      	ldrh	r3, [r0, #0]
 8004c44:	b119      	cbz	r1, 8004c4e <TIM_UpdateRequestConfig+0xc>
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	f043 0304 	orr.w	r3, r3, #4
 8004c4c:	e003      	b.n	8004c56 <TIM_UpdateRequestConfig+0x14>
 8004c4e:	f023 0304 	bic.w	r3, r3, #4
 8004c52:	041b      	lsls	r3, r3, #16
 8004c54:	0c1b      	lsrs	r3, r3, #16
 8004c56:	8003      	strh	r3, [r0, #0]
 8004c58:	4770      	bx	lr

08004c5a <TIM_UIFRemap>:
 8004c5a:	8803      	ldrh	r3, [r0, #0]
 8004c5c:	b119      	cbz	r1, 8004c66 <TIM_UIFRemap+0xc>
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004c64:	e003      	b.n	8004c6e <TIM_UIFRemap+0x14>
 8004c66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c6a:	041b      	lsls	r3, r3, #16
 8004c6c:	0c1b      	lsrs	r3, r3, #16
 8004c6e:	8003      	strh	r3, [r0, #0]
 8004c70:	4770      	bx	lr

08004c72 <TIM_ARRPreloadConfig>:
 8004c72:	8803      	ldrh	r3, [r0, #0]
 8004c74:	b119      	cbz	r1, 8004c7e <TIM_ARRPreloadConfig+0xc>
 8004c76:	b29b      	uxth	r3, r3
 8004c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c7c:	e003      	b.n	8004c86 <TIM_ARRPreloadConfig+0x14>
 8004c7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c82:	041b      	lsls	r3, r3, #16
 8004c84:	0c1b      	lsrs	r3, r3, #16
 8004c86:	8003      	strh	r3, [r0, #0]
 8004c88:	4770      	bx	lr

08004c8a <TIM_SelectOnePulseMode>:
 8004c8a:	8803      	ldrh	r3, [r0, #0]
 8004c8c:	f023 0308 	bic.w	r3, r3, #8
 8004c90:	041b      	lsls	r3, r3, #16
 8004c92:	0c1b      	lsrs	r3, r3, #16
 8004c94:	8003      	strh	r3, [r0, #0]
 8004c96:	8803      	ldrh	r3, [r0, #0]
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	4319      	orrs	r1, r3
 8004c9c:	8001      	strh	r1, [r0, #0]
 8004c9e:	4770      	bx	lr

08004ca0 <TIM_SetClockDivision>:
 8004ca0:	8803      	ldrh	r3, [r0, #0]
 8004ca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca6:	041b      	lsls	r3, r3, #16
 8004ca8:	0c1b      	lsrs	r3, r3, #16
 8004caa:	8003      	strh	r3, [r0, #0]
 8004cac:	8803      	ldrh	r3, [r0, #0]
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	4319      	orrs	r1, r3
 8004cb2:	8001      	strh	r1, [r0, #0]
 8004cb4:	4770      	bx	lr

08004cb6 <TIM_Cmd>:
 8004cb6:	8803      	ldrh	r3, [r0, #0]
 8004cb8:	b119      	cbz	r1, 8004cc2 <TIM_Cmd+0xc>
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	f043 0301 	orr.w	r3, r3, #1
 8004cc0:	e003      	b.n	8004cca <TIM_Cmd+0x14>
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	041b      	lsls	r3, r3, #16
 8004cc8:	0c1b      	lsrs	r3, r3, #16
 8004cca:	8003      	strh	r3, [r0, #0]
 8004ccc:	4770      	bx	lr

08004cce <TIM_OC1Init>:
 8004cce:	6a03      	ldr	r3, [r0, #32]
 8004cd0:	b530      	push	{r4, r5, lr}
 8004cd2:	f023 0301 	bic.w	r3, r3, #1
 8004cd6:	6203      	str	r3, [r0, #32]
 8004cd8:	6a03      	ldr	r3, [r0, #32]
 8004cda:	6842      	ldr	r2, [r0, #4]
 8004cdc:	6985      	ldr	r5, [r0, #24]
 8004cde:	680c      	ldr	r4, [r1, #0]
 8004ce0:	f425 3580 	bic.w	r5, r5, #65536	; 0x10000
 8004ce4:	f025 0573 	bic.w	r5, r5, #115	; 0x73
 8004ce8:	432c      	orrs	r4, r5
 8004cea:	898d      	ldrh	r5, [r1, #12]
 8004cec:	f023 0302 	bic.w	r3, r3, #2
 8004cf0:	432b      	orrs	r3, r5
 8004cf2:	888d      	ldrh	r5, [r1, #4]
 8004cf4:	432b      	orrs	r3, r5
 8004cf6:	4d13      	ldr	r5, [pc, #76]	; (8004d44 <TIM_OC1Init+0x76>)
 8004cf8:	42a8      	cmp	r0, r5
 8004cfa:	d00f      	beq.n	8004d1c <TIM_OC1Init+0x4e>
 8004cfc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004d00:	42a8      	cmp	r0, r5
 8004d02:	d00b      	beq.n	8004d1c <TIM_OC1Init+0x4e>
 8004d04:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8004d08:	42a8      	cmp	r0, r5
 8004d0a:	d007      	beq.n	8004d1c <TIM_OC1Init+0x4e>
 8004d0c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004d10:	42a8      	cmp	r0, r5
 8004d12:	d003      	beq.n	8004d1c <TIM_OC1Init+0x4e>
 8004d14:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004d18:	42a8      	cmp	r0, r5
 8004d1a:	d10d      	bne.n	8004d38 <TIM_OC1Init+0x6a>
 8004d1c:	89cd      	ldrh	r5, [r1, #14]
 8004d1e:	f023 0308 	bic.w	r3, r3, #8
 8004d22:	432b      	orrs	r3, r5
 8004d24:	88cd      	ldrh	r5, [r1, #6]
 8004d26:	f023 0304 	bic.w	r3, r3, #4
 8004d2a:	432b      	orrs	r3, r5
 8004d2c:	8a0d      	ldrh	r5, [r1, #16]
 8004d2e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004d32:	432a      	orrs	r2, r5
 8004d34:	8a4d      	ldrh	r5, [r1, #18]
 8004d36:	432a      	orrs	r2, r5
 8004d38:	6042      	str	r2, [r0, #4]
 8004d3a:	688a      	ldr	r2, [r1, #8]
 8004d3c:	6184      	str	r4, [r0, #24]
 8004d3e:	6342      	str	r2, [r0, #52]	; 0x34
 8004d40:	6203      	str	r3, [r0, #32]
 8004d42:	bd30      	pop	{r4, r5, pc}
 8004d44:	40012c00 	.word	0x40012c00

08004d48 <TIM_OC2Init>:
 8004d48:	6a03      	ldr	r3, [r0, #32]
 8004d4a:	b570      	push	{r4, r5, r6, lr}
 8004d4c:	f023 0310 	bic.w	r3, r3, #16
 8004d50:	6203      	str	r3, [r0, #32]
 8004d52:	6a05      	ldr	r5, [r0, #32]
 8004d54:	6842      	ldr	r2, [r0, #4]
 8004d56:	6983      	ldr	r3, [r0, #24]
 8004d58:	680c      	ldr	r4, [r1, #0]
 8004d5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d5e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
 8004d62:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
 8004d66:	898e      	ldrh	r6, [r1, #12]
 8004d68:	888b      	ldrh	r3, [r1, #4]
 8004d6a:	f025 0520 	bic.w	r5, r5, #32
 8004d6e:	4333      	orrs	r3, r6
 8004d70:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
 8004d74:	4d0e      	ldr	r5, [pc, #56]	; (8004db0 <TIM_OC2Init+0x68>)
 8004d76:	42a8      	cmp	r0, r5
 8004d78:	d003      	beq.n	8004d82 <TIM_OC2Init+0x3a>
 8004d7a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004d7e:	42a8      	cmp	r0, r5
 8004d80:	d110      	bne.n	8004da4 <TIM_OC2Init+0x5c>
 8004d82:	89cd      	ldrh	r5, [r1, #14]
 8004d84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d88:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8004d8c:	88cd      	ldrh	r5, [r1, #6]
 8004d8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d92:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8004d96:	8a0e      	ldrh	r6, [r1, #16]
 8004d98:	8a4d      	ldrh	r5, [r1, #18]
 8004d9a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d9e:	4335      	orrs	r5, r6
 8004da0:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8004da4:	6042      	str	r2, [r0, #4]
 8004da6:	688a      	ldr	r2, [r1, #8]
 8004da8:	6184      	str	r4, [r0, #24]
 8004daa:	6382      	str	r2, [r0, #56]	; 0x38
 8004dac:	6203      	str	r3, [r0, #32]
 8004dae:	bd70      	pop	{r4, r5, r6, pc}
 8004db0:	40012c00 	.word	0x40012c00

08004db4 <TIM_OC3Init>:
 8004db4:	6a03      	ldr	r3, [r0, #32]
 8004db6:	b570      	push	{r4, r5, r6, lr}
 8004db8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dbc:	6203      	str	r3, [r0, #32]
 8004dbe:	6a05      	ldr	r5, [r0, #32]
 8004dc0:	6842      	ldr	r2, [r0, #4]
 8004dc2:	69c3      	ldr	r3, [r0, #28]
 8004dc4:	680c      	ldr	r4, [r1, #0]
 8004dc6:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8004dca:	431c      	orrs	r4, r3
 8004dcc:	898e      	ldrh	r6, [r1, #12]
 8004dce:	888b      	ldrh	r3, [r1, #4]
 8004dd0:	f425 7500 	bic.w	r5, r5, #512	; 0x200
 8004dd4:	4333      	orrs	r3, r6
 8004dd6:	ea45 2303 	orr.w	r3, r5, r3, lsl #8
 8004dda:	4d0f      	ldr	r5, [pc, #60]	; (8004e18 <TIM_OC3Init+0x64>)
 8004ddc:	42a8      	cmp	r0, r5
 8004dde:	d003      	beq.n	8004de8 <TIM_OC3Init+0x34>
 8004de0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004de4:	42a8      	cmp	r0, r5
 8004de6:	d110      	bne.n	8004e0a <TIM_OC3Init+0x56>
 8004de8:	89cd      	ldrh	r5, [r1, #14]
 8004dea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8004df2:	88cd      	ldrh	r5, [r1, #6]
 8004df4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004df8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8004dfc:	8a0e      	ldrh	r6, [r1, #16]
 8004dfe:	8a4d      	ldrh	r5, [r1, #18]
 8004e00:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8004e04:	4335      	orrs	r5, r6
 8004e06:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8004e0a:	6042      	str	r2, [r0, #4]
 8004e0c:	688a      	ldr	r2, [r1, #8]
 8004e0e:	61c4      	str	r4, [r0, #28]
 8004e10:	63c2      	str	r2, [r0, #60]	; 0x3c
 8004e12:	6203      	str	r3, [r0, #32]
 8004e14:	bd70      	pop	{r4, r5, r6, pc}
 8004e16:	bf00      	nop
 8004e18:	40012c00 	.word	0x40012c00

08004e1c <TIM_OC4Init>:
 8004e1c:	6a03      	ldr	r3, [r0, #32]
 8004e1e:	b570      	push	{r4, r5, r6, lr}
 8004e20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e24:	6203      	str	r3, [r0, #32]
 8004e26:	6a05      	ldr	r5, [r0, #32]
 8004e28:	6843      	ldr	r3, [r0, #4]
 8004e2a:	69c4      	ldr	r4, [r0, #28]
 8004e2c:	680a      	ldr	r2, [r1, #0]
 8004e2e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8004e32:	ea44 2202 	orr.w	r2, r4, r2, lsl #8
 8004e36:	898e      	ldrh	r6, [r1, #12]
 8004e38:	888c      	ldrh	r4, [r1, #4]
 8004e3a:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
 8004e3e:	4334      	orrs	r4, r6
 8004e40:	ea45 3404 	orr.w	r4, r5, r4, lsl #12
 8004e44:	4d08      	ldr	r5, [pc, #32]	; (8004e68 <TIM_OC4Init+0x4c>)
 8004e46:	42a8      	cmp	r0, r5
 8004e48:	d003      	beq.n	8004e52 <TIM_OC4Init+0x36>
 8004e4a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004e4e:	42a8      	cmp	r0, r5
 8004e50:	d104      	bne.n	8004e5c <TIM_OC4Init+0x40>
 8004e52:	8a0d      	ldrh	r5, [r1, #16]
 8004e54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e58:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8004e5c:	6043      	str	r3, [r0, #4]
 8004e5e:	688b      	ldr	r3, [r1, #8]
 8004e60:	61c2      	str	r2, [r0, #28]
 8004e62:	6403      	str	r3, [r0, #64]	; 0x40
 8004e64:	6204      	str	r4, [r0, #32]
 8004e66:	bd70      	pop	{r4, r5, r6, pc}
 8004e68:	40012c00 	.word	0x40012c00

08004e6c <TIM_OC5Init>:
 8004e6c:	6a03      	ldr	r3, [r0, #32]
 8004e6e:	b570      	push	{r4, r5, r6, lr}
 8004e70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e74:	6203      	str	r3, [r0, #32]
 8004e76:	6a05      	ldr	r5, [r0, #32]
 8004e78:	6843      	ldr	r3, [r0, #4]
 8004e7a:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8004e7c:	680a      	ldr	r2, [r1, #0]
 8004e7e:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8004e82:	4322      	orrs	r2, r4
 8004e84:	898e      	ldrh	r6, [r1, #12]
 8004e86:	888c      	ldrh	r4, [r1, #4]
 8004e88:	f425 3500 	bic.w	r5, r5, #131072	; 0x20000
 8004e8c:	4334      	orrs	r4, r6
 8004e8e:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004e92:	4d09      	ldr	r5, [pc, #36]	; (8004eb8 <TIM_OC5Init+0x4c>)
 8004e94:	42a8      	cmp	r0, r5
 8004e96:	d003      	beq.n	8004ea0 <TIM_OC5Init+0x34>
 8004e98:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004e9c:	42a8      	cmp	r0, r5
 8004e9e:	d104      	bne.n	8004eaa <TIM_OC5Init+0x3e>
 8004ea0:	8a0d      	ldrh	r5, [r1, #16]
 8004ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ea6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8004eaa:	6043      	str	r3, [r0, #4]
 8004eac:	688b      	ldr	r3, [r1, #8]
 8004eae:	6542      	str	r2, [r0, #84]	; 0x54
 8004eb0:	6583      	str	r3, [r0, #88]	; 0x58
 8004eb2:	6204      	str	r4, [r0, #32]
 8004eb4:	bd70      	pop	{r4, r5, r6, pc}
 8004eb6:	bf00      	nop
 8004eb8:	40012c00 	.word	0x40012c00

08004ebc <TIM_OC6Init>:
 8004ebc:	6a03      	ldr	r3, [r0, #32]
 8004ebe:	b570      	push	{r4, r5, r6, lr}
 8004ec0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004ec4:	6203      	str	r3, [r0, #32]
 8004ec6:	6a05      	ldr	r5, [r0, #32]
 8004ec8:	6843      	ldr	r3, [r0, #4]
 8004eca:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8004ecc:	680a      	ldr	r2, [r1, #0]
 8004ece:	f424 44e0 	bic.w	r4, r4, #28672	; 0x7000
 8004ed2:	ea44 2202 	orr.w	r2, r4, r2, lsl #8
 8004ed6:	898e      	ldrh	r6, [r1, #12]
 8004ed8:	888c      	ldrh	r4, [r1, #4]
 8004eda:	f425 1500 	bic.w	r5, r5, #2097152	; 0x200000
 8004ede:	4334      	orrs	r4, r6
 8004ee0:	ea45 5404 	orr.w	r4, r5, r4, lsl #20
 8004ee4:	4d07      	ldr	r5, [pc, #28]	; (8004f04 <TIM_OC6Init+0x48>)
 8004ee6:	42a8      	cmp	r0, r5
 8004ee8:	d003      	beq.n	8004ef2 <TIM_OC6Init+0x36>
 8004eea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8004eee:	42a8      	cmp	r0, r5
 8004ef0:	d101      	bne.n	8004ef6 <TIM_OC6Init+0x3a>
 8004ef2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ef6:	6043      	str	r3, [r0, #4]
 8004ef8:	688b      	ldr	r3, [r1, #8]
 8004efa:	6542      	str	r2, [r0, #84]	; 0x54
 8004efc:	65c3      	str	r3, [r0, #92]	; 0x5c
 8004efe:	6204      	str	r4, [r0, #32]
 8004f00:	bd70      	pop	{r4, r5, r6, pc}
 8004f02:	bf00      	nop
 8004f04:	40012c00 	.word	0x40012c00

08004f08 <TIM_SelectGC5C1>:
 8004f08:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004f0a:	b111      	cbz	r1, 8004f12 <TIM_SelectGC5C1+0xa>
 8004f0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004f10:	e001      	b.n	8004f16 <TIM_SelectGC5C1+0xe>
 8004f12:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004f16:	6583      	str	r3, [r0, #88]	; 0x58
 8004f18:	4770      	bx	lr

08004f1a <TIM_SelectGC5C2>:
 8004f1a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004f1c:	b111      	cbz	r1, 8004f24 <TIM_SelectGC5C2+0xa>
 8004f1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f22:	e001      	b.n	8004f28 <TIM_SelectGC5C2+0xe>
 8004f24:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f28:	6583      	str	r3, [r0, #88]	; 0x58
 8004f2a:	4770      	bx	lr

08004f2c <TIM_SelectGC5C3>:
 8004f2c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004f2e:	b111      	cbz	r1, 8004f36 <TIM_SelectGC5C3+0xa>
 8004f30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f34:	e001      	b.n	8004f3a <TIM_SelectGC5C3+0xe>
 8004f36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f3a:	6583      	str	r3, [r0, #88]	; 0x58
 8004f3c:	4770      	bx	lr

08004f3e <TIM_OCStructInit>:
 8004f3e:	2300      	movs	r3, #0
 8004f40:	6003      	str	r3, [r0, #0]
 8004f42:	8083      	strh	r3, [r0, #4]
 8004f44:	80c3      	strh	r3, [r0, #6]
 8004f46:	6083      	str	r3, [r0, #8]
 8004f48:	8183      	strh	r3, [r0, #12]
 8004f4a:	81c3      	strh	r3, [r0, #14]
 8004f4c:	8203      	strh	r3, [r0, #16]
 8004f4e:	8243      	strh	r3, [r0, #18]
 8004f50:	4770      	bx	lr

08004f52 <TIM_SelectOCxM>:
 8004f52:	b530      	push	{r4, r5, lr}
 8004f54:	2401      	movs	r4, #1
 8004f56:	fa04 f401 	lsl.w	r4, r4, r1
 8004f5a:	6a05      	ldr	r5, [r0, #32]
 8004f5c:	43e4      	mvns	r4, r4
 8004f5e:	b2a4      	uxth	r4, r4
 8004f60:	402c      	ands	r4, r5
 8004f62:	f100 0318 	add.w	r3, r0, #24
 8004f66:	6204      	str	r4, [r0, #32]
 8004f68:	b109      	cbz	r1, 8004f6e <TIM_SelectOCxM+0x1c>
 8004f6a:	2908      	cmp	r1, #8
 8004f6c:	d108      	bne.n	8004f80 <TIM_SelectOCxM+0x2e>
 8004f6e:	0849      	lsrs	r1, r1, #1
 8004f70:	58c8      	ldr	r0, [r1, r3]
 8004f72:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8004f76:	f020 0070 	bic.w	r0, r0, #112	; 0x70
 8004f7a:	50c8      	str	r0, [r1, r3]
 8004f7c:	58c8      	ldr	r0, [r1, r3]
 8004f7e:	e00a      	b.n	8004f96 <TIM_SelectOCxM+0x44>
 8004f80:	3904      	subs	r1, #4
 8004f82:	0849      	lsrs	r1, r1, #1
 8004f84:	58c8      	ldr	r0, [r1, r3]
 8004f86:	0212      	lsls	r2, r2, #8
 8004f88:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
 8004f8c:	f420 40e0 	bic.w	r0, r0, #28672	; 0x7000
 8004f90:	50c8      	str	r0, [r1, r3]
 8004f92:	58c8      	ldr	r0, [r1, r3]
 8004f94:	b292      	uxth	r2, r2
 8004f96:	4302      	orrs	r2, r0
 8004f98:	50ca      	str	r2, [r1, r3]
 8004f9a:	bd30      	pop	{r4, r5, pc}

08004f9c <TIM_SetCompare1>:
 8004f9c:	6341      	str	r1, [r0, #52]	; 0x34
 8004f9e:	4770      	bx	lr

08004fa0 <TIM_SetCompare2>:
 8004fa0:	6381      	str	r1, [r0, #56]	; 0x38
 8004fa2:	4770      	bx	lr

08004fa4 <TIM_SetCompare3>:
 8004fa4:	63c1      	str	r1, [r0, #60]	; 0x3c
 8004fa6:	4770      	bx	lr

08004fa8 <TIM_SetCompare4>:
 8004fa8:	6401      	str	r1, [r0, #64]	; 0x40
 8004faa:	4770      	bx	lr

08004fac <TIM_SetCompare5>:
 8004fac:	6581      	str	r1, [r0, #88]	; 0x58
 8004fae:	4770      	bx	lr

08004fb0 <TIM_SetCompare6>:
 8004fb0:	65c1      	str	r1, [r0, #92]	; 0x5c
 8004fb2:	4770      	bx	lr

08004fb4 <TIM_ForcedOC1Config>:
 8004fb4:	6983      	ldr	r3, [r0, #24]
 8004fb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fbe:	4319      	orrs	r1, r3
 8004fc0:	6181      	str	r1, [r0, #24]
 8004fc2:	4770      	bx	lr

08004fc4 <TIM_ForcedOC2Config>:
 8004fc4:	6983      	ldr	r3, [r0, #24]
 8004fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fce:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004fd2:	6181      	str	r1, [r0, #24]
 8004fd4:	4770      	bx	lr

08004fd6 <TIM_ForcedOC3Config>:
 8004fd6:	69c3      	ldr	r3, [r0, #28]
 8004fd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fdc:	4319      	orrs	r1, r3
 8004fde:	61c1      	str	r1, [r0, #28]
 8004fe0:	4770      	bx	lr

08004fe2 <TIM_ForcedOC4Config>:
 8004fe2:	69c3      	ldr	r3, [r0, #28]
 8004fe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fe8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004fec:	61c1      	str	r1, [r0, #28]
 8004fee:	4770      	bx	lr

08004ff0 <TIM_ForcedOC5Config>:
 8004ff0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff6:	4319      	orrs	r1, r3
 8004ff8:	6541      	str	r1, [r0, #84]	; 0x54
 8004ffa:	4770      	bx	lr

08004ffc <TIM_ForcedOC6Config>:
 8004ffc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004ffe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005002:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005006:	6541      	str	r1, [r0, #84]	; 0x54
 8005008:	4770      	bx	lr

0800500a <TIM_OC1PreloadConfig>:
 800500a:	6983      	ldr	r3, [r0, #24]
 800500c:	f023 0308 	bic.w	r3, r3, #8
 8005010:	4319      	orrs	r1, r3
 8005012:	6181      	str	r1, [r0, #24]
 8005014:	4770      	bx	lr

08005016 <TIM_OC2PreloadConfig>:
 8005016:	6983      	ldr	r3, [r0, #24]
 8005018:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800501c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005020:	6181      	str	r1, [r0, #24]
 8005022:	4770      	bx	lr

08005024 <TIM_OC3PreloadConfig>:
 8005024:	69c3      	ldr	r3, [r0, #28]
 8005026:	f023 0308 	bic.w	r3, r3, #8
 800502a:	4319      	orrs	r1, r3
 800502c:	61c1      	str	r1, [r0, #28]
 800502e:	4770      	bx	lr

08005030 <TIM_OC4PreloadConfig>:
 8005030:	69c3      	ldr	r3, [r0, #28]
 8005032:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005036:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800503a:	61c1      	str	r1, [r0, #28]
 800503c:	4770      	bx	lr

0800503e <TIM_OC5PreloadConfig>:
 800503e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005040:	f023 0308 	bic.w	r3, r3, #8
 8005044:	4319      	orrs	r1, r3
 8005046:	6541      	str	r1, [r0, #84]	; 0x54
 8005048:	4770      	bx	lr

0800504a <TIM_OC6PreloadConfig>:
 800504a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800504c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005050:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005054:	6541      	str	r1, [r0, #84]	; 0x54
 8005056:	4770      	bx	lr

08005058 <TIM_OC1FastConfig>:
 8005058:	6983      	ldr	r3, [r0, #24]
 800505a:	f023 0304 	bic.w	r3, r3, #4
 800505e:	4319      	orrs	r1, r3
 8005060:	6181      	str	r1, [r0, #24]
 8005062:	4770      	bx	lr

08005064 <TIM_OC2FastConfig>:
 8005064:	6983      	ldr	r3, [r0, #24]
 8005066:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800506a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800506e:	6181      	str	r1, [r0, #24]
 8005070:	4770      	bx	lr

08005072 <TIM_OC3FastConfig>:
 8005072:	69c3      	ldr	r3, [r0, #28]
 8005074:	f023 0304 	bic.w	r3, r3, #4
 8005078:	4319      	orrs	r1, r3
 800507a:	61c1      	str	r1, [r0, #28]
 800507c:	4770      	bx	lr

0800507e <TIM_OC4FastConfig>:
 800507e:	69c3      	ldr	r3, [r0, #28]
 8005080:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005084:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005088:	61c1      	str	r1, [r0, #28]
 800508a:	4770      	bx	lr

0800508c <TIM_ClearOC1Ref>:
 800508c:	6983      	ldr	r3, [r0, #24]
 800508e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005092:	4319      	orrs	r1, r3
 8005094:	6181      	str	r1, [r0, #24]
 8005096:	4770      	bx	lr

08005098 <TIM_ClearOC2Ref>:
 8005098:	6983      	ldr	r3, [r0, #24]
 800509a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800509e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80050a2:	6181      	str	r1, [r0, #24]
 80050a4:	4770      	bx	lr

080050a6 <TIM_ClearOC3Ref>:
 80050a6:	69c3      	ldr	r3, [r0, #28]
 80050a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050ac:	4319      	orrs	r1, r3
 80050ae:	61c1      	str	r1, [r0, #28]
 80050b0:	4770      	bx	lr

080050b2 <TIM_ClearOC4Ref>:
 80050b2:	69c3      	ldr	r3, [r0, #28]
 80050b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80050b8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80050bc:	61c1      	str	r1, [r0, #28]
 80050be:	4770      	bx	lr

080050c0 <TIM_ClearOC5Ref>:
 80050c0:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80050c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050c6:	4319      	orrs	r1, r3
 80050c8:	6541      	str	r1, [r0, #84]	; 0x54
 80050ca:	4770      	bx	lr

080050cc <TIM_ClearOC6Ref>:
 80050cc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80050ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80050d2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80050d6:	6541      	str	r1, [r0, #84]	; 0x54
 80050d8:	4770      	bx	lr

080050da <TIM_SelectOCREFClear>:
 80050da:	6882      	ldr	r2, [r0, #8]
 80050dc:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80050e0:	4013      	ands	r3, r2
 80050e2:	6083      	str	r3, [r0, #8]
 80050e4:	6883      	ldr	r3, [r0, #8]
 80050e6:	4319      	orrs	r1, r3
 80050e8:	6081      	str	r1, [r0, #8]
 80050ea:	4770      	bx	lr

080050ec <TIM_OC1PolarityConfig>:
 80050ec:	6a03      	ldr	r3, [r0, #32]
 80050ee:	f023 0302 	bic.w	r3, r3, #2
 80050f2:	4319      	orrs	r1, r3
 80050f4:	6201      	str	r1, [r0, #32]
 80050f6:	4770      	bx	lr

080050f8 <TIM_OC1NPolarityConfig>:
 80050f8:	6a03      	ldr	r3, [r0, #32]
 80050fa:	f023 0308 	bic.w	r3, r3, #8
 80050fe:	4319      	orrs	r1, r3
 8005100:	6201      	str	r1, [r0, #32]
 8005102:	4770      	bx	lr

08005104 <TIM_OC2PolarityConfig>:
 8005104:	6a03      	ldr	r3, [r0, #32]
 8005106:	f023 0320 	bic.w	r3, r3, #32
 800510a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800510e:	6201      	str	r1, [r0, #32]
 8005110:	4770      	bx	lr

08005112 <TIM_OC2NPolarityConfig>:
 8005112:	6a03      	ldr	r3, [r0, #32]
 8005114:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005118:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800511c:	6201      	str	r1, [r0, #32]
 800511e:	4770      	bx	lr

08005120 <TIM_OC3PolarityConfig>:
 8005120:	6a03      	ldr	r3, [r0, #32]
 8005122:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005126:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800512a:	6201      	str	r1, [r0, #32]
 800512c:	4770      	bx	lr

0800512e <TIM_OC3NPolarityConfig>:
 800512e:	6a03      	ldr	r3, [r0, #32]
 8005130:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005134:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8005138:	6201      	str	r1, [r0, #32]
 800513a:	4770      	bx	lr

0800513c <TIM_OC4PolarityConfig>:
 800513c:	6a03      	ldr	r3, [r0, #32]
 800513e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005142:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8005146:	6201      	str	r1, [r0, #32]
 8005148:	4770      	bx	lr

0800514a <TIM_OC5PolarityConfig>:
 800514a:	6a03      	ldr	r3, [r0, #32]
 800514c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005150:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8005154:	6201      	str	r1, [r0, #32]
 8005156:	4770      	bx	lr

08005158 <TIM_OC6PolarityConfig>:
 8005158:	6a03      	ldr	r3, [r0, #32]
 800515a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800515e:	ea43 5101 	orr.w	r1, r3, r1, lsl #20
 8005162:	6201      	str	r1, [r0, #32]
 8005164:	4770      	bx	lr

08005166 <TIM_CCxCmd>:
 8005166:	2301      	movs	r3, #1
 8005168:	fa03 f301 	lsl.w	r3, r3, r1
 800516c:	fa02 f201 	lsl.w	r2, r2, r1
 8005170:	b510      	push	{r4, lr}
 8005172:	6a04      	ldr	r4, [r0, #32]
 8005174:	ea24 0303 	bic.w	r3, r4, r3
 8005178:	6203      	str	r3, [r0, #32]
 800517a:	6a03      	ldr	r3, [r0, #32]
 800517c:	4313      	orrs	r3, r2
 800517e:	6203      	str	r3, [r0, #32]
 8005180:	bd10      	pop	{r4, pc}

08005182 <TIM_CCxNCmd>:
 8005182:	2304      	movs	r3, #4
 8005184:	fa03 f301 	lsl.w	r3, r3, r1
 8005188:	fa02 f201 	lsl.w	r2, r2, r1
 800518c:	b510      	push	{r4, lr}
 800518e:	6a04      	ldr	r4, [r0, #32]
 8005190:	ea24 0303 	bic.w	r3, r4, r3
 8005194:	6203      	str	r3, [r0, #32]
 8005196:	6a03      	ldr	r3, [r0, #32]
 8005198:	4313      	orrs	r3, r2
 800519a:	6203      	str	r3, [r0, #32]
 800519c:	bd10      	pop	{r4, pc}

0800519e <TIM_ICStructInit>:
 800519e:	2300      	movs	r3, #0
 80051a0:	2201      	movs	r2, #1
 80051a2:	8003      	strh	r3, [r0, #0]
 80051a4:	8043      	strh	r3, [r0, #2]
 80051a6:	8082      	strh	r2, [r0, #4]
 80051a8:	80c3      	strh	r3, [r0, #6]
 80051aa:	8103      	strh	r3, [r0, #8]
 80051ac:	4770      	bx	lr

080051ae <TIM_GetCapture1>:
 80051ae:	6b40      	ldr	r0, [r0, #52]	; 0x34
 80051b0:	4770      	bx	lr

080051b2 <TIM_GetCapture2>:
 80051b2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80051b4:	4770      	bx	lr

080051b6 <TIM_GetCapture3>:
 80051b6:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 80051b8:	4770      	bx	lr

080051ba <TIM_GetCapture4>:
 80051ba:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80051bc:	4770      	bx	lr

080051be <TIM_SetIC1Prescaler>:
 80051be:	6983      	ldr	r3, [r0, #24]
 80051c0:	f023 030c 	bic.w	r3, r3, #12
 80051c4:	6183      	str	r3, [r0, #24]
 80051c6:	6983      	ldr	r3, [r0, #24]
 80051c8:	4319      	orrs	r1, r3
 80051ca:	6181      	str	r1, [r0, #24]
 80051cc:	4770      	bx	lr

080051ce <TIM_SetIC2Prescaler>:
 80051ce:	6983      	ldr	r3, [r0, #24]
 80051d0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80051d4:	6183      	str	r3, [r0, #24]
 80051d6:	6983      	ldr	r3, [r0, #24]
 80051d8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80051dc:	6181      	str	r1, [r0, #24]
 80051de:	4770      	bx	lr

080051e0 <TIM_PWMIConfig>:
 80051e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e2:	460c      	mov	r4, r1
 80051e4:	88a2      	ldrh	r2, [r4, #4]
 80051e6:	8849      	ldrh	r1, [r1, #2]
 80051e8:	f8b4 e000 	ldrh.w	lr, [r4]
 80051ec:	4605      	mov	r5, r0
 80051ee:	2900      	cmp	r1, #0
 80051f0:	bf0c      	ite	eq
 80051f2:	2702      	moveq	r7, #2
 80051f4:	2700      	movne	r7, #0
 80051f6:	2a01      	cmp	r2, #1
 80051f8:	bf14      	ite	ne
 80051fa:	2601      	movne	r6, #1
 80051fc:	2602      	moveq	r6, #2
 80051fe:	8923      	ldrh	r3, [r4, #8]
 8005200:	f1be 0f00 	cmp.w	lr, #0
 8005204:	d111      	bne.n	800522a <TIM_PWMIConfig+0x4a>
 8005206:	f7ff fbff 	bl	8004a08 <TI1_Config>
 800520a:	4628      	mov	r0, r5
 800520c:	88e1      	ldrh	r1, [r4, #6]
 800520e:	f7ff ffd6 	bl	80051be <TIM_SetIC1Prescaler>
 8005212:	4628      	mov	r0, r5
 8005214:	4639      	mov	r1, r7
 8005216:	4632      	mov	r2, r6
 8005218:	8923      	ldrh	r3, [r4, #8]
 800521a:	f7ff fc09 	bl	8004a30 <TI2_Config>
 800521e:	88e1      	ldrh	r1, [r4, #6]
 8005220:	4628      	mov	r0, r5
 8005222:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005226:	f7ff bfd2 	b.w	80051ce <TIM_SetIC2Prescaler>
 800522a:	f7ff fc01 	bl	8004a30 <TI2_Config>
 800522e:	4628      	mov	r0, r5
 8005230:	88e1      	ldrh	r1, [r4, #6]
 8005232:	f7ff ffcc 	bl	80051ce <TIM_SetIC2Prescaler>
 8005236:	4628      	mov	r0, r5
 8005238:	4639      	mov	r1, r7
 800523a:	4632      	mov	r2, r6
 800523c:	8923      	ldrh	r3, [r4, #8]
 800523e:	f7ff fbe3 	bl	8004a08 <TI1_Config>
 8005242:	88e1      	ldrh	r1, [r4, #6]
 8005244:	4628      	mov	r0, r5
 8005246:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800524a:	f7ff bfb8 	b.w	80051be <TIM_SetIC1Prescaler>

0800524e <TIM_SetIC3Prescaler>:
 800524e:	69c2      	ldr	r2, [r0, #28]
 8005250:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8005254:	4013      	ands	r3, r2
 8005256:	61c3      	str	r3, [r0, #28]
 8005258:	69c3      	ldr	r3, [r0, #28]
 800525a:	4319      	orrs	r1, r3
 800525c:	61c1      	str	r1, [r0, #28]
 800525e:	4770      	bx	lr

08005260 <TIM_SetIC4Prescaler>:
 8005260:	69c2      	ldr	r2, [r0, #28]
 8005262:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 8005266:	4013      	ands	r3, r2
 8005268:	61c3      	str	r3, [r0, #28]
 800526a:	69c3      	ldr	r3, [r0, #28]
 800526c:	0209      	lsls	r1, r1, #8
 800526e:	b289      	uxth	r1, r1
 8005270:	430b      	orrs	r3, r1
 8005272:	61c3      	str	r3, [r0, #28]
 8005274:	4770      	bx	lr

08005276 <TIM_ICInit>:
 8005276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005278:	880b      	ldrh	r3, [r1, #0]
 800527a:	460d      	mov	r5, r1
 800527c:	4604      	mov	r4, r0
 800527e:	8849      	ldrh	r1, [r1, #2]
 8005280:	88aa      	ldrh	r2, [r5, #4]
 8005282:	b943      	cbnz	r3, 8005296 <TIM_ICInit+0x20>
 8005284:	892b      	ldrh	r3, [r5, #8]
 8005286:	f7ff fbbf 	bl	8004a08 <TI1_Config>
 800528a:	88e9      	ldrh	r1, [r5, #6]
 800528c:	4620      	mov	r0, r4
 800528e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005292:	f7ff bf94 	b.w	80051be <TIM_SetIC1Prescaler>
 8005296:	2b04      	cmp	r3, #4
 8005298:	d108      	bne.n	80052ac <TIM_ICInit+0x36>
 800529a:	892b      	ldrh	r3, [r5, #8]
 800529c:	f7ff fbc8 	bl	8004a30 <TI2_Config>
 80052a0:	88e9      	ldrh	r1, [r5, #6]
 80052a2:	4620      	mov	r0, r4
 80052a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80052a8:	f7ff bf91 	b.w	80051ce <TIM_SetIC2Prescaler>
 80052ac:	2b08      	cmp	r3, #8
 80052ae:	f8b5 c008 	ldrh.w	ip, [r5, #8]
 80052b2:	6a06      	ldr	r6, [r0, #32]
 80052b4:	d11b      	bne.n	80052ee <TIM_ICInit+0x78>
 80052b6:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80052ba:	4033      	ands	r3, r6
 80052bc:	6203      	str	r3, [r0, #32]
 80052be:	69c3      	ldr	r3, [r0, #28]
 80052c0:	f64f 770c 	movw	r7, #65292	; 0xff0c
 80052c4:	6a06      	ldr	r6, [r0, #32]
 80052c6:	401f      	ands	r7, r3
 80052c8:	f24f 53ff 	movw	r3, #62975	; 0xf5ff
 80052cc:	4033      	ands	r3, r6
 80052ce:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
 80052d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052d6:	4317      	orrs	r7, r2
 80052d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052dc:	88e9      	ldrh	r1, [r5, #6]
 80052de:	b2bf      	uxth	r7, r7
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	61c7      	str	r7, [r0, #28]
 80052e4:	6203      	str	r3, [r0, #32]
 80052e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80052ea:	f7ff bfb0 	b.w	800524e <TIM_SetIC3Prescaler>
 80052ee:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80052f2:	4033      	ands	r3, r6
 80052f4:	6203      	str	r3, [r0, #32]
 80052f6:	69c3      	ldr	r3, [r0, #28]
 80052f8:	f640 46ff 	movw	r6, #3327	; 0xcff
 80052fc:	6a07      	ldr	r7, [r0, #32]
 80052fe:	401e      	ands	r6, r3
 8005300:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8005304:	0212      	lsls	r2, r2, #8
 8005306:	403b      	ands	r3, r7
 8005308:	ea42 3c0c 	orr.w	ip, r2, ip, lsl #12
 800530c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005310:	fa1f fc8c 	uxth.w	ip, ip
 8005314:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005318:	88e9      	ldrh	r1, [r5, #6]
 800531a:	ea4c 0606 	orr.w	r6, ip, r6
 800531e:	b29b      	uxth	r3, r3
 8005320:	61c6      	str	r6, [r0, #28]
 8005322:	6203      	str	r3, [r0, #32]
 8005324:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005328:	f7ff bf9a 	b.w	8005260 <TIM_SetIC4Prescaler>

0800532c <TIM_BDTRConfig>:
 800532c:	884a      	ldrh	r2, [r1, #2]
 800532e:	880b      	ldrh	r3, [r1, #0]
 8005330:	4313      	orrs	r3, r2
 8005332:	888a      	ldrh	r2, [r1, #4]
 8005334:	4313      	orrs	r3, r2
 8005336:	88ca      	ldrh	r2, [r1, #6]
 8005338:	4313      	orrs	r3, r2
 800533a:	890a      	ldrh	r2, [r1, #8]
 800533c:	4313      	orrs	r3, r2
 800533e:	894a      	ldrh	r2, [r1, #10]
 8005340:	4313      	orrs	r3, r2
 8005342:	898a      	ldrh	r2, [r1, #12]
 8005344:	4313      	orrs	r3, r2
 8005346:	b29b      	uxth	r3, r3
 8005348:	6443      	str	r3, [r0, #68]	; 0x44
 800534a:	4770      	bx	lr

0800534c <TIM_Break1Config>:
 800534c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800534e:	f423 2372 	bic.w	r3, r3, #991232	; 0xf2000
 8005352:	6443      	str	r3, [r0, #68]	; 0x44
 8005354:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005356:	4319      	orrs	r1, r3
 8005358:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800535c:	6442      	str	r2, [r0, #68]	; 0x44
 800535e:	4770      	bx	lr

08005360 <TIM_Break2Config>:
 8005360:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005362:	f023 733c 	bic.w	r3, r3, #49283072	; 0x2f00000
 8005366:	6443      	str	r3, [r0, #68]	; 0x44
 8005368:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800536a:	4319      	orrs	r1, r3
 800536c:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
 8005370:	6442      	str	r2, [r0, #68]	; 0x44
 8005372:	4770      	bx	lr

08005374 <TIM_Break1Cmd>:
 8005374:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005376:	b111      	cbz	r1, 800537e <TIM_Break1Cmd+0xa>
 8005378:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800537c:	e001      	b.n	8005382 <TIM_Break1Cmd+0xe>
 800537e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005382:	6443      	str	r3, [r0, #68]	; 0x44
 8005384:	4770      	bx	lr

08005386 <TIM_Break2Cmd>:
 8005386:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005388:	b111      	cbz	r1, 8005390 <TIM_Break2Cmd+0xa>
 800538a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800538e:	e001      	b.n	8005394 <TIM_Break2Cmd+0xe>
 8005390:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005394:	6443      	str	r3, [r0, #68]	; 0x44
 8005396:	4770      	bx	lr

08005398 <TIM_BDTRStructInit>:
 8005398:	2300      	movs	r3, #0
 800539a:	8003      	strh	r3, [r0, #0]
 800539c:	8043      	strh	r3, [r0, #2]
 800539e:	8083      	strh	r3, [r0, #4]
 80053a0:	80c3      	strh	r3, [r0, #6]
 80053a2:	8103      	strh	r3, [r0, #8]
 80053a4:	8143      	strh	r3, [r0, #10]
 80053a6:	8183      	strh	r3, [r0, #12]
 80053a8:	4770      	bx	lr

080053aa <TIM_CtrlPWMOutputs>:
 80053aa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80053ac:	b111      	cbz	r1, 80053b4 <TIM_CtrlPWMOutputs+0xa>
 80053ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053b2:	e001      	b.n	80053b8 <TIM_CtrlPWMOutputs+0xe>
 80053b4:	045b      	lsls	r3, r3, #17
 80053b6:	0c5b      	lsrs	r3, r3, #17
 80053b8:	6443      	str	r3, [r0, #68]	; 0x44
 80053ba:	4770      	bx	lr

080053bc <TIM_SelectCOM>:
 80053bc:	b119      	cbz	r1, 80053c6 <TIM_SelectCOM+0xa>
 80053be:	6843      	ldr	r3, [r0, #4]
 80053c0:	f043 0304 	orr.w	r3, r3, #4
 80053c4:	e003      	b.n	80053ce <TIM_SelectCOM+0x12>
 80053c6:	6842      	ldr	r2, [r0, #4]
 80053c8:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80053cc:	4013      	ands	r3, r2
 80053ce:	6043      	str	r3, [r0, #4]
 80053d0:	4770      	bx	lr

080053d2 <TIM_CCPreloadControl>:
 80053d2:	b119      	cbz	r1, 80053dc <TIM_CCPreloadControl+0xa>
 80053d4:	6843      	ldr	r3, [r0, #4]
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	e003      	b.n	80053e4 <TIM_CCPreloadControl+0x12>
 80053dc:	6842      	ldr	r2, [r0, #4]
 80053de:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80053e2:	4013      	ands	r3, r2
 80053e4:	6043      	str	r3, [r0, #4]
 80053e6:	4770      	bx	lr

080053e8 <TIM_ITConfig>:
 80053e8:	68c3      	ldr	r3, [r0, #12]
 80053ea:	b10a      	cbz	r2, 80053f0 <TIM_ITConfig+0x8>
 80053ec:	4319      	orrs	r1, r3
 80053ee:	e002      	b.n	80053f6 <TIM_ITConfig+0xe>
 80053f0:	43c9      	mvns	r1, r1
 80053f2:	b289      	uxth	r1, r1
 80053f4:	4019      	ands	r1, r3
 80053f6:	60c1      	str	r1, [r0, #12]
 80053f8:	4770      	bx	lr

080053fa <TIM_GenerateEvent>:
 80053fa:	6141      	str	r1, [r0, #20]
 80053fc:	4770      	bx	lr

080053fe <TIM_GetFlagStatus>:
 80053fe:	6903      	ldr	r3, [r0, #16]
 8005400:	4219      	tst	r1, r3
 8005402:	bf0c      	ite	eq
 8005404:	2000      	moveq	r0, #0
 8005406:	2001      	movne	r0, #1
 8005408:	4770      	bx	lr

0800540a <TIM_ClearFlag>:
 800540a:	43c9      	mvns	r1, r1
 800540c:	b289      	uxth	r1, r1
 800540e:	6101      	str	r1, [r0, #16]
 8005410:	4770      	bx	lr

08005412 <TIM_GetITStatus>:
 8005412:	6903      	ldr	r3, [r0, #16]
 8005414:	68c2      	ldr	r2, [r0, #12]
 8005416:	ea11 0003 	ands.w	r0, r1, r3
 800541a:	d003      	beq.n	8005424 <TIM_GetITStatus+0x12>
 800541c:	4211      	tst	r1, r2
 800541e:	bf0c      	ite	eq
 8005420:	2000      	moveq	r0, #0
 8005422:	2001      	movne	r0, #1
 8005424:	4770      	bx	lr

08005426 <TIM_ClearITPendingBit>:
 8005426:	43c9      	mvns	r1, r1
 8005428:	b289      	uxth	r1, r1
 800542a:	6101      	str	r1, [r0, #16]
 800542c:	4770      	bx	lr

0800542e <TIM_DMAConfig>:
 800542e:	430a      	orrs	r2, r1
 8005430:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8005434:	4770      	bx	lr

08005436 <TIM_DMACmd>:
 8005436:	68c3      	ldr	r3, [r0, #12]
 8005438:	b10a      	cbz	r2, 800543e <TIM_DMACmd+0x8>
 800543a:	4319      	orrs	r1, r3
 800543c:	e002      	b.n	8005444 <TIM_DMACmd+0xe>
 800543e:	43c9      	mvns	r1, r1
 8005440:	b289      	uxth	r1, r1
 8005442:	4019      	ands	r1, r3
 8005444:	60c1      	str	r1, [r0, #12]
 8005446:	4770      	bx	lr

08005448 <TIM_SelectCCDMA>:
 8005448:	b119      	cbz	r1, 8005452 <TIM_SelectCCDMA+0xa>
 800544a:	6843      	ldr	r3, [r0, #4]
 800544c:	f043 0308 	orr.w	r3, r3, #8
 8005450:	e003      	b.n	800545a <TIM_SelectCCDMA+0x12>
 8005452:	6842      	ldr	r2, [r0, #4]
 8005454:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8005458:	4013      	ands	r3, r2
 800545a:	6043      	str	r3, [r0, #4]
 800545c:	4770      	bx	lr

0800545e <TIM_InternalClockConfig>:
 800545e:	6882      	ldr	r2, [r0, #8]
 8005460:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8005464:	4013      	ands	r3, r2
 8005466:	6083      	str	r3, [r0, #8]
 8005468:	4770      	bx	lr

0800546a <TIM_ITRxExternalClockConfig>:
 800546a:	6882      	ldr	r2, [r0, #8]
 800546c:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005470:	4013      	ands	r3, r2
 8005472:	4319      	orrs	r1, r3
 8005474:	6081      	str	r1, [r0, #8]
 8005476:	6883      	ldr	r3, [r0, #8]
 8005478:	f043 0307 	orr.w	r3, r3, #7
 800547c:	6083      	str	r3, [r0, #8]
 800547e:	4770      	bx	lr

08005480 <TIM_TIxExternalClockConfig>:
 8005480:	b538      	push	{r3, r4, r5, lr}
 8005482:	460d      	mov	r5, r1
 8005484:	4611      	mov	r1, r2
 8005486:	2201      	movs	r2, #1
 8005488:	2d60      	cmp	r5, #96	; 0x60
 800548a:	4604      	mov	r4, r0
 800548c:	d102      	bne.n	8005494 <TIM_TIxExternalClockConfig+0x14>
 800548e:	f7ff facf 	bl	8004a30 <TI2_Config>
 8005492:	e001      	b.n	8005498 <TIM_TIxExternalClockConfig+0x18>
 8005494:	f7ff fab8 	bl	8004a08 <TI1_Config>
 8005498:	68a2      	ldr	r2, [r4, #8]
 800549a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800549e:	4013      	ands	r3, r2
 80054a0:	432b      	orrs	r3, r5
 80054a2:	60a3      	str	r3, [r4, #8]
 80054a4:	68a3      	ldr	r3, [r4, #8]
 80054a6:	f043 0307 	orr.w	r3, r3, #7
 80054aa:	60a3      	str	r3, [r4, #8]
 80054ac:	bd38      	pop	{r3, r4, r5, pc}

080054ae <TIM_SelectInputTrigger>:
 80054ae:	6882      	ldr	r2, [r0, #8]
 80054b0:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80054b4:	4013      	ands	r3, r2
 80054b6:	4319      	orrs	r1, r3
 80054b8:	6081      	str	r1, [r0, #8]
 80054ba:	4770      	bx	lr

080054bc <TIM_SelectOutputTrigger>:
 80054bc:	6842      	ldr	r2, [r0, #4]
 80054be:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80054c2:	4013      	ands	r3, r2
 80054c4:	6043      	str	r3, [r0, #4]
 80054c6:	6843      	ldr	r3, [r0, #4]
 80054c8:	4319      	orrs	r1, r3
 80054ca:	6041      	str	r1, [r0, #4]
 80054cc:	4770      	bx	lr

080054ce <TIM_SelectOutputTrigger2>:
 80054ce:	6843      	ldr	r3, [r0, #4]
 80054d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80054d4:	6043      	str	r3, [r0, #4]
 80054d6:	6843      	ldr	r3, [r0, #4]
 80054d8:	4319      	orrs	r1, r3
 80054da:	6041      	str	r1, [r0, #4]
 80054dc:	4770      	bx	lr

080054de <TIM_SelectSlaveMode>:
 80054de:	6883      	ldr	r3, [r0, #8]
 80054e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054e4:	f023 0307 	bic.w	r3, r3, #7
 80054e8:	6083      	str	r3, [r0, #8]
 80054ea:	6883      	ldr	r3, [r0, #8]
 80054ec:	4319      	orrs	r1, r3
 80054ee:	6081      	str	r1, [r0, #8]
 80054f0:	4770      	bx	lr

080054f2 <TIM_SelectMasterSlaveMode>:
 80054f2:	6882      	ldr	r2, [r0, #8]
 80054f4:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80054f8:	4013      	ands	r3, r2
 80054fa:	6083      	str	r3, [r0, #8]
 80054fc:	6883      	ldr	r3, [r0, #8]
 80054fe:	4319      	orrs	r1, r3
 8005500:	6081      	str	r1, [r0, #8]
 8005502:	4770      	bx	lr

08005504 <TIM_ETRConfig>:
 8005504:	b510      	push	{r4, lr}
 8005506:	6884      	ldr	r4, [r0, #8]
 8005508:	b2e4      	uxtb	r4, r4
 800550a:	4321      	orrs	r1, r4
 800550c:	430a      	orrs	r2, r1
 800550e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8005512:	b29c      	uxth	r4, r3
 8005514:	6084      	str	r4, [r0, #8]
 8005516:	bd10      	pop	{r4, pc}

08005518 <TIM_ETRClockMode2Config>:
 8005518:	b510      	push	{r4, lr}
 800551a:	4604      	mov	r4, r0
 800551c:	f7ff fff2 	bl	8005504 <TIM_ETRConfig>
 8005520:	68a3      	ldr	r3, [r4, #8]
 8005522:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005526:	60a3      	str	r3, [r4, #8]
 8005528:	bd10      	pop	{r4, pc}

0800552a <TIM_ETRClockMode1Config>:
 800552a:	b510      	push	{r4, lr}
 800552c:	4604      	mov	r4, r0
 800552e:	f7ff ffe9 	bl	8005504 <TIM_ETRConfig>
 8005532:	68a2      	ldr	r2, [r4, #8]
 8005534:	f64f 7388 	movw	r3, #65416	; 0xff88
 8005538:	4013      	ands	r3, r2
 800553a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800553e:	60a3      	str	r3, [r4, #8]
 8005540:	bd10      	pop	{r4, pc}

08005542 <TIM_EncoderInterfaceConfig>:
 8005542:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005544:	6885      	ldr	r5, [r0, #8]
 8005546:	f64f 74f8 	movw	r4, #65528	; 0xfff8
 800554a:	6986      	ldr	r6, [r0, #24]
 800554c:	402c      	ands	r4, r5
 800554e:	f64f 45fc 	movw	r5, #64764	; 0xfcfc
 8005552:	4035      	ands	r5, r6
 8005554:	6a07      	ldr	r7, [r0, #32]
 8005556:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 800555a:	f045 0601 	orr.w	r6, r5, #1
 800555e:	f64f 75dd 	movw	r5, #65501	; 0xffdd
 8005562:	403d      	ands	r5, r7
 8005564:	432a      	orrs	r2, r5
 8005566:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 800556a:	4321      	orrs	r1, r4
 800556c:	b29d      	uxth	r5, r3
 800556e:	6081      	str	r1, [r0, #8]
 8005570:	6186      	str	r6, [r0, #24]
 8005572:	6205      	str	r5, [r0, #32]
 8005574:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005576 <TIM_SelectHallSensor>:
 8005576:	b119      	cbz	r1, 8005580 <TIM_SelectHallSensor+0xa>
 8005578:	6843      	ldr	r3, [r0, #4]
 800557a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800557e:	e003      	b.n	8005588 <TIM_SelectHallSensor+0x12>
 8005580:	6842      	ldr	r2, [r0, #4]
 8005582:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8005586:	4013      	ands	r3, r2
 8005588:	6043      	str	r3, [r0, #4]
 800558a:	4770      	bx	lr

0800558c <TIM_RemapConfig>:
 800558c:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop

08005594 <USART_DeInit>:
 8005594:	b508      	push	{r3, lr}
 8005596:	4b20      	ldr	r3, [pc, #128]	; (8005618 <USART_DeInit+0x84>)
 8005598:	4298      	cmp	r0, r3
 800559a:	d10b      	bne.n	80055b4 <USART_DeInit+0x20>
 800559c:	2101      	movs	r1, #1
 800559e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80055a2:	f7fe ff49 	bl	8004438 <RCC_APB2PeriphResetCmd>
 80055a6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80055aa:	2100      	movs	r1, #0
 80055ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80055b0:	f7fe bf42 	b.w	8004438 <RCC_APB2PeriphResetCmd>
 80055b4:	4b19      	ldr	r3, [pc, #100]	; (800561c <USART_DeInit+0x88>)
 80055b6:	4298      	cmp	r0, r3
 80055b8:	d107      	bne.n	80055ca <USART_DeInit+0x36>
 80055ba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80055be:	2101      	movs	r1, #1
 80055c0:	f7fe ff46 	bl	8004450 <RCC_APB1PeriphResetCmd>
 80055c4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80055c8:	e01f      	b.n	800560a <USART_DeInit+0x76>
 80055ca:	4b15      	ldr	r3, [pc, #84]	; (8005620 <USART_DeInit+0x8c>)
 80055cc:	4298      	cmp	r0, r3
 80055ce:	d107      	bne.n	80055e0 <USART_DeInit+0x4c>
 80055d0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80055d4:	2101      	movs	r1, #1
 80055d6:	f7fe ff3b 	bl	8004450 <RCC_APB1PeriphResetCmd>
 80055da:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80055de:	e014      	b.n	800560a <USART_DeInit+0x76>
 80055e0:	4b10      	ldr	r3, [pc, #64]	; (8005624 <USART_DeInit+0x90>)
 80055e2:	4298      	cmp	r0, r3
 80055e4:	d107      	bne.n	80055f6 <USART_DeInit+0x62>
 80055e6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80055ea:	2101      	movs	r1, #1
 80055ec:	f7fe ff30 	bl	8004450 <RCC_APB1PeriphResetCmd>
 80055f0:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80055f4:	e009      	b.n	800560a <USART_DeInit+0x76>
 80055f6:	4b0c      	ldr	r3, [pc, #48]	; (8005628 <USART_DeInit+0x94>)
 80055f8:	4298      	cmp	r0, r3
 80055fa:	d10b      	bne.n	8005614 <USART_DeInit+0x80>
 80055fc:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005600:	2101      	movs	r1, #1
 8005602:	f7fe ff25 	bl	8004450 <RCC_APB1PeriphResetCmd>
 8005606:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800560a:	2100      	movs	r1, #0
 800560c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005610:	f7fe bf1e 	b.w	8004450 <RCC_APB1PeriphResetCmd>
 8005614:	bd08      	pop	{r3, pc}
 8005616:	bf00      	nop
 8005618:	40013800 	.word	0x40013800
 800561c:	40004400 	.word	0x40004400
 8005620:	40004800 	.word	0x40004800
 8005624:	40004c00 	.word	0x40004c00
 8005628:	40005000 	.word	0x40005000

0800562c <USART_Init>:
 800562c:	6803      	ldr	r3, [r0, #0]
 800562e:	b530      	push	{r4, r5, lr}
 8005630:	f023 0301 	bic.w	r3, r3, #1
 8005634:	6003      	str	r3, [r0, #0]
 8005636:	6842      	ldr	r2, [r0, #4]
 8005638:	688b      	ldr	r3, [r1, #8]
 800563a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800563e:	460d      	mov	r5, r1
 8005640:	4313      	orrs	r3, r2
 8005642:	6043      	str	r3, [r0, #4]
 8005644:	686a      	ldr	r2, [r5, #4]
 8005646:	68eb      	ldr	r3, [r5, #12]
 8005648:	6801      	ldr	r1, [r0, #0]
 800564a:	431a      	orrs	r2, r3
 800564c:	692b      	ldr	r3, [r5, #16]
 800564e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8005652:	f021 010c 	bic.w	r1, r1, #12
 8005656:	4313      	orrs	r3, r2
 8005658:	430b      	orrs	r3, r1
 800565a:	6003      	str	r3, [r0, #0]
 800565c:	6882      	ldr	r2, [r0, #8]
 800565e:	696b      	ldr	r3, [r5, #20]
 8005660:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005664:	4313      	orrs	r3, r2
 8005666:	b091      	sub	sp, #68	; 0x44
 8005668:	6083      	str	r3, [r0, #8]
 800566a:	4604      	mov	r4, r0
 800566c:	a801      	add	r0, sp, #4
 800566e:	f7fe fd0d 	bl	800408c <RCC_GetClocksFreq>
 8005672:	4b18      	ldr	r3, [pc, #96]	; (80056d4 <USART_Init+0xa8>)
 8005674:	429c      	cmp	r4, r3
 8005676:	d101      	bne.n	800567c <USART_Init+0x50>
 8005678:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800567a:	e00e      	b.n	800569a <USART_Init+0x6e>
 800567c:	4b16      	ldr	r3, [pc, #88]	; (80056d8 <USART_Init+0xac>)
 800567e:	429c      	cmp	r4, r3
 8005680:	d101      	bne.n	8005686 <USART_Init+0x5a>
 8005682:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005684:	e009      	b.n	800569a <USART_Init+0x6e>
 8005686:	4b15      	ldr	r3, [pc, #84]	; (80056dc <USART_Init+0xb0>)
 8005688:	429c      	cmp	r4, r3
 800568a:	d101      	bne.n	8005690 <USART_Init+0x64>
 800568c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800568e:	e004      	b.n	800569a <USART_Init+0x6e>
 8005690:	4b13      	ldr	r3, [pc, #76]	; (80056e0 <USART_Init+0xb4>)
 8005692:	429c      	cmp	r4, r3
 8005694:	bf0c      	ite	eq
 8005696:	9a0e      	ldreq	r2, [sp, #56]	; 0x38
 8005698:	9a0f      	ldrne	r2, [sp, #60]	; 0x3c
 800569a:	6823      	ldr	r3, [r4, #0]
 800569c:	6829      	ldr	r1, [r5, #0]
 800569e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80056a2:	bf18      	it	ne
 80056a4:	0052      	lslne	r2, r2, #1
 80056a6:	fbb2 f3f1 	udiv	r3, r2, r1
 80056aa:	fb01 2113 	mls	r1, r1, r3, r2
 80056ae:	682a      	ldr	r2, [r5, #0]
 80056b0:	ebb1 0f52 	cmp.w	r1, r2, lsr #1
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	bf28      	it	cs
 80056b8:	3301      	addcs	r3, #1
 80056ba:	0412      	lsls	r2, r2, #16
 80056bc:	d506      	bpl.n	80056cc <USART_Init+0xa0>
 80056be:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80056c2:	f3c3 0142 	ubfx	r1, r3, #1, #3
 80056c6:	401a      	ands	r2, r3
 80056c8:	ea41 0302 	orr.w	r3, r1, r2
 80056cc:	81a3      	strh	r3, [r4, #12]
 80056ce:	b011      	add	sp, #68	; 0x44
 80056d0:	bd30      	pop	{r4, r5, pc}
 80056d2:	bf00      	nop
 80056d4:	40013800 	.word	0x40013800
 80056d8:	40004400 	.word	0x40004400
 80056dc:	40004800 	.word	0x40004800
 80056e0:	40004c00 	.word	0x40004c00

080056e4 <USART_StructInit>:
 80056e4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80056e8:	6003      	str	r3, [r0, #0]
 80056ea:	220c      	movs	r2, #12
 80056ec:	2300      	movs	r3, #0
 80056ee:	6043      	str	r3, [r0, #4]
 80056f0:	6083      	str	r3, [r0, #8]
 80056f2:	60c3      	str	r3, [r0, #12]
 80056f4:	6102      	str	r2, [r0, #16]
 80056f6:	6143      	str	r3, [r0, #20]
 80056f8:	4770      	bx	lr

080056fa <USART_ClockInit>:
 80056fa:	e891 000c 	ldmia.w	r1, {r2, r3}
 80056fe:	431a      	orrs	r2, r3
 8005700:	688b      	ldr	r3, [r1, #8]
 8005702:	b510      	push	{r4, lr}
 8005704:	68c9      	ldr	r1, [r1, #12]
 8005706:	6844      	ldr	r4, [r0, #4]
 8005708:	4313      	orrs	r3, r2
 800570a:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
 800570e:	430b      	orrs	r3, r1
 8005710:	4323      	orrs	r3, r4
 8005712:	6043      	str	r3, [r0, #4]
 8005714:	bd10      	pop	{r4, pc}

08005716 <USART_ClockStructInit>:
 8005716:	2300      	movs	r3, #0
 8005718:	6003      	str	r3, [r0, #0]
 800571a:	6043      	str	r3, [r0, #4]
 800571c:	6083      	str	r3, [r0, #8]
 800571e:	60c3      	str	r3, [r0, #12]
 8005720:	4770      	bx	lr

08005722 <USART_Cmd>:
 8005722:	6803      	ldr	r3, [r0, #0]
 8005724:	b111      	cbz	r1, 800572c <USART_Cmd+0xa>
 8005726:	f043 0301 	orr.w	r3, r3, #1
 800572a:	e001      	b.n	8005730 <USART_Cmd+0xe>
 800572c:	f023 0301 	bic.w	r3, r3, #1
 8005730:	6003      	str	r3, [r0, #0]
 8005732:	4770      	bx	lr

08005734 <USART_DirectionModeCmd>:
 8005734:	6803      	ldr	r3, [r0, #0]
 8005736:	b10a      	cbz	r2, 800573c <USART_DirectionModeCmd+0x8>
 8005738:	4319      	orrs	r1, r3
 800573a:	e001      	b.n	8005740 <USART_DirectionModeCmd+0xc>
 800573c:	ea23 0101 	bic.w	r1, r3, r1
 8005740:	6001      	str	r1, [r0, #0]
 8005742:	4770      	bx	lr

08005744 <USART_OverSampling8Cmd>:
 8005744:	6803      	ldr	r3, [r0, #0]
 8005746:	b111      	cbz	r1, 800574e <USART_OverSampling8Cmd+0xa>
 8005748:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800574c:	e001      	b.n	8005752 <USART_OverSampling8Cmd+0xe>
 800574e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005752:	6003      	str	r3, [r0, #0]
 8005754:	4770      	bx	lr

08005756 <USART_OneBitMethodCmd>:
 8005756:	6883      	ldr	r3, [r0, #8]
 8005758:	b111      	cbz	r1, 8005760 <USART_OneBitMethodCmd+0xa>
 800575a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800575e:	e001      	b.n	8005764 <USART_OneBitMethodCmd+0xe>
 8005760:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005764:	6083      	str	r3, [r0, #8]
 8005766:	4770      	bx	lr

08005768 <USART_MSBFirstCmd>:
 8005768:	6843      	ldr	r3, [r0, #4]
 800576a:	b111      	cbz	r1, 8005772 <USART_MSBFirstCmd+0xa>
 800576c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005770:	e001      	b.n	8005776 <USART_MSBFirstCmd+0xe>
 8005772:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005776:	6043      	str	r3, [r0, #4]
 8005778:	4770      	bx	lr

0800577a <USART_DataInvCmd>:
 800577a:	6843      	ldr	r3, [r0, #4]
 800577c:	b111      	cbz	r1, 8005784 <USART_DataInvCmd+0xa>
 800577e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005782:	e001      	b.n	8005788 <USART_DataInvCmd+0xe>
 8005784:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005788:	6043      	str	r3, [r0, #4]
 800578a:	4770      	bx	lr

0800578c <USART_InvPinCmd>:
 800578c:	6843      	ldr	r3, [r0, #4]
 800578e:	b10a      	cbz	r2, 8005794 <USART_InvPinCmd+0x8>
 8005790:	4319      	orrs	r1, r3
 8005792:	e001      	b.n	8005798 <USART_InvPinCmd+0xc>
 8005794:	ea23 0101 	bic.w	r1, r3, r1
 8005798:	6041      	str	r1, [r0, #4]
 800579a:	4770      	bx	lr

0800579c <USART_SWAPPinCmd>:
 800579c:	6843      	ldr	r3, [r0, #4]
 800579e:	b111      	cbz	r1, 80057a6 <USART_SWAPPinCmd+0xa>
 80057a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057a4:	e001      	b.n	80057aa <USART_SWAPPinCmd+0xe>
 80057a6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80057aa:	6043      	str	r3, [r0, #4]
 80057ac:	4770      	bx	lr

080057ae <USART_ReceiverTimeOutCmd>:
 80057ae:	6843      	ldr	r3, [r0, #4]
 80057b0:	b111      	cbz	r1, 80057b8 <USART_ReceiverTimeOutCmd+0xa>
 80057b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80057b6:	e001      	b.n	80057bc <USART_ReceiverTimeOutCmd+0xe>
 80057b8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80057bc:	6043      	str	r3, [r0, #4]
 80057be:	4770      	bx	lr

080057c0 <USART_SetReceiverTimeOut>:
 80057c0:	6943      	ldr	r3, [r0, #20]
 80057c2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80057c6:	6143      	str	r3, [r0, #20]
 80057c8:	6943      	ldr	r3, [r0, #20]
 80057ca:	4319      	orrs	r1, r3
 80057cc:	6141      	str	r1, [r0, #20]
 80057ce:	4770      	bx	lr

080057d0 <USART_SetPrescaler>:
 80057d0:	8a03      	ldrh	r3, [r0, #16]
 80057d2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80057d6:	8203      	strh	r3, [r0, #16]
 80057d8:	8a03      	ldrh	r3, [r0, #16]
 80057da:	b29b      	uxth	r3, r3
 80057dc:	4319      	orrs	r1, r3
 80057de:	8201      	strh	r1, [r0, #16]
 80057e0:	4770      	bx	lr

080057e2 <USART_STOPModeCmd>:
 80057e2:	6803      	ldr	r3, [r0, #0]
 80057e4:	b111      	cbz	r1, 80057ec <USART_STOPModeCmd+0xa>
 80057e6:	f043 0302 	orr.w	r3, r3, #2
 80057ea:	e001      	b.n	80057f0 <USART_STOPModeCmd+0xe>
 80057ec:	f023 0302 	bic.w	r3, r3, #2
 80057f0:	6003      	str	r3, [r0, #0]
 80057f2:	4770      	bx	lr

080057f4 <USART_StopModeWakeUpSourceConfig>:
 80057f4:	6883      	ldr	r3, [r0, #8]
 80057f6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80057fa:	6083      	str	r3, [r0, #8]
 80057fc:	6883      	ldr	r3, [r0, #8]
 80057fe:	4319      	orrs	r1, r3
 8005800:	6081      	str	r1, [r0, #8]
 8005802:	4770      	bx	lr

08005804 <USART_AutoBaudRateCmd>:
 8005804:	6843      	ldr	r3, [r0, #4]
 8005806:	b111      	cbz	r1, 800580e <USART_AutoBaudRateCmd+0xa>
 8005808:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800580c:	e001      	b.n	8005812 <USART_AutoBaudRateCmd+0xe>
 800580e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005812:	6043      	str	r3, [r0, #4]
 8005814:	4770      	bx	lr

08005816 <USART_AutoBaudRateConfig>:
 8005816:	6843      	ldr	r3, [r0, #4]
 8005818:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800581c:	6043      	str	r3, [r0, #4]
 800581e:	6843      	ldr	r3, [r0, #4]
 8005820:	4319      	orrs	r1, r3
 8005822:	6041      	str	r1, [r0, #4]
 8005824:	4770      	bx	lr

08005826 <USART_SendData>:
 8005826:	05c9      	lsls	r1, r1, #23
 8005828:	0dc9      	lsrs	r1, r1, #23
 800582a:	8501      	strh	r1, [r0, #40]	; 0x28
 800582c:	4770      	bx	lr

0800582e <USART_ReceiveData>:
 800582e:	8c80      	ldrh	r0, [r0, #36]	; 0x24
 8005830:	05c0      	lsls	r0, r0, #23
 8005832:	0dc0      	lsrs	r0, r0, #23
 8005834:	4770      	bx	lr

08005836 <USART_SetAddress>:
 8005836:	6843      	ldr	r3, [r0, #4]
 8005838:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800583c:	6043      	str	r3, [r0, #4]
 800583e:	6843      	ldr	r3, [r0, #4]
 8005840:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
 8005844:	6041      	str	r1, [r0, #4]
 8005846:	4770      	bx	lr

08005848 <USART_MuteModeCmd>:
 8005848:	6803      	ldr	r3, [r0, #0]
 800584a:	b111      	cbz	r1, 8005852 <USART_MuteModeCmd+0xa>
 800584c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005850:	e001      	b.n	8005856 <USART_MuteModeCmd+0xe>
 8005852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005856:	6003      	str	r3, [r0, #0]
 8005858:	4770      	bx	lr

0800585a <USART_MuteModeWakeUpConfig>:
 800585a:	6803      	ldr	r3, [r0, #0]
 800585c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005860:	6003      	str	r3, [r0, #0]
 8005862:	6803      	ldr	r3, [r0, #0]
 8005864:	4319      	orrs	r1, r3
 8005866:	6001      	str	r1, [r0, #0]
 8005868:	4770      	bx	lr

0800586a <USART_AddressDetectionConfig>:
 800586a:	6843      	ldr	r3, [r0, #4]
 800586c:	f023 0310 	bic.w	r3, r3, #16
 8005870:	6043      	str	r3, [r0, #4]
 8005872:	6843      	ldr	r3, [r0, #4]
 8005874:	4319      	orrs	r1, r3
 8005876:	6041      	str	r1, [r0, #4]
 8005878:	4770      	bx	lr

0800587a <USART_LINBreakDetectLengthConfig>:
 800587a:	6843      	ldr	r3, [r0, #4]
 800587c:	f023 0320 	bic.w	r3, r3, #32
 8005880:	6043      	str	r3, [r0, #4]
 8005882:	6843      	ldr	r3, [r0, #4]
 8005884:	4319      	orrs	r1, r3
 8005886:	6041      	str	r1, [r0, #4]
 8005888:	4770      	bx	lr

0800588a <USART_LINCmd>:
 800588a:	6843      	ldr	r3, [r0, #4]
 800588c:	b111      	cbz	r1, 8005894 <USART_LINCmd+0xa>
 800588e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005892:	e001      	b.n	8005898 <USART_LINCmd+0xe>
 8005894:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005898:	6043      	str	r3, [r0, #4]
 800589a:	4770      	bx	lr

0800589c <USART_HalfDuplexCmd>:
 800589c:	6883      	ldr	r3, [r0, #8]
 800589e:	b111      	cbz	r1, 80058a6 <USART_HalfDuplexCmd+0xa>
 80058a0:	f043 0308 	orr.w	r3, r3, #8
 80058a4:	e001      	b.n	80058aa <USART_HalfDuplexCmd+0xe>
 80058a6:	f023 0308 	bic.w	r3, r3, #8
 80058aa:	6083      	str	r3, [r0, #8]
 80058ac:	4770      	bx	lr

080058ae <USART_SetGuardTime>:
 80058ae:	8a03      	ldrh	r3, [r0, #16]
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	8203      	strh	r3, [r0, #16]
 80058b4:	8a03      	ldrh	r3, [r0, #16]
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80058bc:	8201      	strh	r1, [r0, #16]
 80058be:	4770      	bx	lr

080058c0 <USART_SmartCardCmd>:
 80058c0:	6883      	ldr	r3, [r0, #8]
 80058c2:	b111      	cbz	r1, 80058ca <USART_SmartCardCmd+0xa>
 80058c4:	f043 0320 	orr.w	r3, r3, #32
 80058c8:	e001      	b.n	80058ce <USART_SmartCardCmd+0xe>
 80058ca:	f023 0320 	bic.w	r3, r3, #32
 80058ce:	6083      	str	r3, [r0, #8]
 80058d0:	4770      	bx	lr

080058d2 <USART_SmartCardNACKCmd>:
 80058d2:	6883      	ldr	r3, [r0, #8]
 80058d4:	b111      	cbz	r1, 80058dc <USART_SmartCardNACKCmd+0xa>
 80058d6:	f043 0310 	orr.w	r3, r3, #16
 80058da:	e001      	b.n	80058e0 <USART_SmartCardNACKCmd+0xe>
 80058dc:	f023 0310 	bic.w	r3, r3, #16
 80058e0:	6083      	str	r3, [r0, #8]
 80058e2:	4770      	bx	lr

080058e4 <USART_SetAutoRetryCount>:
 80058e4:	6883      	ldr	r3, [r0, #8]
 80058e6:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 80058ea:	6083      	str	r3, [r0, #8]
 80058ec:	6883      	ldr	r3, [r0, #8]
 80058ee:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
 80058f2:	6081      	str	r1, [r0, #8]
 80058f4:	4770      	bx	lr

080058f6 <USART_SetBlockLength>:
 80058f6:	6943      	ldr	r3, [r0, #20]
 80058f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80058fc:	6143      	str	r3, [r0, #20]
 80058fe:	6943      	ldr	r3, [r0, #20]
 8005900:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
 8005904:	6141      	str	r1, [r0, #20]
 8005906:	4770      	bx	lr

08005908 <USART_IrDAConfig>:
 8005908:	6883      	ldr	r3, [r0, #8]
 800590a:	f023 0304 	bic.w	r3, r3, #4
 800590e:	6083      	str	r3, [r0, #8]
 8005910:	6883      	ldr	r3, [r0, #8]
 8005912:	4319      	orrs	r1, r3
 8005914:	6081      	str	r1, [r0, #8]
 8005916:	4770      	bx	lr

08005918 <USART_IrDACmd>:
 8005918:	6883      	ldr	r3, [r0, #8]
 800591a:	b111      	cbz	r1, 8005922 <USART_IrDACmd+0xa>
 800591c:	f043 0302 	orr.w	r3, r3, #2
 8005920:	e001      	b.n	8005926 <USART_IrDACmd+0xe>
 8005922:	f023 0302 	bic.w	r3, r3, #2
 8005926:	6083      	str	r3, [r0, #8]
 8005928:	4770      	bx	lr

0800592a <USART_DECmd>:
 800592a:	6883      	ldr	r3, [r0, #8]
 800592c:	b111      	cbz	r1, 8005934 <USART_DECmd+0xa>
 800592e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005932:	e001      	b.n	8005938 <USART_DECmd+0xe>
 8005934:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005938:	6083      	str	r3, [r0, #8]
 800593a:	4770      	bx	lr

0800593c <USART_DEPolarityConfig>:
 800593c:	6883      	ldr	r3, [r0, #8]
 800593e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005942:	6083      	str	r3, [r0, #8]
 8005944:	6883      	ldr	r3, [r0, #8]
 8005946:	4319      	orrs	r1, r3
 8005948:	6081      	str	r1, [r0, #8]
 800594a:	4770      	bx	lr

0800594c <USART_SetDEAssertionTime>:
 800594c:	6803      	ldr	r3, [r0, #0]
 800594e:	f023 7378 	bic.w	r3, r3, #65011712	; 0x3e00000
 8005952:	6003      	str	r3, [r0, #0]
 8005954:	6803      	ldr	r3, [r0, #0]
 8005956:	ea43 5141 	orr.w	r1, r3, r1, lsl #21
 800595a:	6001      	str	r1, [r0, #0]
 800595c:	4770      	bx	lr

0800595e <USART_SetDEDeassertionTime>:
 800595e:	6803      	ldr	r3, [r0, #0]
 8005960:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005964:	6003      	str	r3, [r0, #0]
 8005966:	6803      	ldr	r3, [r0, #0]
 8005968:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800596c:	6001      	str	r1, [r0, #0]
 800596e:	4770      	bx	lr

08005970 <USART_DMACmd>:
 8005970:	6883      	ldr	r3, [r0, #8]
 8005972:	b10a      	cbz	r2, 8005978 <USART_DMACmd+0x8>
 8005974:	4319      	orrs	r1, r3
 8005976:	e001      	b.n	800597c <USART_DMACmd+0xc>
 8005978:	ea23 0101 	bic.w	r1, r3, r1
 800597c:	6081      	str	r1, [r0, #8]
 800597e:	4770      	bx	lr

08005980 <USART_DMAReceptionErrorConfig>:
 8005980:	6883      	ldr	r3, [r0, #8]
 8005982:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005986:	6083      	str	r3, [r0, #8]
 8005988:	6883      	ldr	r3, [r0, #8]
 800598a:	4319      	orrs	r1, r3
 800598c:	6081      	str	r1, [r0, #8]
 800598e:	4770      	bx	lr

08005990 <USART_ITConfig>:
 8005990:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8005994:	b510      	push	{r4, lr}
 8005996:	b2c9      	uxtb	r1, r1
 8005998:	2401      	movs	r4, #1
 800599a:	2b02      	cmp	r3, #2
 800599c:	fa04 f101 	lsl.w	r1, r4, r1
 80059a0:	d101      	bne.n	80059a6 <USART_ITConfig+0x16>
 80059a2:	3004      	adds	r0, #4
 80059a4:	e002      	b.n	80059ac <USART_ITConfig+0x1c>
 80059a6:	2b03      	cmp	r3, #3
 80059a8:	bf08      	it	eq
 80059aa:	3008      	addeq	r0, #8
 80059ac:	6803      	ldr	r3, [r0, #0]
 80059ae:	b10a      	cbz	r2, 80059b4 <USART_ITConfig+0x24>
 80059b0:	4319      	orrs	r1, r3
 80059b2:	e001      	b.n	80059b8 <USART_ITConfig+0x28>
 80059b4:	ea23 0101 	bic.w	r1, r3, r1
 80059b8:	6001      	str	r1, [r0, #0]
 80059ba:	bd10      	pop	{r4, pc}

080059bc <USART_RequestCmd>:
 80059bc:	8b03      	ldrh	r3, [r0, #24]
 80059be:	b10a      	cbz	r2, 80059c4 <USART_RequestCmd+0x8>
 80059c0:	4319      	orrs	r1, r3
 80059c2:	e002      	b.n	80059ca <USART_RequestCmd+0xe>
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	ea23 0101 	bic.w	r1, r3, r1
 80059ca:	8301      	strh	r1, [r0, #24]
 80059cc:	4770      	bx	lr

080059ce <USART_OverrunDetectionConfig>:
 80059ce:	6883      	ldr	r3, [r0, #8]
 80059d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059d4:	6083      	str	r3, [r0, #8]
 80059d6:	6883      	ldr	r3, [r0, #8]
 80059d8:	4319      	orrs	r1, r3
 80059da:	6081      	str	r1, [r0, #8]
 80059dc:	4770      	bx	lr

080059de <USART_GetFlagStatus>:
 80059de:	69c3      	ldr	r3, [r0, #28]
 80059e0:	4219      	tst	r1, r3
 80059e2:	bf0c      	ite	eq
 80059e4:	2000      	moveq	r0, #0
 80059e6:	2001      	movne	r0, #1
 80059e8:	4770      	bx	lr

080059ea <USART_ClearFlag>:
 80059ea:	6201      	str	r1, [r0, #32]
 80059ec:	4770      	bx	lr

080059ee <USART_GetITStatus>:
 80059ee:	b510      	push	{r4, lr}
 80059f0:	f3c1 2207 	ubfx	r2, r1, #8, #8
 80059f4:	2401      	movs	r4, #1
 80059f6:	b2cb      	uxtb	r3, r1
 80059f8:	42a2      	cmp	r2, r4
 80059fa:	fa04 f303 	lsl.w	r3, r4, r3
 80059fe:	d101      	bne.n	8005a04 <USART_GetITStatus+0x16>
 8005a00:	6802      	ldr	r2, [r0, #0]
 8005a02:	e003      	b.n	8005a0c <USART_GetITStatus+0x1e>
 8005a04:	2a02      	cmp	r2, #2
 8005a06:	bf0c      	ite	eq
 8005a08:	6842      	ldreq	r2, [r0, #4]
 8005a0a:	6882      	ldrne	r2, [r0, #8]
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	69c2      	ldr	r2, [r0, #28]
 8005a10:	b143      	cbz	r3, 8005a24 <USART_GetITStatus+0x36>
 8005a12:	2301      	movs	r3, #1
 8005a14:	0c09      	lsrs	r1, r1, #16
 8005a16:	fa03 f101 	lsl.w	r1, r3, r1
 8005a1a:	4211      	tst	r1, r2
 8005a1c:	bf0c      	ite	eq
 8005a1e:	2000      	moveq	r0, #0
 8005a20:	2001      	movne	r0, #1
 8005a22:	bd10      	pop	{r4, pc}
 8005a24:	4618      	mov	r0, r3
 8005a26:	bd10      	pop	{r4, pc}

08005a28 <USART_ClearITPendingBit>:
 8005a28:	0c09      	lsrs	r1, r1, #16
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	fa03 f101 	lsl.w	r1, r3, r1
 8005a30:	6201      	str	r1, [r0, #32]
 8005a32:	4770      	bx	lr

08005a34 <pvPortMalloc>:
 8005a34:	b538      	push	{r3, r4, r5, lr}
 8005a36:	0743      	lsls	r3, r0, #29
 8005a38:	4605      	mov	r5, r0
 8005a3a:	bf1c      	itt	ne
 8005a3c:	f020 0507 	bicne.w	r5, r0, #7
 8005a40:	3508      	addne	r5, #8
 8005a42:	f000 fff9 	bl	8006a38 <vTaskSuspendAll>
 8005a46:	4b10      	ldr	r3, [pc, #64]	; (8005a88 <pvPortMalloc+0x54>)
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	b922      	cbnz	r2, 8005a56 <pvPortMalloc+0x22>
 8005a4c:	f103 020c 	add.w	r2, r3, #12
 8005a50:	f022 0207 	bic.w	r2, r2, #7
 8005a54:	601a      	str	r2, [r3, #0]
 8005a56:	4a0d      	ldr	r2, [pc, #52]	; (8005a8c <pvPortMalloc+0x58>)
 8005a58:	f242 71f7 	movw	r1, #10231	; 0x27f7
 8005a5c:	f8d2 3614 	ldr.w	r3, [r2, #1556]	; 0x614
 8005a60:	18ed      	adds	r5, r5, r3
 8005a62:	428d      	cmp	r5, r1
 8005a64:	d807      	bhi.n	8005a76 <pvPortMalloc+0x42>
 8005a66:	429d      	cmp	r5, r3
 8005a68:	d905      	bls.n	8005a76 <pvPortMalloc+0x42>
 8005a6a:	4907      	ldr	r1, [pc, #28]	; (8005a88 <pvPortMalloc+0x54>)
 8005a6c:	f8c2 5614 	str.w	r5, [r2, #1556]	; 0x614
 8005a70:	680c      	ldr	r4, [r1, #0]
 8005a72:	18e4      	adds	r4, r4, r3
 8005a74:	e000      	b.n	8005a78 <pvPortMalloc+0x44>
 8005a76:	2400      	movs	r4, #0
 8005a78:	f001 f86e 	bl	8006b58 <xTaskResumeAll>
 8005a7c:	b90c      	cbnz	r4, 8005a82 <pvPortMalloc+0x4e>
 8005a7e:	f7fc fa31 	bl	8001ee4 <vApplicationMallocFailedHook>
 8005a82:	4620      	mov	r0, r4
 8005a84:	bd38      	pop	{r3, r4, r5, pc}
 8005a86:	bf00      	nop
 8005a88:	200001bc 	.word	0x200001bc
 8005a8c:	200023ac 	.word	0x200023ac

08005a90 <vPortFree>:
 8005a90:	b508      	push	{r3, lr}
 8005a92:	b110      	cbz	r0, 8005a9a <vPortFree+0xa>
 8005a94:	f000 f844 	bl	8005b20 <ulPortSetInterruptMask>
 8005a98:	e7fe      	b.n	8005a98 <vPortFree+0x8>
 8005a9a:	bd08      	pop	{r3, pc}

08005a9c <vPortInitialiseBlocks>:
 8005a9c:	4b02      	ldr	r3, [pc, #8]	; (8005aa8 <vPortInitialiseBlocks+0xc>)
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f8c3 2614 	str.w	r2, [r3, #1556]	; 0x614
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	200023ac 	.word	0x200023ac

08005aac <xPortGetFreeHeapSize>:
 8005aac:	4b03      	ldr	r3, [pc, #12]	; (8005abc <xPortGetFreeHeapSize+0x10>)
 8005aae:	f8d3 0614 	ldr.w	r0, [r3, #1556]	; 0x614
 8005ab2:	f5c0 501f 	rsb	r0, r0, #10176	; 0x27c0
 8005ab6:	3038      	adds	r0, #56	; 0x38
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	200023ac 	.word	0x200023ac

08005ac0 <prvPortStartFirstTask>:
 8005ac0:	4852      	ldr	r0, [pc, #328]	; (8005c0c <xPortStartScheduler+0x30>)
 8005ac2:	6800      	ldr	r0, [r0, #0]
 8005ac4:	6800      	ldr	r0, [r0, #0]
 8005ac6:	f380 8808 	msr	MSP, r0
 8005aca:	b662      	cpsie	i
 8005acc:	df00      	svc	0
 8005ace:	bf00      	nop

08005ad0 <pxPortInitialiseStack>:
 8005ad0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005ad4:	e900 000a 	stmdb	r0, {r1, r3}
 8005ad8:	2300      	movs	r3, #0
 8005ada:	f840 3c0c 	str.w	r3, [r0, #-12]
 8005ade:	f840 2c20 	str.w	r2, [r0, #-32]
 8005ae2:	3840      	subs	r0, #64	; 0x40
 8005ae4:	4770      	bx	lr

08005ae6 <SVC_Handler>:
 8005ae6:	4b07      	ldr	r3, [pc, #28]	; (8005b04 <pxCurrentTCBConst2>)
 8005ae8:	6819      	ldr	r1, [r3, #0]
 8005aea:	6808      	ldr	r0, [r1, #0]
 8005aec:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005af0:	f380 8809 	msr	PSP, r0
 8005af4:	f04f 0000 	mov.w	r0, #0
 8005af8:	f380 8811 	msr	BASEPRI, r0
 8005afc:	f04e 0e0d 	orr.w	lr, lr, #13
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop

08005b04 <pxCurrentTCBConst2>:
 8005b04:	20002a44 	.word	0x20002a44

08005b08 <vPortEndScheduler>:
 8005b08:	4770      	bx	lr

08005b0a <vPortYield>:
 8005b0a:	4b04      	ldr	r3, [pc, #16]	; (8005b1c <vPortYield+0x12>)
 8005b0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	4770      	bx	lr
 8005b1c:	e000ed04 	.word	0xe000ed04

08005b20 <ulPortSetInterruptMask>:
 8005b20:	f3ef 8011 	mrs	r0, BASEPRI
 8005b24:	f04f 0150 	mov.w	r1, #80	; 0x50
 8005b28:	f381 8811 	msr	BASEPRI, r1
 8005b2c:	4770      	bx	lr
 8005b2e:	2000      	movs	r0, #0

08005b30 <vPortEnterCritical>:
 8005b30:	b508      	push	{r3, lr}
 8005b32:	f7ff fff5 	bl	8005b20 <ulPortSetInterruptMask>
 8005b36:	4b04      	ldr	r3, [pc, #16]	; (8005b48 <vPortEnterCritical+0x18>)
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	3201      	adds	r2, #1
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	f3bf 8f4f 	dsb	sy
 8005b42:	f3bf 8f6f 	isb	sy
 8005b46:	bd08      	pop	{r3, pc}
 8005b48:	2000002c 	.word	0x2000002c

08005b4c <vPortClearInterruptMask>:
 8005b4c:	f380 8811 	msr	BASEPRI, r0
 8005b50:	4770      	bx	lr

08005b52 <vPortExitCritical>:
 8005b52:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <vPortExitCritical+0x12>)
 8005b54:	6818      	ldr	r0, [r3, #0]
 8005b56:	3801      	subs	r0, #1
 8005b58:	6018      	str	r0, [r3, #0]
 8005b5a:	b908      	cbnz	r0, 8005b60 <vPortExitCritical+0xe>
 8005b5c:	f7ff bff6 	b.w	8005b4c <vPortClearInterruptMask>
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	2000002c 	.word	0x2000002c

08005b68 <PendSV_Handler>:
 8005b68:	f3ef 8009 	mrs	r0, PSP
 8005b6c:	4b0c      	ldr	r3, [pc, #48]	; (8005ba0 <pxCurrentTCBConst>)
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b74:	6010      	str	r0, [r2, #0]
 8005b76:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005b7a:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005b7e:	f380 8811 	msr	BASEPRI, r0
 8005b82:	f001 f8cf 	bl	8006d24 <vTaskSwitchContext>
 8005b86:	f04f 0000 	mov.w	r0, #0
 8005b8a:	f380 8811 	msr	BASEPRI, r0
 8005b8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005b92:	6819      	ldr	r1, [r3, #0]
 8005b94:	6808      	ldr	r0, [r1, #0]
 8005b96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005b9a:	f380 8809 	msr	PSP, r0
 8005b9e:	4770      	bx	lr

08005ba0 <pxCurrentTCBConst>:
 8005ba0:	20002a44 	.word	0x20002a44

08005ba4 <SysTick_Handler>:
 8005ba4:	b508      	push	{r3, lr}
 8005ba6:	4b06      	ldr	r3, [pc, #24]	; (8005bc0 <SysTick_Handler+0x1c>)
 8005ba8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bac:	601a      	str	r2, [r3, #0]
 8005bae:	f7ff ffb7 	bl	8005b20 <ulPortSetInterruptMask>
 8005bb2:	f000 ff69 	bl	8006a88 <vTaskIncrementTick>
 8005bb6:	2000      	movs	r0, #0
 8005bb8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005bbc:	f7ff bfc6 	b.w	8005b4c <vPortClearInterruptMask>
 8005bc0:	e000ed04 	.word	0xe000ed04

08005bc4 <vPortSetupTimerInterrupt>:
 8005bc4:	4a03      	ldr	r2, [pc, #12]	; (8005bd4 <vPortSetupTimerInterrupt+0x10>)
 8005bc6:	4b04      	ldr	r3, [pc, #16]	; (8005bd8 <vPortSetupTimerInterrupt+0x14>)
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	2207      	movs	r2, #7
 8005bcc:	f843 2c04 	str.w	r2, [r3, #-4]
 8005bd0:	4770      	bx	lr
 8005bd2:	bf00      	nop
 8005bd4:	0001193f 	.word	0x0001193f
 8005bd8:	e000e014 	.word	0xe000e014

08005bdc <xPortStartScheduler>:
 8005bdc:	4b09      	ldr	r3, [pc, #36]	; (8005c04 <xPortStartScheduler+0x28>)
 8005bde:	b510      	push	{r4, lr}
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	2400      	movs	r4, #0
 8005be4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	f7ff ffe7 	bl	8005bc4 <vPortSetupTimerInterrupt>
 8005bf6:	4b04      	ldr	r3, [pc, #16]	; (8005c08 <xPortStartScheduler+0x2c>)
 8005bf8:	601c      	str	r4, [r3, #0]
 8005bfa:	f7ff ff61 	bl	8005ac0 <prvPortStartFirstTask>
 8005bfe:	4620      	mov	r0, r4
 8005c00:	bd10      	pop	{r4, pc}
 8005c02:	bf00      	nop
 8005c04:	e000ed20 	.word	0xe000ed20
 8005c08:	2000002c 	.word	0x2000002c
 8005c0c:	e000ed08 	.word	0xe000ed08

08005c10 <xCoRoutineCreate>:
 8005c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c14:	4680      	mov	r8, r0
 8005c16:	2038      	movs	r0, #56	; 0x38
 8005c18:	468a      	mov	sl, r1
 8005c1a:	4691      	mov	r9, r2
 8005c1c:	f7ff ff0a 	bl	8005a34 <pvPortMalloc>
 8005c20:	4604      	mov	r4, r0
 8005c22:	2800      	cmp	r0, #0
 8005c24:	d044      	beq.n	8005cb0 <xCoRoutineCreate+0xa0>
 8005c26:	4d24      	ldr	r5, [pc, #144]	; (8005cb8 <xCoRoutineCreate+0xa8>)
 8005c28:	682b      	ldr	r3, [r5, #0]
 8005c2a:	b9c3      	cbnz	r3, 8005c5e <xCoRoutineCreate+0x4e>
 8005c2c:	4628      	mov	r0, r5
 8005c2e:	f840 4b04 	str.w	r4, [r0], #4
 8005c32:	f000 f903 	bl	8005e3c <vListInitialise>
 8005c36:	f105 062c 	add.w	r6, r5, #44	; 0x2c
 8005c3a:	f105 0018 	add.w	r0, r5, #24
 8005c3e:	f000 f8fd 	bl	8005e3c <vListInitialise>
 8005c42:	f105 0740 	add.w	r7, r5, #64	; 0x40
 8005c46:	4630      	mov	r0, r6
 8005c48:	f000 f8f8 	bl	8005e3c <vListInitialise>
 8005c4c:	4638      	mov	r0, r7
 8005c4e:	f000 f8f5 	bl	8005e3c <vListInitialise>
 8005c52:	f105 0054 	add.w	r0, r5, #84	; 0x54
 8005c56:	f000 f8f1 	bl	8005e3c <vListInitialise>
 8005c5a:	66ae      	str	r6, [r5, #104]	; 0x68
 8005c5c:	66ef      	str	r7, [r5, #108]	; 0x6c
 8005c5e:	4625      	mov	r5, r4
 8005c60:	2300      	movs	r3, #0
 8005c62:	f1ba 0f01 	cmp.w	sl, #1
 8005c66:	bf34      	ite	cc
 8005c68:	4656      	movcc	r6, sl
 8005c6a:	2601      	movcs	r6, #1
 8005c6c:	f845 8b04 	str.w	r8, [r5], #4
 8005c70:	86a3      	strh	r3, [r4, #52]	; 0x34
 8005c72:	62e6      	str	r6, [r4, #44]	; 0x2c
 8005c74:	4628      	mov	r0, r5
 8005c76:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
 8005c7a:	f000 f8ea 	bl	8005e52 <vListInitialiseItem>
 8005c7e:	f104 0018 	add.w	r0, r4, #24
 8005c82:	f000 f8e6 	bl	8005e52 <vListInitialiseItem>
 8005c86:	4a0c      	ldr	r2, [pc, #48]	; (8005cb8 <xCoRoutineCreate+0xa8>)
 8005c88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005c8a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8005c8c:	f1c6 0605 	rsb	r6, r6, #5
 8005c90:	428b      	cmp	r3, r1
 8005c92:	bf88      	it	hi
 8005c94:	6713      	strhi	r3, [r2, #112]	; 0x70
 8005c96:	4a09      	ldr	r2, [pc, #36]	; (8005cbc <xCoRoutineCreate+0xac>)
 8005c98:	2014      	movs	r0, #20
 8005c9a:	fb00 2003 	mla	r0, r0, r3, r2
 8005c9e:	6124      	str	r4, [r4, #16]
 8005ca0:	6264      	str	r4, [r4, #36]	; 0x24
 8005ca2:	61a6      	str	r6, [r4, #24]
 8005ca4:	4629      	mov	r1, r5
 8005ca6:	f000 f8d7 	bl	8005e58 <vListInsertEnd>
 8005caa:	2001      	movs	r0, #1
 8005cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb8:	200029c4 	.word	0x200029c4
 8005cbc:	200029c8 	.word	0x200029c8

08005cc0 <vCoRoutineAddToDelayedList>:
 8005cc0:	b570      	push	{r4, r5, r6, lr}
 8005cc2:	4c0d      	ldr	r4, [pc, #52]	; (8005cf8 <vCoRoutineAddToDelayedList+0x38>)
 8005cc4:	460d      	mov	r5, r1
 8005cc6:	6f66      	ldr	r6, [r4, #116]	; 0x74
 8005cc8:	1986      	adds	r6, r0, r6
 8005cca:	6820      	ldr	r0, [r4, #0]
 8005ccc:	3004      	adds	r0, #4
 8005cce:	f000 f8e8 	bl	8005ea2 <uxListRemove>
 8005cd2:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005cd4:	6821      	ldr	r1, [r4, #0]
 8005cd6:	429e      	cmp	r6, r3
 8005cd8:	bf34      	ite	cc
 8005cda:	6ee0      	ldrcc	r0, [r4, #108]	; 0x6c
 8005cdc:	6ea0      	ldrcs	r0, [r4, #104]	; 0x68
 8005cde:	f841 6f04 	str.w	r6, [r1, #4]!
 8005ce2:	f000 f8c6 	bl	8005e72 <vListInsert>
 8005ce6:	b135      	cbz	r5, 8005cf6 <vCoRoutineAddToDelayedList+0x36>
 8005ce8:	6821      	ldr	r1, [r4, #0]
 8005cea:	4628      	mov	r0, r5
 8005cec:	3118      	adds	r1, #24
 8005cee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005cf2:	f000 b8be 	b.w	8005e72 <vListInsert>
 8005cf6:	bd70      	pop	{r4, r5, r6, pc}
 8005cf8:	200029c4 	.word	0x200029c4

08005cfc <vCoRoutineSchedule>:
 8005cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d00:	4d41      	ldr	r5, [pc, #260]	; (8005e08 <vCoRoutineSchedule+0x10c>)
 8005d02:	f04f 0814 	mov.w	r8, #20
 8005d06:	1d2f      	adds	r7, r5, #4
 8005d08:	e018      	b.n	8005d3c <vCoRoutineSchedule+0x40>
 8005d0a:	f7ff ff09 	bl	8005b20 <ulPortSetInterruptMask>
 8005d0e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8005d10:	68dc      	ldr	r4, [r3, #12]
 8005d12:	f104 0018 	add.w	r0, r4, #24
 8005d16:	f000 f8c4 	bl	8005ea2 <uxListRemove>
 8005d1a:	1d26      	adds	r6, r4, #4
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	f7ff ff15 	bl	8005b4c <vPortClearInterruptMask>
 8005d22:	4630      	mov	r0, r6
 8005d24:	f000 f8bd 	bl	8005ea2 <uxListRemove>
 8005d28:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005d2a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4290      	cmp	r0, r2
 8005d30:	bf88      	it	hi
 8005d32:	6728      	strhi	r0, [r5, #112]	; 0x70
 8005d34:	fb08 7000 	mla	r0, r8, r0, r7
 8005d38:	f000 f88e 	bl	8005e58 <vListInsertEnd>
 8005d3c:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8005d3e:	4c32      	ldr	r4, [pc, #200]	; (8005e08 <vCoRoutineSchedule+0x10c>)
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d1e2      	bne.n	8005d0a <vCoRoutineSchedule+0xe>
 8005d44:	f000 fe82 	bl	8006a4c <xTaskGetTickCount>
 8005d48:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005d4a:	1d27      	adds	r7, r4, #4
 8005d4c:	1ac0      	subs	r0, r0, r3
 8005d4e:	67a0      	str	r0, [r4, #120]	; 0x78
 8005d50:	e030      	b.n	8005db4 <vCoRoutineSchedule+0xb8>
 8005d52:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005d54:	3b01      	subs	r3, #1
 8005d56:	3201      	adds	r2, #1
 8005d58:	6762      	str	r2, [r4, #116]	; 0x74
 8005d5a:	67a3      	str	r3, [r4, #120]	; 0x78
 8005d5c:	bb22      	cbnz	r2, 8005da8 <vCoRoutineSchedule+0xac>
 8005d5e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8005d60:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8005d62:	66e2      	str	r2, [r4, #108]	; 0x6c
 8005d64:	66a3      	str	r3, [r4, #104]	; 0x68
 8005d66:	e01f      	b.n	8005da8 <vCoRoutineSchedule+0xac>
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8005d6c:	68dd      	ldr	r5, [r3, #12]
 8005d6e:	686b      	ldr	r3, [r5, #4]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d31f      	bcc.n	8005db4 <vCoRoutineSchedule+0xb8>
 8005d74:	1d2e      	adds	r6, r5, #4
 8005d76:	f7ff fed3 	bl	8005b20 <ulPortSetInterruptMask>
 8005d7a:	4630      	mov	r0, r6
 8005d7c:	f000 f891 	bl	8005ea2 <uxListRemove>
 8005d80:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005d82:	b11b      	cbz	r3, 8005d8c <vCoRoutineSchedule+0x90>
 8005d84:	f105 0018 	add.w	r0, r5, #24
 8005d88:	f000 f88b 	bl	8005ea2 <uxListRemove>
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	f7ff fedd 	bl	8005b4c <vPortClearInterruptMask>
 8005d92:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8005d94:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8005d96:	4631      	mov	r1, r6
 8005d98:	4290      	cmp	r0, r2
 8005d9a:	bf88      	it	hi
 8005d9c:	6720      	strhi	r0, [r4, #112]	; 0x70
 8005d9e:	fb08 7000 	mla	r0, r8, r0, r7
 8005da2:	f000 f859 	bl	8005e58 <vListInsertEnd>
 8005da6:	e001      	b.n	8005dac <vCoRoutineSchedule+0xb0>
 8005da8:	f04f 0814 	mov.w	r8, #20
 8005dac:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	d1d9      	bne.n	8005d68 <vCoRoutineSchedule+0x6c>
 8005db4:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005db6:	4a14      	ldr	r2, [pc, #80]	; (8005e08 <vCoRoutineSchedule+0x10c>)
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1ca      	bne.n	8005d52 <vCoRoutineSchedule+0x56>
 8005dbc:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8005dbe:	2514      	movs	r5, #20
 8005dc0:	67d3      	str	r3, [r2, #124]	; 0x7c
 8005dc2:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8005dc4:	e004      	b.n	8005dd0 <vCoRoutineSchedule+0xd4>
 8005dc6:	b913      	cbnz	r3, 8005dce <vCoRoutineSchedule+0xd2>
 8005dc8:	670b      	str	r3, [r1, #112]	; 0x70
 8005dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	fb05 f003 	mul.w	r0, r5, r3
 8005dd4:	1814      	adds	r4, r2, r0
 8005dd6:	6864      	ldr	r4, [r4, #4]
 8005dd8:	490b      	ldr	r1, [pc, #44]	; (8005e08 <vCoRoutineSchedule+0x10c>)
 8005dda:	2c00      	cmp	r4, #0
 8005ddc:	d0f3      	beq.n	8005dc6 <vCoRoutineSchedule+0xca>
 8005dde:	670b      	str	r3, [r1, #112]	; 0x70
 8005de0:	1d0b      	adds	r3, r1, #4
 8005de2:	181b      	adds	r3, r3, r0
 8005de4:	685a      	ldr	r2, [r3, #4]
 8005de6:	f103 0108 	add.w	r1, r3, #8
 8005dea:	6852      	ldr	r2, [r2, #4]
 8005dec:	428a      	cmp	r2, r1
 8005dee:	605a      	str	r2, [r3, #4]
 8005df0:	bf04      	itt	eq
 8005df2:	6852      	ldreq	r2, [r2, #4]
 8005df4:	605a      	streq	r2, [r3, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	68d8      	ldr	r0, [r3, #12]
 8005dfa:	4b03      	ldr	r3, [pc, #12]	; (8005e08 <vCoRoutineSchedule+0x10c>)
 8005dfc:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8005dfe:	6018      	str	r0, [r3, #0]
 8005e00:	6803      	ldr	r3, [r0, #0]
 8005e02:	4798      	blx	r3
 8005e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e08:	200029c4 	.word	0x200029c4

08005e0c <xCoRoutineRemoveFromEventList>:
 8005e0c:	68c3      	ldr	r3, [r0, #12]
 8005e0e:	b570      	push	{r4, r5, r6, lr}
 8005e10:	68dc      	ldr	r4, [r3, #12]
 8005e12:	4d09      	ldr	r5, [pc, #36]	; (8005e38 <xCoRoutineRemoveFromEventList+0x2c>)
 8005e14:	f104 0618 	add.w	r6, r4, #24
 8005e18:	4630      	mov	r0, r6
 8005e1a:	f000 f842 	bl	8005ea2 <uxListRemove>
 8005e1e:	f105 0054 	add.w	r0, r5, #84	; 0x54
 8005e22:	4631      	mov	r1, r6
 8005e24:	f000 f818 	bl	8005e58 <vListInsertEnd>
 8005e28:	682b      	ldr	r3, [r5, #0]
 8005e2a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e2e:	4298      	cmp	r0, r3
 8005e30:	bf34      	ite	cc
 8005e32:	2000      	movcc	r0, #0
 8005e34:	2001      	movcs	r0, #1
 8005e36:	bd70      	pop	{r4, r5, r6, pc}
 8005e38:	200029c4 	.word	0x200029c4

08005e3c <vListInitialise>:
 8005e3c:	f100 0308 	add.w	r3, r0, #8
 8005e40:	f04f 32ff 	mov.w	r2, #4294967295
 8005e44:	6082      	str	r2, [r0, #8]
 8005e46:	6043      	str	r3, [r0, #4]
 8005e48:	60c3      	str	r3, [r0, #12]
 8005e4a:	6103      	str	r3, [r0, #16]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	6003      	str	r3, [r0, #0]
 8005e50:	4770      	bx	lr

08005e52 <vListInitialiseItem>:
 8005e52:	2300      	movs	r3, #0
 8005e54:	6103      	str	r3, [r0, #16]
 8005e56:	4770      	bx	lr

08005e58 <vListInsertEnd>:
 8005e58:	6843      	ldr	r3, [r0, #4]
 8005e5a:	685a      	ldr	r2, [r3, #4]
 8005e5c:	608b      	str	r3, [r1, #8]
 8005e5e:	604a      	str	r2, [r1, #4]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	6091      	str	r1, [r2, #8]
 8005e64:	6059      	str	r1, [r3, #4]
 8005e66:	6803      	ldr	r3, [r0, #0]
 8005e68:	6041      	str	r1, [r0, #4]
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	6108      	str	r0, [r1, #16]
 8005e6e:	6003      	str	r3, [r0, #0]
 8005e70:	4770      	bx	lr

08005e72 <vListInsert>:
 8005e72:	680a      	ldr	r2, [r1, #0]
 8005e74:	b510      	push	{r4, lr}
 8005e76:	1c53      	adds	r3, r2, #1
 8005e78:	d101      	bne.n	8005e7e <vListInsert+0xc>
 8005e7a:	6903      	ldr	r3, [r0, #16]
 8005e7c:	e007      	b.n	8005e8e <vListInsert+0x1c>
 8005e7e:	f100 0308 	add.w	r3, r0, #8
 8005e82:	e000      	b.n	8005e86 <vListInsert+0x14>
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	685c      	ldr	r4, [r3, #4]
 8005e88:	6824      	ldr	r4, [r4, #0]
 8005e8a:	4294      	cmp	r4, r2
 8005e8c:	d9fa      	bls.n	8005e84 <vListInsert+0x12>
 8005e8e:	685a      	ldr	r2, [r3, #4]
 8005e90:	6108      	str	r0, [r1, #16]
 8005e92:	6091      	str	r1, [r2, #8]
 8005e94:	604a      	str	r2, [r1, #4]
 8005e96:	6059      	str	r1, [r3, #4]
 8005e98:	608b      	str	r3, [r1, #8]
 8005e9a:	6803      	ldr	r3, [r0, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	6003      	str	r3, [r0, #0]
 8005ea0:	bd10      	pop	{r4, pc}

08005ea2 <uxListRemove>:
 8005ea2:	6843      	ldr	r3, [r0, #4]
 8005ea4:	6882      	ldr	r2, [r0, #8]
 8005ea6:	609a      	str	r2, [r3, #8]
 8005ea8:	6882      	ldr	r2, [r0, #8]
 8005eaa:	6053      	str	r3, [r2, #4]
 8005eac:	6903      	ldr	r3, [r0, #16]
 8005eae:	6859      	ldr	r1, [r3, #4]
 8005eb0:	4281      	cmp	r1, r0
 8005eb2:	bf08      	it	eq
 8005eb4:	605a      	streq	r2, [r3, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	6102      	str	r2, [r0, #16]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	3a01      	subs	r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]
 8005ec0:	6818      	ldr	r0, [r3, #0]
 8005ec2:	4770      	bx	lr

08005ec4 <prvUnlockQueue>:
 8005ec4:	b538      	push	{r3, r4, r5, lr}
 8005ec6:	4604      	mov	r4, r0
 8005ec8:	f104 0524 	add.w	r5, r4, #36	; 0x24
 8005ecc:	f7ff fe30 	bl	8005b30 <vPortEnterCritical>
 8005ed0:	e00a      	b.n	8005ee8 <prvUnlockQueue+0x24>
 8005ed2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ed4:	b15b      	cbz	r3, 8005eee <prvUnlockQueue+0x2a>
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	f000 ffe6 	bl	8006ea8 <xTaskRemoveFromEventList>
 8005edc:	b108      	cbz	r0, 8005ee2 <prvUnlockQueue+0x1e>
 8005ede:	f001 f855 	bl	8006f8c <vTaskMissedYield>
 8005ee2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	64a3      	str	r3, [r4, #72]	; 0x48
 8005ee8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	dcf1      	bgt.n	8005ed2 <prvUnlockQueue+0xe>
 8005eee:	f04f 33ff 	mov.w	r3, #4294967295
 8005ef2:	64a3      	str	r3, [r4, #72]	; 0x48
 8005ef4:	f7ff fe2d 	bl	8005b52 <vPortExitCritical>
 8005ef8:	f104 0510 	add.w	r5, r4, #16
 8005efc:	f7ff fe18 	bl	8005b30 <vPortEnterCritical>
 8005f00:	e00a      	b.n	8005f18 <prvUnlockQueue+0x54>
 8005f02:	6923      	ldr	r3, [r4, #16]
 8005f04:	b15b      	cbz	r3, 8005f1e <prvUnlockQueue+0x5a>
 8005f06:	4628      	mov	r0, r5
 8005f08:	f000 ffce 	bl	8006ea8 <xTaskRemoveFromEventList>
 8005f0c:	b108      	cbz	r0, 8005f12 <prvUnlockQueue+0x4e>
 8005f0e:	f001 f83d 	bl	8006f8c <vTaskMissedYield>
 8005f12:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005f14:	3b01      	subs	r3, #1
 8005f16:	6463      	str	r3, [r4, #68]	; 0x44
 8005f18:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	dcf1      	bgt.n	8005f02 <prvUnlockQueue+0x3e>
 8005f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f22:	6463      	str	r3, [r4, #68]	; 0x44
 8005f24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f28:	f7ff be13 	b.w	8005b52 <vPortExitCritical>

08005f2c <prvCopyDataFromQueue>:
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	6804      	ldr	r4, [r0, #0]
 8005f30:	4603      	mov	r3, r0
 8005f32:	b16c      	cbz	r4, 8005f50 <prvCopyDataFromQueue+0x24>
 8005f34:	68c5      	ldr	r5, [r0, #12]
 8005f36:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005f38:	6846      	ldr	r6, [r0, #4]
 8005f3a:	18ad      	adds	r5, r5, r2
 8005f3c:	42b5      	cmp	r5, r6
 8005f3e:	60c5      	str	r5, [r0, #12]
 8005f40:	bf28      	it	cs
 8005f42:	60c4      	strcs	r4, [r0, #12]
 8005f44:	4608      	mov	r0, r1
 8005f46:	68d9      	ldr	r1, [r3, #12]
 8005f48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005f4c:	f002 b84a 	b.w	8007fe4 <memcpy>
 8005f50:	bd70      	pop	{r4, r5, r6, pc}

08005f52 <prvCopyDataToQueue>:
 8005f52:	b538      	push	{r3, r4, r5, lr}
 8005f54:	4613      	mov	r3, r2
 8005f56:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8005f58:	4604      	mov	r4, r0
 8005f5a:	b932      	cbnz	r2, 8005f6a <prvCopyDataToQueue+0x18>
 8005f5c:	6805      	ldr	r5, [r0, #0]
 8005f5e:	bb05      	cbnz	r5, 8005fa2 <prvCopyDataToQueue+0x50>
 8005f60:	6840      	ldr	r0, [r0, #4]
 8005f62:	f001 f865 	bl	8007030 <vTaskPriorityDisinherit>
 8005f66:	6065      	str	r5, [r4, #4]
 8005f68:	e01b      	b.n	8005fa2 <prvCopyDataToQueue+0x50>
 8005f6a:	b963      	cbnz	r3, 8005f86 <prvCopyDataToQueue+0x34>
 8005f6c:	6880      	ldr	r0, [r0, #8]
 8005f6e:	f002 f839 	bl	8007fe4 <memcpy>
 8005f72:	68a2      	ldr	r2, [r4, #8]
 8005f74:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f76:	18d3      	adds	r3, r2, r3
 8005f78:	6862      	ldr	r2, [r4, #4]
 8005f7a:	60a3      	str	r3, [r4, #8]
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d310      	bcc.n	8005fa2 <prvCopyDataToQueue+0x50>
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	60a3      	str	r3, [r4, #8]
 8005f84:	e00d      	b.n	8005fa2 <prvCopyDataToQueue+0x50>
 8005f86:	68c0      	ldr	r0, [r0, #12]
 8005f88:	f002 f82c 	bl	8007fe4 <memcpy>
 8005f8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f8e:	68e2      	ldr	r2, [r4, #12]
 8005f90:	425b      	negs	r3, r3
 8005f92:	6821      	ldr	r1, [r4, #0]
 8005f94:	18d2      	adds	r2, r2, r3
 8005f96:	428a      	cmp	r2, r1
 8005f98:	60e2      	str	r2, [r4, #12]
 8005f9a:	d202      	bcs.n	8005fa2 <prvCopyDataToQueue+0x50>
 8005f9c:	6862      	ldr	r2, [r4, #4]
 8005f9e:	18d3      	adds	r3, r2, r3
 8005fa0:	60e3      	str	r3, [r4, #12]
 8005fa2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	63a3      	str	r3, [r4, #56]	; 0x38
 8005fa8:	bd38      	pop	{r3, r4, r5, pc}

08005faa <xQueueGenericReset>:
 8005faa:	b538      	push	{r3, r4, r5, lr}
 8005fac:	460d      	mov	r5, r1
 8005fae:	4604      	mov	r4, r0
 8005fb0:	b910      	cbnz	r0, 8005fb8 <xQueueGenericReset+0xe>
 8005fb2:	f7ff fdb5 	bl	8005b20 <ulPortSetInterruptMask>
 8005fb6:	e7fe      	b.n	8005fb6 <xQueueGenericReset+0xc>
 8005fb8:	f7ff fdba 	bl	8005b30 <vPortEnterCritical>
 8005fbc:	6823      	ldr	r3, [r4, #0]
 8005fbe:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005fc0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005fc2:	60a3      	str	r3, [r4, #8]
 8005fc4:	fb00 3102 	mla	r1, r0, r2, r3
 8005fc8:	3801      	subs	r0, #1
 8005fca:	fb02 3300 	mla	r3, r2, r0, r3
 8005fce:	6061      	str	r1, [r4, #4]
 8005fd0:	60e3      	str	r3, [r4, #12]
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8005fd8:	63a1      	str	r1, [r4, #56]	; 0x38
 8005fda:	6463      	str	r3, [r4, #68]	; 0x44
 8005fdc:	64a3      	str	r3, [r4, #72]	; 0x48
 8005fde:	b955      	cbnz	r5, 8005ff6 <xQueueGenericReset+0x4c>
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	b183      	cbz	r3, 8006006 <xQueueGenericReset+0x5c>
 8005fe4:	f104 0010 	add.w	r0, r4, #16
 8005fe8:	f000 ff5e 	bl	8006ea8 <xTaskRemoveFromEventList>
 8005fec:	2801      	cmp	r0, #1
 8005fee:	d10a      	bne.n	8006006 <xQueueGenericReset+0x5c>
 8005ff0:	f7ff fd8b 	bl	8005b0a <vPortYield>
 8005ff4:	e007      	b.n	8006006 <xQueueGenericReset+0x5c>
 8005ff6:	f104 0010 	add.w	r0, r4, #16
 8005ffa:	f7ff ff1f 	bl	8005e3c <vListInitialise>
 8005ffe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006002:	f7ff ff1b 	bl	8005e3c <vListInitialise>
 8006006:	f7ff fda4 	bl	8005b52 <vPortExitCritical>
 800600a:	2001      	movs	r0, #1
 800600c:	bd38      	pop	{r3, r4, r5, pc}

0800600e <xQueueGenericCreate>:
 800600e:	b570      	push	{r4, r5, r6, lr}
 8006010:	460e      	mov	r6, r1
 8006012:	4605      	mov	r5, r0
 8006014:	b180      	cbz	r0, 8006038 <xQueueGenericCreate+0x2a>
 8006016:	204c      	movs	r0, #76	; 0x4c
 8006018:	f7ff fd0c 	bl	8005a34 <pvPortMalloc>
 800601c:	4604      	mov	r4, r0
 800601e:	b158      	cbz	r0, 8006038 <xQueueGenericCreate+0x2a>
 8006020:	fb05 f006 	mul.w	r0, r5, r6
 8006024:	3001      	adds	r0, #1
 8006026:	f7ff fd05 	bl	8005a34 <pvPortMalloc>
 800602a:	6020      	str	r0, [r4, #0]
 800602c:	b938      	cbnz	r0, 800603e <xQueueGenericCreate+0x30>
 800602e:	4620      	mov	r0, r4
 8006030:	f7ff fd2e 	bl	8005a90 <vPortFree>
 8006034:	e000      	b.n	8006038 <xQueueGenericCreate+0x2a>
 8006036:	e7fe      	b.n	8006036 <xQueueGenericCreate+0x28>
 8006038:	f7ff fd72 	bl	8005b20 <ulPortSetInterruptMask>
 800603c:	e7fb      	b.n	8006036 <xQueueGenericCreate+0x28>
 800603e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8006040:	6426      	str	r6, [r4, #64]	; 0x40
 8006042:	4620      	mov	r0, r4
 8006044:	2101      	movs	r1, #1
 8006046:	f7ff ffb0 	bl	8005faa <xQueueGenericReset>
 800604a:	4620      	mov	r0, r4
 800604c:	bd70      	pop	{r4, r5, r6, pc}

0800604e <xQueueGenericSend>:
 800604e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006052:	b085      	sub	sp, #20
 8006054:	460d      	mov	r5, r1
 8006056:	9201      	str	r2, [sp, #4]
 8006058:	4699      	mov	r9, r3
 800605a:	4604      	mov	r4, r0
 800605c:	b910      	cbnz	r0, 8006064 <xQueueGenericSend+0x16>
 800605e:	f7ff fd5f 	bl	8005b20 <ulPortSetInterruptMask>
 8006062:	e7fe      	b.n	8006062 <xQueueGenericSend+0x14>
 8006064:	b929      	cbnz	r1, 8006072 <xQueueGenericSend+0x24>
 8006066:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006068:	b12b      	cbz	r3, 8006076 <xQueueGenericSend+0x28>
 800606a:	e065      	b.n	8006138 <xQueueGenericSend+0xea>
 800606c:	e7fe      	b.n	800606c <xQueueGenericSend+0x1e>
 800606e:	2601      	movs	r6, #1
 8006070:	e003      	b.n	800607a <xQueueGenericSend+0x2c>
 8006072:	2600      	movs	r6, #0
 8006074:	e000      	b.n	8006078 <xQueueGenericSend+0x2a>
 8006076:	460e      	mov	r6, r1
 8006078:	2700      	movs	r7, #0
 800607a:	f7ff fd59 	bl	8005b30 <vPortEnterCritical>
 800607e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006080:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006082:	429a      	cmp	r2, r3
 8006084:	d212      	bcs.n	80060ac <xQueueGenericSend+0x5e>
 8006086:	4620      	mov	r0, r4
 8006088:	4629      	mov	r1, r5
 800608a:	464a      	mov	r2, r9
 800608c:	f7ff ff61 	bl	8005f52 <prvCopyDataToQueue>
 8006090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006092:	b13b      	cbz	r3, 80060a4 <xQueueGenericSend+0x56>
 8006094:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006098:	f000 ff06 	bl	8006ea8 <xTaskRemoveFromEventList>
 800609c:	2801      	cmp	r0, #1
 800609e:	d101      	bne.n	80060a4 <xQueueGenericSend+0x56>
 80060a0:	f7ff fd33 	bl	8005b0a <vPortYield>
 80060a4:	f7ff fd55 	bl	8005b52 <vPortExitCritical>
 80060a8:	2001      	movs	r0, #1
 80060aa:	e048      	b.n	800613e <xQueueGenericSend+0xf0>
 80060ac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80060b0:	f1b8 0f00 	cmp.w	r8, #0
 80060b4:	d102      	bne.n	80060bc <xQueueGenericSend+0x6e>
 80060b6:	f7ff fd4c 	bl	8005b52 <vPortExitCritical>
 80060ba:	e03b      	b.n	8006134 <xQueueGenericSend+0xe6>
 80060bc:	b916      	cbnz	r6, 80060c4 <xQueueGenericSend+0x76>
 80060be:	a802      	add	r0, sp, #8
 80060c0:	f000 ff24 	bl	8006f0c <vTaskSetTimeOutState>
 80060c4:	f7ff fd45 	bl	8005b52 <vPortExitCritical>
 80060c8:	f000 fcb6 	bl	8006a38 <vTaskSuspendAll>
 80060cc:	f7ff fd30 	bl	8005b30 <vPortEnterCritical>
 80060d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80060d2:	3301      	adds	r3, #1
 80060d4:	bf08      	it	eq
 80060d6:	6467      	streq	r7, [r4, #68]	; 0x44
 80060d8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80060da:	3301      	adds	r3, #1
 80060dc:	bf08      	it	eq
 80060de:	64a7      	streq	r7, [r4, #72]	; 0x48
 80060e0:	f7ff fd37 	bl	8005b52 <vPortExitCritical>
 80060e4:	a802      	add	r0, sp, #8
 80060e6:	a901      	add	r1, sp, #4
 80060e8:	f000 ff1e 	bl	8006f28 <xTaskCheckForTimeOut>
 80060ec:	b9e8      	cbnz	r0, 800612a <xQueueGenericSend+0xdc>
 80060ee:	f7ff fd1f 	bl	8005b30 <vPortEnterCritical>
 80060f2:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
 80060f6:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 80060f8:	f7ff fd2b 	bl	8005b52 <vPortExitCritical>
 80060fc:	45b0      	cmp	r8, r6
 80060fe:	d10e      	bne.n	800611e <xQueueGenericSend+0xd0>
 8006100:	f104 0010 	add.w	r0, r4, #16
 8006104:	9901      	ldr	r1, [sp, #4]
 8006106:	f000 fe95 	bl	8006e34 <vTaskPlaceOnEventList>
 800610a:	4620      	mov	r0, r4
 800610c:	f7ff feda 	bl	8005ec4 <prvUnlockQueue>
 8006110:	f000 fd22 	bl	8006b58 <xTaskResumeAll>
 8006114:	2800      	cmp	r0, #0
 8006116:	d1aa      	bne.n	800606e <xQueueGenericSend+0x20>
 8006118:	f7ff fcf7 	bl	8005b0a <vPortYield>
 800611c:	e7a7      	b.n	800606e <xQueueGenericSend+0x20>
 800611e:	4620      	mov	r0, r4
 8006120:	f7ff fed0 	bl	8005ec4 <prvUnlockQueue>
 8006124:	f000 fd18 	bl	8006b58 <xTaskResumeAll>
 8006128:	e7a1      	b.n	800606e <xQueueGenericSend+0x20>
 800612a:	4620      	mov	r0, r4
 800612c:	f7ff feca 	bl	8005ec4 <prvUnlockQueue>
 8006130:	f000 fd12 	bl	8006b58 <xTaskResumeAll>
 8006134:	2000      	movs	r0, #0
 8006136:	e002      	b.n	800613e <xQueueGenericSend+0xf0>
 8006138:	f7ff fcf2 	bl	8005b20 <ulPortSetInterruptMask>
 800613c:	e796      	b.n	800606c <xQueueGenericSend+0x1e>
 800613e:	b005      	add	sp, #20
 8006140:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08006144 <xQueueCreateMutex>:
 8006144:	b538      	push	{r3, r4, r5, lr}
 8006146:	204c      	movs	r0, #76	; 0x4c
 8006148:	f7ff fc74 	bl	8005a34 <pvPortMalloc>
 800614c:	4604      	mov	r4, r0
 800614e:	b108      	cbz	r0, 8006154 <xQueueCreateMutex+0x10>
 8006150:	e003      	b.n	800615a <xQueueCreateMutex+0x16>
 8006152:	e7fe      	b.n	8006152 <xQueueCreateMutex+0xe>
 8006154:	f7ff fce4 	bl	8005b20 <ulPortSetInterruptMask>
 8006158:	e7fb      	b.n	8006152 <xQueueCreateMutex+0xe>
 800615a:	2301      	movs	r3, #1
 800615c:	2500      	movs	r5, #0
 800615e:	63c3      	str	r3, [r0, #60]	; 0x3c
 8006160:	f04f 33ff 	mov.w	r3, #4294967295
 8006164:	6385      	str	r5, [r0, #56]	; 0x38
 8006166:	6045      	str	r5, [r0, #4]
 8006168:	6443      	str	r3, [r0, #68]	; 0x44
 800616a:	6005      	str	r5, [r0, #0]
 800616c:	6483      	str	r3, [r0, #72]	; 0x48
 800616e:	6085      	str	r5, [r0, #8]
 8006170:	60c5      	str	r5, [r0, #12]
 8006172:	6405      	str	r5, [r0, #64]	; 0x40
 8006174:	3010      	adds	r0, #16
 8006176:	f7ff fe61 	bl	8005e3c <vListInitialise>
 800617a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800617e:	f7ff fe5d 	bl	8005e3c <vListInitialise>
 8006182:	4620      	mov	r0, r4
 8006184:	4629      	mov	r1, r5
 8006186:	462a      	mov	r2, r5
 8006188:	462b      	mov	r3, r5
 800618a:	f7ff ff60 	bl	800604e <xQueueGenericSend>
 800618e:	4620      	mov	r0, r4
 8006190:	bd38      	pop	{r3, r4, r5, pc}

08006192 <xQueueGenericSendFromISR>:
 8006192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006196:	460e      	mov	r6, r1
 8006198:	4615      	mov	r5, r2
 800619a:	4698      	mov	r8, r3
 800619c:	4604      	mov	r4, r0
 800619e:	b910      	cbnz	r0, 80061a6 <xQueueGenericSendFromISR+0x14>
 80061a0:	f7ff fcbe 	bl	8005b20 <ulPortSetInterruptMask>
 80061a4:	e7fe      	b.n	80061a4 <xQueueGenericSendFromISR+0x12>
 80061a6:	b9f9      	cbnz	r1, 80061e8 <xQueueGenericSendFromISR+0x56>
 80061a8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80061aa:	b1e9      	cbz	r1, 80061e8 <xQueueGenericSendFromISR+0x56>
 80061ac:	e019      	b.n	80061e2 <xQueueGenericSendFromISR+0x50>
 80061ae:	e7fe      	b.n	80061ae <xQueueGenericSendFromISR+0x1c>
 80061b0:	4620      	mov	r0, r4
 80061b2:	4631      	mov	r1, r6
 80061b4:	4642      	mov	r2, r8
 80061b6:	f7ff fecc 	bl	8005f52 <prvCopyDataToQueue>
 80061ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80061bc:	3301      	adds	r3, #1
 80061be:	d10b      	bne.n	80061d8 <xQueueGenericSendFromISR+0x46>
 80061c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061c2:	b903      	cbnz	r3, 80061c6 <xQueueGenericSendFromISR+0x34>
 80061c4:	e00b      	b.n	80061de <xQueueGenericSendFromISR+0x4c>
 80061c6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80061ca:	f000 fe6d 	bl	8006ea8 <xTaskRemoveFromEventList>
 80061ce:	b130      	cbz	r0, 80061de <xQueueGenericSendFromISR+0x4c>
 80061d0:	b12d      	cbz	r5, 80061de <xQueueGenericSendFromISR+0x4c>
 80061d2:	2401      	movs	r4, #1
 80061d4:	602c      	str	r4, [r5, #0]
 80061d6:	e00f      	b.n	80061f8 <xQueueGenericSendFromISR+0x66>
 80061d8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80061da:	3301      	adds	r3, #1
 80061dc:	64a3      	str	r3, [r4, #72]	; 0x48
 80061de:	2401      	movs	r4, #1
 80061e0:	e00a      	b.n	80061f8 <xQueueGenericSendFromISR+0x66>
 80061e2:	f7ff fc9d 	bl	8005b20 <ulPortSetInterruptMask>
 80061e6:	e7e2      	b.n	80061ae <xQueueGenericSendFromISR+0x1c>
 80061e8:	f7ff fc9a 	bl	8005b20 <ulPortSetInterruptMask>
 80061ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061ee:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80061f0:	4607      	mov	r7, r0
 80061f2:	428b      	cmp	r3, r1
 80061f4:	d3dc      	bcc.n	80061b0 <xQueueGenericSendFromISR+0x1e>
 80061f6:	2400      	movs	r4, #0
 80061f8:	4638      	mov	r0, r7
 80061fa:	f7ff fca7 	bl	8005b4c <vPortClearInterruptMask>
 80061fe:	4620      	mov	r0, r4
 8006200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006204 <xQueueGenericReceive>:
 8006204:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006208:	b085      	sub	sp, #20
 800620a:	460d      	mov	r5, r1
 800620c:	9201      	str	r2, [sp, #4]
 800620e:	4699      	mov	r9, r3
 8006210:	4604      	mov	r4, r0
 8006212:	b910      	cbnz	r0, 800621a <xQueueGenericReceive+0x16>
 8006214:	f7ff fc84 	bl	8005b20 <ulPortSetInterruptMask>
 8006218:	e7fe      	b.n	8006218 <xQueueGenericReceive+0x14>
 800621a:	b929      	cbnz	r1, 8006228 <xQueueGenericReceive+0x24>
 800621c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800621e:	b12b      	cbz	r3, 800622c <xQueueGenericReceive+0x28>
 8006220:	e07e      	b.n	8006320 <xQueueGenericReceive+0x11c>
 8006222:	e7fe      	b.n	8006222 <xQueueGenericReceive+0x1e>
 8006224:	2601      	movs	r6, #1
 8006226:	e003      	b.n	8006230 <xQueueGenericReceive+0x2c>
 8006228:	2600      	movs	r6, #0
 800622a:	e000      	b.n	800622e <xQueueGenericReceive+0x2a>
 800622c:	460e      	mov	r6, r1
 800622e:	2700      	movs	r7, #0
 8006230:	f7ff fc7e 	bl	8005b30 <vPortEnterCritical>
 8006234:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006236:	b33b      	cbz	r3, 8006288 <xQueueGenericReceive+0x84>
 8006238:	4620      	mov	r0, r4
 800623a:	4629      	mov	r1, r5
 800623c:	68e6      	ldr	r6, [r4, #12]
 800623e:	f7ff fe75 	bl	8005f2c <prvCopyDataFromQueue>
 8006242:	f1b9 0f00 	cmp.w	r9, #0
 8006246:	d112      	bne.n	800626e <xQueueGenericReceive+0x6a>
 8006248:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800624a:	3b01      	subs	r3, #1
 800624c:	63a3      	str	r3, [r4, #56]	; 0x38
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	b913      	cbnz	r3, 8006258 <xQueueGenericReceive+0x54>
 8006252:	f000 fea3 	bl	8006f9c <xTaskGetCurrentTaskHandle>
 8006256:	6060      	str	r0, [r4, #4]
 8006258:	6923      	ldr	r3, [r4, #16]
 800625a:	b18b      	cbz	r3, 8006280 <xQueueGenericReceive+0x7c>
 800625c:	f104 0010 	add.w	r0, r4, #16
 8006260:	f000 fe22 	bl	8006ea8 <xTaskRemoveFromEventList>
 8006264:	2801      	cmp	r0, #1
 8006266:	d10b      	bne.n	8006280 <xQueueGenericReceive+0x7c>
 8006268:	f7ff fc4f 	bl	8005b0a <vPortYield>
 800626c:	e008      	b.n	8006280 <xQueueGenericReceive+0x7c>
 800626e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006270:	60e6      	str	r6, [r4, #12]
 8006272:	b12b      	cbz	r3, 8006280 <xQueueGenericReceive+0x7c>
 8006274:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006278:	f000 fe16 	bl	8006ea8 <xTaskRemoveFromEventList>
 800627c:	2800      	cmp	r0, #0
 800627e:	d1f3      	bne.n	8006268 <xQueueGenericReceive+0x64>
 8006280:	f7ff fc67 	bl	8005b52 <vPortExitCritical>
 8006284:	2001      	movs	r0, #1
 8006286:	e04e      	b.n	8006326 <xQueueGenericReceive+0x122>
 8006288:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800628c:	f1b8 0f00 	cmp.w	r8, #0
 8006290:	d102      	bne.n	8006298 <xQueueGenericReceive+0x94>
 8006292:	f7ff fc5e 	bl	8005b52 <vPortExitCritical>
 8006296:	e041      	b.n	800631c <xQueueGenericReceive+0x118>
 8006298:	b916      	cbnz	r6, 80062a0 <xQueueGenericReceive+0x9c>
 800629a:	a802      	add	r0, sp, #8
 800629c:	f000 fe36 	bl	8006f0c <vTaskSetTimeOutState>
 80062a0:	f7ff fc57 	bl	8005b52 <vPortExitCritical>
 80062a4:	f000 fbc8 	bl	8006a38 <vTaskSuspendAll>
 80062a8:	f7ff fc42 	bl	8005b30 <vPortEnterCritical>
 80062ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80062ae:	3301      	adds	r3, #1
 80062b0:	bf08      	it	eq
 80062b2:	6467      	streq	r7, [r4, #68]	; 0x44
 80062b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80062b6:	3301      	adds	r3, #1
 80062b8:	bf08      	it	eq
 80062ba:	64a7      	streq	r7, [r4, #72]	; 0x48
 80062bc:	f7ff fc49 	bl	8005b52 <vPortExitCritical>
 80062c0:	a802      	add	r0, sp, #8
 80062c2:	a901      	add	r1, sp, #4
 80062c4:	f000 fe30 	bl	8006f28 <xTaskCheckForTimeOut>
 80062c8:	bb18      	cbnz	r0, 8006312 <xQueueGenericReceive+0x10e>
 80062ca:	f7ff fc31 	bl	8005b30 <vPortEnterCritical>
 80062ce:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80062d0:	f7ff fc3f 	bl	8005b52 <vPortExitCritical>
 80062d4:	b9be      	cbnz	r6, 8006306 <xQueueGenericReceive+0x102>
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	b933      	cbnz	r3, 80062e8 <xQueueGenericReceive+0xe4>
 80062da:	f7ff fc29 	bl	8005b30 <vPortEnterCritical>
 80062de:	6860      	ldr	r0, [r4, #4]
 80062e0:	f000 fe70 	bl	8006fc4 <vTaskPriorityInherit>
 80062e4:	f7ff fc35 	bl	8005b52 <vPortExitCritical>
 80062e8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80062ec:	9901      	ldr	r1, [sp, #4]
 80062ee:	f000 fda1 	bl	8006e34 <vTaskPlaceOnEventList>
 80062f2:	4620      	mov	r0, r4
 80062f4:	f7ff fde6 	bl	8005ec4 <prvUnlockQueue>
 80062f8:	f000 fc2e 	bl	8006b58 <xTaskResumeAll>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d191      	bne.n	8006224 <xQueueGenericReceive+0x20>
 8006300:	f7ff fc03 	bl	8005b0a <vPortYield>
 8006304:	e78e      	b.n	8006224 <xQueueGenericReceive+0x20>
 8006306:	4620      	mov	r0, r4
 8006308:	f7ff fddc 	bl	8005ec4 <prvUnlockQueue>
 800630c:	f000 fc24 	bl	8006b58 <xTaskResumeAll>
 8006310:	e788      	b.n	8006224 <xQueueGenericReceive+0x20>
 8006312:	4620      	mov	r0, r4
 8006314:	f7ff fdd6 	bl	8005ec4 <prvUnlockQueue>
 8006318:	f000 fc1e 	bl	8006b58 <xTaskResumeAll>
 800631c:	2000      	movs	r0, #0
 800631e:	e002      	b.n	8006326 <xQueueGenericReceive+0x122>
 8006320:	f7ff fbfe 	bl	8005b20 <ulPortSetInterruptMask>
 8006324:	e77d      	b.n	8006222 <xQueueGenericReceive+0x1e>
 8006326:	b005      	add	sp, #20
 8006328:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800632c <xQueueReceiveFromISR>:
 800632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632e:	460e      	mov	r6, r1
 8006330:	4615      	mov	r5, r2
 8006332:	4604      	mov	r4, r0
 8006334:	b910      	cbnz	r0, 800633c <xQueueReceiveFromISR+0x10>
 8006336:	f7ff fbf3 	bl	8005b20 <ulPortSetInterruptMask>
 800633a:	e7fe      	b.n	800633a <xQueueReceiveFromISR+0xe>
 800633c:	bb09      	cbnz	r1, 8006382 <xQueueReceiveFromISR+0x56>
 800633e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006340:	b1fb      	cbz	r3, 8006382 <xQueueReceiveFromISR+0x56>
 8006342:	e01b      	b.n	800637c <xQueueReceiveFromISR+0x50>
 8006344:	e7fe      	b.n	8006344 <xQueueReceiveFromISR+0x18>
 8006346:	4620      	mov	r0, r4
 8006348:	4631      	mov	r1, r6
 800634a:	f7ff fdef 	bl	8005f2c <prvCopyDataFromQueue>
 800634e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006350:	3b01      	subs	r3, #1
 8006352:	63a3      	str	r3, [r4, #56]	; 0x38
 8006354:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006356:	3301      	adds	r3, #1
 8006358:	d10b      	bne.n	8006372 <xQueueReceiveFromISR+0x46>
 800635a:	6923      	ldr	r3, [r4, #16]
 800635c:	b903      	cbnz	r3, 8006360 <xQueueReceiveFromISR+0x34>
 800635e:	e00b      	b.n	8006378 <xQueueReceiveFromISR+0x4c>
 8006360:	f104 0010 	add.w	r0, r4, #16
 8006364:	f000 fda0 	bl	8006ea8 <xTaskRemoveFromEventList>
 8006368:	b130      	cbz	r0, 8006378 <xQueueReceiveFromISR+0x4c>
 800636a:	b12d      	cbz	r5, 8006378 <xQueueReceiveFromISR+0x4c>
 800636c:	2401      	movs	r4, #1
 800636e:	602c      	str	r4, [r5, #0]
 8006370:	e00e      	b.n	8006390 <xQueueReceiveFromISR+0x64>
 8006372:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006374:	3301      	adds	r3, #1
 8006376:	6463      	str	r3, [r4, #68]	; 0x44
 8006378:	2401      	movs	r4, #1
 800637a:	e009      	b.n	8006390 <xQueueReceiveFromISR+0x64>
 800637c:	f7ff fbd0 	bl	8005b20 <ulPortSetInterruptMask>
 8006380:	e7e0      	b.n	8006344 <xQueueReceiveFromISR+0x18>
 8006382:	f7ff fbcd 	bl	8005b20 <ulPortSetInterruptMask>
 8006386:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006388:	4607      	mov	r7, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1db      	bne.n	8006346 <xQueueReceiveFromISR+0x1a>
 800638e:	461c      	mov	r4, r3
 8006390:	4638      	mov	r0, r7
 8006392:	f7ff fbdb 	bl	8005b4c <vPortClearInterruptMask>
 8006396:	4620      	mov	r0, r4
 8006398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800639a <uxQueueMessagesWaiting>:
 800639a:	b510      	push	{r4, lr}
 800639c:	4604      	mov	r4, r0
 800639e:	b910      	cbnz	r0, 80063a6 <uxQueueMessagesWaiting+0xc>
 80063a0:	f7ff fbbe 	bl	8005b20 <ulPortSetInterruptMask>
 80063a4:	e7fe      	b.n	80063a4 <uxQueueMessagesWaiting+0xa>
 80063a6:	f7ff fbc3 	bl	8005b30 <vPortEnterCritical>
 80063aa:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80063ac:	f7ff fbd1 	bl	8005b52 <vPortExitCritical>
 80063b0:	4620      	mov	r0, r4
 80063b2:	bd10      	pop	{r4, pc}

080063b4 <uxQueueMessagesWaitingFromISR>:
 80063b4:	b508      	push	{r3, lr}
 80063b6:	b910      	cbnz	r0, 80063be <uxQueueMessagesWaitingFromISR+0xa>
 80063b8:	f7ff fbb2 	bl	8005b20 <ulPortSetInterruptMask>
 80063bc:	e7fe      	b.n	80063bc <uxQueueMessagesWaitingFromISR+0x8>
 80063be:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80063c0:	bd08      	pop	{r3, pc}

080063c2 <vQueueDelete>:
 80063c2:	b510      	push	{r4, lr}
 80063c4:	4604      	mov	r4, r0
 80063c6:	b910      	cbnz	r0, 80063ce <vQueueDelete+0xc>
 80063c8:	f7ff fbaa 	bl	8005b20 <ulPortSetInterruptMask>
 80063cc:	e7fe      	b.n	80063cc <vQueueDelete+0xa>
 80063ce:	6800      	ldr	r0, [r0, #0]
 80063d0:	f7ff fb5e 	bl	8005a90 <vPortFree>
 80063d4:	4620      	mov	r0, r4
 80063d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063da:	f7ff bb59 	b.w	8005a90 <vPortFree>

080063de <xQueueIsQueueEmptyFromISR>:
 80063de:	b508      	push	{r3, lr}
 80063e0:	b910      	cbnz	r0, 80063e8 <xQueueIsQueueEmptyFromISR+0xa>
 80063e2:	f7ff fb9d 	bl	8005b20 <ulPortSetInterruptMask>
 80063e6:	e7fe      	b.n	80063e6 <xQueueIsQueueEmptyFromISR+0x8>
 80063e8:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80063ea:	f1d0 0001 	rsbs	r0, r0, #1
 80063ee:	bf38      	it	cc
 80063f0:	2000      	movcc	r0, #0
 80063f2:	bd08      	pop	{r3, pc}

080063f4 <xQueueIsQueueFullFromISR>:
 80063f4:	b508      	push	{r3, lr}
 80063f6:	b910      	cbnz	r0, 80063fe <xQueueIsQueueFullFromISR+0xa>
 80063f8:	f7ff fb92 	bl	8005b20 <ulPortSetInterruptMask>
 80063fc:	e7fe      	b.n	80063fc <xQueueIsQueueFullFromISR+0x8>
 80063fe:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006400:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8006402:	1a13      	subs	r3, r2, r0
 8006404:	4258      	negs	r0, r3
 8006406:	4158      	adcs	r0, r3
 8006408:	bd08      	pop	{r3, pc}

0800640a <xQueueCRSend>:
 800640a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800640e:	4604      	mov	r4, r0
 8006410:	460e      	mov	r6, r1
 8006412:	4615      	mov	r5, r2
 8006414:	f7ff fb84 	bl	8005b20 <ulPortSetInterruptMask>
 8006418:	f7ff fb8a 	bl	8005b30 <vPortEnterCritical>
 800641c:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
 8006420:	6be7      	ldr	r7, [r4, #60]	; 0x3c
 8006422:	f7ff fb96 	bl	8005b52 <vPortExitCritical>
 8006426:	45b8      	cmp	r8, r7
 8006428:	d10f      	bne.n	800644a <xQueueCRSend+0x40>
 800642a:	4628      	mov	r0, r5
 800642c:	b14d      	cbz	r5, 8006442 <xQueueCRSend+0x38>
 800642e:	f104 0110 	add.w	r1, r4, #16
 8006432:	f7ff fc45 	bl	8005cc0 <vCoRoutineAddToDelayedList>
 8006436:	2000      	movs	r0, #0
 8006438:	f7ff fb88 	bl	8005b4c <vPortClearInterruptMask>
 800643c:	f06f 0403 	mvn.w	r4, #3
 8006440:	e022      	b.n	8006488 <xQueueCRSend+0x7e>
 8006442:	f7ff fb83 	bl	8005b4c <vPortClearInterruptMask>
 8006446:	462c      	mov	r4, r5
 8006448:	e01e      	b.n	8006488 <xQueueCRSend+0x7e>
 800644a:	2000      	movs	r0, #0
 800644c:	f7ff fb7e 	bl	8005b4c <vPortClearInterruptMask>
 8006450:	f7ff fb66 	bl	8005b20 <ulPortSetInterruptMask>
 8006454:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006456:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006458:	429a      	cmp	r2, r3
 800645a:	d211      	bcs.n	8006480 <xQueueCRSend+0x76>
 800645c:	4620      	mov	r0, r4
 800645e:	4631      	mov	r1, r6
 8006460:	2200      	movs	r2, #0
 8006462:	f7ff fd76 	bl	8005f52 <prvCopyDataToQueue>
 8006466:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006468:	b90b      	cbnz	r3, 800646e <xQueueCRSend+0x64>
 800646a:	2401      	movs	r4, #1
 800646c:	e009      	b.n	8006482 <xQueueCRSend+0x78>
 800646e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006472:	f7ff fccb 	bl	8005e0c <xCoRoutineRemoveFromEventList>
 8006476:	2800      	cmp	r0, #0
 8006478:	d0f7      	beq.n	800646a <xQueueCRSend+0x60>
 800647a:	f06f 0404 	mvn.w	r4, #4
 800647e:	e000      	b.n	8006482 <xQueueCRSend+0x78>
 8006480:	2400      	movs	r4, #0
 8006482:	2000      	movs	r0, #0
 8006484:	f7ff fb62 	bl	8005b4c <vPortClearInterruptMask>
 8006488:	4620      	mov	r0, r4
 800648a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800648e <xQueueCRReceive>:
 800648e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006490:	4604      	mov	r4, r0
 8006492:	460f      	mov	r7, r1
 8006494:	4615      	mov	r5, r2
 8006496:	f7ff fb43 	bl	8005b20 <ulPortSetInterruptMask>
 800649a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800649c:	b97e      	cbnz	r6, 80064be <xQueueCRReceive+0x30>
 800649e:	4628      	mov	r0, r5
 80064a0:	b14d      	cbz	r5, 80064b6 <xQueueCRReceive+0x28>
 80064a2:	f104 0124 	add.w	r1, r4, #36	; 0x24
 80064a6:	f7ff fc0b 	bl	8005cc0 <vCoRoutineAddToDelayedList>
 80064aa:	4630      	mov	r0, r6
 80064ac:	f7ff fb4e 	bl	8005b4c <vPortClearInterruptMask>
 80064b0:	f06f 0403 	mvn.w	r4, #3
 80064b4:	e02c      	b.n	8006510 <xQueueCRReceive+0x82>
 80064b6:	f7ff fb49 	bl	8005b4c <vPortClearInterruptMask>
 80064ba:	462c      	mov	r4, r5
 80064bc:	e028      	b.n	8006510 <xQueueCRReceive+0x82>
 80064be:	2000      	movs	r0, #0
 80064c0:	f7ff fb44 	bl	8005b4c <vPortClearInterruptMask>
 80064c4:	f7ff fb2c 	bl	8005b20 <ulPortSetInterruptMask>
 80064c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80064ca:	b1eb      	cbz	r3, 8006508 <xQueueCRReceive+0x7a>
 80064cc:	68e3      	ldr	r3, [r4, #12]
 80064ce:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80064d0:	6861      	ldr	r1, [r4, #4]
 80064d2:	189b      	adds	r3, r3, r2
 80064d4:	428b      	cmp	r3, r1
 80064d6:	60e3      	str	r3, [r4, #12]
 80064d8:	bf28      	it	cs
 80064da:	6823      	ldrcs	r3, [r4, #0]
 80064dc:	4638      	mov	r0, r7
 80064de:	bf28      	it	cs
 80064e0:	60e3      	strcs	r3, [r4, #12]
 80064e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80064e4:	68e1      	ldr	r1, [r4, #12]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	63a3      	str	r3, [r4, #56]	; 0x38
 80064ea:	f001 fd7b 	bl	8007fe4 <memcpy>
 80064ee:	6923      	ldr	r3, [r4, #16]
 80064f0:	b90b      	cbnz	r3, 80064f6 <xQueueCRReceive+0x68>
 80064f2:	2401      	movs	r4, #1
 80064f4:	e009      	b.n	800650a <xQueueCRReceive+0x7c>
 80064f6:	f104 0010 	add.w	r0, r4, #16
 80064fa:	f7ff fc87 	bl	8005e0c <xCoRoutineRemoveFromEventList>
 80064fe:	2800      	cmp	r0, #0
 8006500:	d0f7      	beq.n	80064f2 <xQueueCRReceive+0x64>
 8006502:	f06f 0404 	mvn.w	r4, #4
 8006506:	e000      	b.n	800650a <xQueueCRReceive+0x7c>
 8006508:	461c      	mov	r4, r3
 800650a:	2000      	movs	r0, #0
 800650c:	f7ff fb1e 	bl	8005b4c <vPortClearInterruptMask>
 8006510:	4620      	mov	r0, r4
 8006512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006514 <xQueueCRSendFromISR>:
 8006514:	b538      	push	{r3, r4, r5, lr}
 8006516:	4615      	mov	r5, r2
 8006518:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800651a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800651c:	4604      	mov	r4, r0
 800651e:	429a      	cmp	r2, r3
 8006520:	d20c      	bcs.n	800653c <xQueueCRSendFromISR+0x28>
 8006522:	2200      	movs	r2, #0
 8006524:	f7ff fd15 	bl	8005f52 <prvCopyDataToQueue>
 8006528:	b945      	cbnz	r5, 800653c <xQueueCRSendFromISR+0x28>
 800652a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800652c:	b133      	cbz	r3, 800653c <xQueueCRSendFromISR+0x28>
 800652e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8006532:	f7ff fc6b 	bl	8005e0c <xCoRoutineRemoveFromEventList>
 8006536:	1c05      	adds	r5, r0, #0
 8006538:	bf18      	it	ne
 800653a:	2501      	movne	r5, #1
 800653c:	4628      	mov	r0, r5
 800653e:	bd38      	pop	{r3, r4, r5, pc}

08006540 <xQueueCRReceiveFromISR>:
 8006540:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006542:	b570      	push	{r4, r5, r6, lr}
 8006544:	4604      	mov	r4, r0
 8006546:	4615      	mov	r5, r2
 8006548:	b1fb      	cbz	r3, 800658a <xQueueCRReceiveFromISR+0x4a>
 800654a:	68c3      	ldr	r3, [r0, #12]
 800654c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800654e:	6846      	ldr	r6, [r0, #4]
 8006550:	189b      	adds	r3, r3, r2
 8006552:	42b3      	cmp	r3, r6
 8006554:	60c3      	str	r3, [r0, #12]
 8006556:	bf24      	itt	cs
 8006558:	6803      	ldrcs	r3, [r0, #0]
 800655a:	60c3      	strcs	r3, [r0, #12]
 800655c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800655e:	3b01      	subs	r3, #1
 8006560:	6383      	str	r3, [r0, #56]	; 0x38
 8006562:	4608      	mov	r0, r1
 8006564:	68e1      	ldr	r1, [r4, #12]
 8006566:	f001 fd3d 	bl	8007fe4 <memcpy>
 800656a:	682b      	ldr	r3, [r5, #0]
 800656c:	b10b      	cbz	r3, 8006572 <xQueueCRReceiveFromISR+0x32>
 800656e:	2001      	movs	r0, #1
 8006570:	bd70      	pop	{r4, r5, r6, pc}
 8006572:	6923      	ldr	r3, [r4, #16]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d0fa      	beq.n	800656e <xQueueCRReceiveFromISR+0x2e>
 8006578:	f104 0010 	add.w	r0, r4, #16
 800657c:	f7ff fc46 	bl	8005e0c <xCoRoutineRemoveFromEventList>
 8006580:	2800      	cmp	r0, #0
 8006582:	d0f4      	beq.n	800656e <xQueueCRReceiveFromISR+0x2e>
 8006584:	2001      	movs	r0, #1
 8006586:	6028      	str	r0, [r5, #0]
 8006588:	bd70      	pop	{r4, r5, r6, pc}
 800658a:	4618      	mov	r0, r3
 800658c:	bd70      	pop	{r4, r5, r6, pc}

0800658e <vQueueWaitForMessageRestricted>:
 800658e:	b538      	push	{r3, r4, r5, lr}
 8006590:	4604      	mov	r4, r0
 8006592:	460d      	mov	r5, r1
 8006594:	f7ff facc 	bl	8005b30 <vPortEnterCritical>
 8006598:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800659a:	3301      	adds	r3, #1
 800659c:	d101      	bne.n	80065a2 <vQueueWaitForMessageRestricted+0x14>
 800659e:	2300      	movs	r3, #0
 80065a0:	6463      	str	r3, [r4, #68]	; 0x44
 80065a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80065a4:	3301      	adds	r3, #1
 80065a6:	d101      	bne.n	80065ac <vQueueWaitForMessageRestricted+0x1e>
 80065a8:	2300      	movs	r3, #0
 80065aa:	64a3      	str	r3, [r4, #72]	; 0x48
 80065ac:	f7ff fad1 	bl	8005b52 <vPortExitCritical>
 80065b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80065b2:	b923      	cbnz	r3, 80065be <vQueueWaitForMessageRestricted+0x30>
 80065b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80065b8:	4629      	mov	r1, r5
 80065ba:	f000 fc5d 	bl	8006e78 <vTaskPlaceOnEventListRestricted>
 80065be:	4620      	mov	r0, r4
 80065c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065c4:	f7ff bc7e 	b.w	8005ec4 <prvUnlockQueue>

080065c8 <prvAddCurrentTaskToDelayedList>:
 80065c8:	4b0c      	ldr	r3, [pc, #48]	; (80065fc <prvAddCurrentTaskToDelayedList+0x34>)
 80065ca:	b510      	push	{r4, lr}
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	4604      	mov	r4, r0
 80065d0:	6050      	str	r0, [r2, #4]
 80065d2:	685a      	ldr	r2, [r3, #4]
 80065d4:	4290      	cmp	r0, r2
 80065d6:	d206      	bcs.n	80065e6 <prvAddCurrentTaskToDelayedList+0x1e>
 80065d8:	6898      	ldr	r0, [r3, #8]
 80065da:	6819      	ldr	r1, [r3, #0]
 80065dc:	3104      	adds	r1, #4
 80065de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065e2:	f7ff bc46 	b.w	8005e72 <vListInsert>
 80065e6:	68d8      	ldr	r0, [r3, #12]
 80065e8:	6819      	ldr	r1, [r3, #0]
 80065ea:	3104      	adds	r1, #4
 80065ec:	f7ff fc41 	bl	8005e72 <vListInsert>
 80065f0:	4b03      	ldr	r3, [pc, #12]	; (8006600 <prvAddCurrentTaskToDelayedList+0x38>)
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	4294      	cmp	r4, r2
 80065f6:	bf38      	it	cc
 80065f8:	601c      	strcc	r4, [r3, #0]
 80065fa:	bd10      	pop	{r4, pc}
 80065fc:	20002a44 	.word	0x20002a44
 8006600:	20000030 	.word	0x20000030

08006604 <xTaskGenericCreate>:
 8006604:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006608:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800660a:	4688      	mov	r8, r1
 800660c:	4617      	mov	r7, r2
 800660e:	469b      	mov	fp, r3
 8006610:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8006614:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006616:	4682      	mov	sl, r0
 8006618:	b910      	cbnz	r0, 8006620 <xTaskGenericCreate+0x1c>
 800661a:	f7ff fa81 	bl	8005b20 <ulPortSetInterruptMask>
 800661e:	e7fe      	b.n	800661e <xTaskGenericCreate+0x1a>
 8006620:	2e04      	cmp	r6, #4
 8006622:	d902      	bls.n	800662a <xTaskGenericCreate+0x26>
 8006624:	f7ff fa7c 	bl	8005b20 <ulPortSetInterruptMask>
 8006628:	e7fe      	b.n	8006628 <xTaskGenericCreate+0x24>
 800662a:	2044      	movs	r0, #68	; 0x44
 800662c:	f7ff fa02 	bl	8005a34 <pvPortMalloc>
 8006630:	4604      	mov	r4, r0
 8006632:	2800      	cmp	r0, #0
 8006634:	f000 80a4 	beq.w	8006780 <xTaskGenericCreate+0x17c>
 8006638:	b91d      	cbnz	r5, 8006642 <xTaskGenericCreate+0x3e>
 800663a:	00b8      	lsls	r0, r7, #2
 800663c:	f7ff f9fa 	bl	8005a34 <pvPortMalloc>
 8006640:	4605      	mov	r5, r0
 8006642:	6325      	str	r5, [r4, #48]	; 0x30
 8006644:	b91d      	cbnz	r5, 800664e <xTaskGenericCreate+0x4a>
 8006646:	4620      	mov	r0, r4
 8006648:	f7ff fa22 	bl	8005a90 <vPortFree>
 800664c:	e098      	b.n	8006780 <xTaskGenericCreate+0x17c>
 800664e:	00ba      	lsls	r2, r7, #2
 8006650:	21a5      	movs	r1, #165	; 0xa5
 8006652:	4628      	mov	r0, r5
 8006654:	f001 fd80 	bl	8008158 <memset>
 8006658:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800665a:	4641      	mov	r1, r8
 800665c:	220a      	movs	r2, #10
 800665e:	3f01      	subs	r7, #1
 8006660:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8006664:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006668:	f104 0804 	add.w	r8, r4, #4
 800666c:	f001 fdda 	bl	8008224 <strncpy>
 8006670:	2300      	movs	r3, #0
 8006672:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8006676:	4640      	mov	r0, r8
 8006678:	62e6      	str	r6, [r4, #44]	; 0x2c
 800667a:	6426      	str	r6, [r4, #64]	; 0x40
 800667c:	f7ff fbe9 	bl	8005e52 <vListInitialiseItem>
 8006680:	f104 0018 	add.w	r0, r4, #24
 8006684:	f7ff fbe5 	bl	8005e52 <vListInitialiseItem>
 8006688:	f027 0707 	bic.w	r7, r7, #7
 800668c:	f1c6 0305 	rsb	r3, r6, #5
 8006690:	61a3      	str	r3, [r4, #24]
 8006692:	6124      	str	r4, [r4, #16]
 8006694:	6264      	str	r4, [r4, #36]	; 0x24
 8006696:	4638      	mov	r0, r7
 8006698:	4651      	mov	r1, sl
 800669a:	465a      	mov	r2, fp
 800669c:	f7ff fa18 	bl	8005ad0 <pxPortInitialiseStack>
 80066a0:	0743      	lsls	r3, r0, #29
 80066a2:	6020      	str	r0, [r4, #0]
 80066a4:	d002      	beq.n	80066ac <xTaskGenericCreate+0xa8>
 80066a6:	f7ff fa3b 	bl	8005b20 <ulPortSetInterruptMask>
 80066aa:	e7fe      	b.n	80066aa <xTaskGenericCreate+0xa6>
 80066ac:	f1b9 0f00 	cmp.w	r9, #0
 80066b0:	d001      	beq.n	80066b6 <xTaskGenericCreate+0xb2>
 80066b2:	f8c9 4000 	str.w	r4, [r9]
 80066b6:	f7ff fa3b 	bl	8005b30 <vPortEnterCritical>
 80066ba:	4b33      	ldr	r3, [pc, #204]	; (8006788 <xTaskGenericCreate+0x184>)
 80066bc:	691a      	ldr	r2, [r3, #16]
 80066be:	3201      	adds	r2, #1
 80066c0:	611a      	str	r2, [r3, #16]
 80066c2:	681f      	ldr	r7, [r3, #0]
 80066c4:	bb4f      	cbnz	r7, 800671a <xTaskGenericCreate+0x116>
 80066c6:	601c      	str	r4, [r3, #0]
 80066c8:	691a      	ldr	r2, [r3, #16]
 80066ca:	2a01      	cmp	r2, #1
 80066cc:	d12d      	bne.n	800672a <xTaskGenericCreate+0x126>
 80066ce:	f103 0914 	add.w	r9, r3, #20
 80066d2:	f04f 0a14 	mov.w	sl, #20
 80066d6:	fb0a 9007 	mla	r0, sl, r7, r9
 80066da:	3701      	adds	r7, #1
 80066dc:	f7ff fbae 	bl	8005e3c <vListInitialise>
 80066e0:	2f05      	cmp	r7, #5
 80066e2:	4d29      	ldr	r5, [pc, #164]	; (8006788 <xTaskGenericCreate+0x184>)
 80066e4:	d1f7      	bne.n	80066d6 <xTaskGenericCreate+0xd2>
 80066e6:	f105 0978 	add.w	r9, r5, #120	; 0x78
 80066ea:	4648      	mov	r0, r9
 80066ec:	f105 078c 	add.w	r7, r5, #140	; 0x8c
 80066f0:	f7ff fba4 	bl	8005e3c <vListInitialise>
 80066f4:	4638      	mov	r0, r7
 80066f6:	f7ff fba1 	bl	8005e3c <vListInitialise>
 80066fa:	f105 00a0 	add.w	r0, r5, #160	; 0xa0
 80066fe:	f7ff fb9d 	bl	8005e3c <vListInitialise>
 8006702:	f105 00b4 	add.w	r0, r5, #180	; 0xb4
 8006706:	f7ff fb99 	bl	8005e3c <vListInitialise>
 800670a:	f105 00c8 	add.w	r0, r5, #200	; 0xc8
 800670e:	f7ff fb95 	bl	8005e3c <vListInitialise>
 8006712:	f8c5 900c 	str.w	r9, [r5, #12]
 8006716:	60af      	str	r7, [r5, #8]
 8006718:	e007      	b.n	800672a <xTaskGenericCreate+0x126>
 800671a:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 800671e:	b922      	cbnz	r2, 800672a <xTaskGenericCreate+0x126>
 8006720:	681a      	ldr	r2, [r3, #0]
 8006722:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006724:	42b2      	cmp	r2, r6
 8006726:	bf98      	it	ls
 8006728:	601c      	strls	r4, [r3, #0]
 800672a:	4a17      	ldr	r2, [pc, #92]	; (8006788 <xTaskGenericCreate+0x184>)
 800672c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800672e:	f8d2 10e0 	ldr.w	r1, [r2, #224]	; 0xe0
 8006732:	4c15      	ldr	r4, [pc, #84]	; (8006788 <xTaskGenericCreate+0x184>)
 8006734:	428b      	cmp	r3, r1
 8006736:	f8d2 10e4 	ldr.w	r1, [r2, #228]	; 0xe4
 800673a:	bf88      	it	hi
 800673c:	f8c2 30e0 	strhi.w	r3, [r2, #224]	; 0xe0
 8006740:	3101      	adds	r1, #1
 8006742:	f8c2 10e4 	str.w	r1, [r2, #228]	; 0xe4
 8006746:	f8d2 20e8 	ldr.w	r2, [r2, #232]	; 0xe8
 800674a:	4641      	mov	r1, r8
 800674c:	4293      	cmp	r3, r2
 800674e:	bf84      	itt	hi
 8006750:	4a0d      	ldrhi	r2, [pc, #52]	; (8006788 <xTaskGenericCreate+0x184>)
 8006752:	f8c2 30e8 	strhi.w	r3, [r2, #232]	; 0xe8
 8006756:	f104 0214 	add.w	r2, r4, #20
 800675a:	2014      	movs	r0, #20
 800675c:	fb00 2003 	mla	r0, r0, r3, r2
 8006760:	f7ff fb7a 	bl	8005e58 <vListInsertEnd>
 8006764:	f7ff f9f5 	bl	8005b52 <vPortExitCritical>
 8006768:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 800676c:	b12b      	cbz	r3, 800677a <xTaskGenericCreate+0x176>
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006772:	42b3      	cmp	r3, r6
 8006774:	d201      	bcs.n	800677a <xTaskGenericCreate+0x176>
 8006776:	f7ff f9c8 	bl	8005b0a <vPortYield>
 800677a:	2001      	movs	r0, #1
 800677c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006780:	f04f 30ff 	mov.w	r0, #4294967295
 8006784:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006788:	20002a44 	.word	0x20002a44

0800678c <vTaskDelete>:
 800678c:	b570      	push	{r4, r5, r6, lr}
 800678e:	4605      	mov	r5, r0
 8006790:	f7ff f9ce 	bl	8005b30 <vPortEnterCritical>
 8006794:	4b16      	ldr	r3, [pc, #88]	; (80067f0 <vTaskDelete+0x64>)
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	4295      	cmp	r5, r2
 800679a:	d001      	beq.n	80067a0 <vTaskDelete+0x14>
 800679c:	462c      	mov	r4, r5
 800679e:	b915      	cbnz	r5, 80067a6 <vTaskDelete+0x1a>
 80067a0:	681c      	ldr	r4, [r3, #0]
 80067a2:	2500      	movs	r5, #0
 80067a4:	e7ff      	b.n	80067a6 <vTaskDelete+0x1a>
 80067a6:	1d26      	adds	r6, r4, #4
 80067a8:	4630      	mov	r0, r6
 80067aa:	f7ff fb7a 	bl	8005ea2 <uxListRemove>
 80067ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80067b0:	b11b      	cbz	r3, 80067ba <vTaskDelete+0x2e>
 80067b2:	f104 0018 	add.w	r0, r4, #24
 80067b6:	f7ff fb74 	bl	8005ea2 <uxListRemove>
 80067ba:	4c0d      	ldr	r4, [pc, #52]	; (80067f0 <vTaskDelete+0x64>)
 80067bc:	4631      	mov	r1, r6
 80067be:	f104 00b4 	add.w	r0, r4, #180	; 0xb4
 80067c2:	f7ff fb49 	bl	8005e58 <vListInsertEnd>
 80067c6:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
 80067ca:	3301      	adds	r3, #1
 80067cc:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 80067d0:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
 80067d4:	3301      	adds	r3, #1
 80067d6:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
 80067da:	f7ff f9ba 	bl	8005b52 <vPortExitCritical>
 80067de:	f8d4 30dc 	ldr.w	r3, [r4, #220]	; 0xdc
 80067e2:	b123      	cbz	r3, 80067ee <vTaskDelete+0x62>
 80067e4:	b91d      	cbnz	r5, 80067ee <vTaskDelete+0x62>
 80067e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80067ea:	f7ff b98e 	b.w	8005b0a <vPortYield>
 80067ee:	bd70      	pop	{r4, r5, r6, pc}
 80067f0:	20002a44 	.word	0x20002a44

080067f4 <uxTaskPriorityGet>:
 80067f4:	b510      	push	{r4, lr}
 80067f6:	4604      	mov	r4, r0
 80067f8:	f7ff f99a 	bl	8005b30 <vPortEnterCritical>
 80067fc:	b90c      	cbnz	r4, 8006802 <uxTaskPriorityGet+0xe>
 80067fe:	4b03      	ldr	r3, [pc, #12]	; (800680c <uxTaskPriorityGet+0x18>)
 8006800:	681c      	ldr	r4, [r3, #0]
 8006802:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
 8006804:	f7ff f9a5 	bl	8005b52 <vPortExitCritical>
 8006808:	4620      	mov	r0, r4
 800680a:	bd10      	pop	{r4, pc}
 800680c:	20002a44 	.word	0x20002a44

08006810 <vTaskPrioritySet>:
 8006810:	2904      	cmp	r1, #4
 8006812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006816:	4605      	mov	r5, r0
 8006818:	460e      	mov	r6, r1
 800681a:	d902      	bls.n	8006822 <vTaskPrioritySet+0x12>
 800681c:	f7ff f980 	bl	8005b20 <ulPortSetInterruptMask>
 8006820:	e7fe      	b.n	8006820 <vTaskPrioritySet+0x10>
 8006822:	f7ff f985 	bl	8005b30 <vPortEnterCritical>
 8006826:	4b20      	ldr	r3, [pc, #128]	; (80068a8 <vTaskPrioritySet+0x98>)
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	4295      	cmp	r5, r2
 800682c:	d000      	beq.n	8006830 <vTaskPrioritySet+0x20>
 800682e:	b915      	cbnz	r5, 8006836 <vTaskPrioritySet+0x26>
 8006830:	681c      	ldr	r4, [r3, #0]
 8006832:	2500      	movs	r5, #0
 8006834:	e000      	b.n	8006838 <vTaskPrioritySet+0x28>
 8006836:	462c      	mov	r4, r5
 8006838:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800683a:	42b3      	cmp	r3, r6
 800683c:	d02f      	beq.n	800689e <vTaskPrioritySet+0x8e>
 800683e:	429e      	cmp	r6, r3
 8006840:	d903      	bls.n	800684a <vTaskPrioritySet+0x3a>
 8006842:	3500      	adds	r5, #0
 8006844:	bf18      	it	ne
 8006846:	2501      	movne	r5, #1
 8006848:	e003      	b.n	8006852 <vTaskPrioritySet+0x42>
 800684a:	f1d5 0501 	rsbs	r5, r5, #1
 800684e:	bf38      	it	cc
 8006850:	2500      	movcc	r5, #0
 8006852:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006854:	6426      	str	r6, [r4, #64]	; 0x40
 8006856:	4293      	cmp	r3, r2
 8006858:	bf08      	it	eq
 800685a:	62e6      	streq	r6, [r4, #44]	; 0x2c
 800685c:	f1c6 0605 	rsb	r6, r6, #5
 8006860:	61a6      	str	r6, [r4, #24]
 8006862:	4e11      	ldr	r6, [pc, #68]	; (80068a8 <vTaskPrioritySet+0x98>)
 8006864:	2214      	movs	r2, #20
 8006866:	f106 0014 	add.w	r0, r6, #20
 800686a:	fb02 0303 	mla	r3, r2, r3, r0
 800686e:	6962      	ldr	r2, [r4, #20]
 8006870:	4680      	mov	r8, r0
 8006872:	429a      	cmp	r2, r3
 8006874:	d110      	bne.n	8006898 <vTaskPrioritySet+0x88>
 8006876:	1d27      	adds	r7, r4, #4
 8006878:	4638      	mov	r0, r7
 800687a:	f7ff fb12 	bl	8005ea2 <uxListRemove>
 800687e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006880:	f8d6 20e8 	ldr.w	r2, [r6, #232]	; 0xe8
 8006884:	4639      	mov	r1, r7
 8006886:	4293      	cmp	r3, r2
 8006888:	bf88      	it	hi
 800688a:	f8c6 30e8 	strhi.w	r3, [r6, #232]	; 0xe8
 800688e:	2014      	movs	r0, #20
 8006890:	fb00 8003 	mla	r0, r0, r3, r8
 8006894:	f7ff fae0 	bl	8005e58 <vListInsertEnd>
 8006898:	b10d      	cbz	r5, 800689e <vTaskPrioritySet+0x8e>
 800689a:	f7ff f936 	bl	8005b0a <vPortYield>
 800689e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068a2:	f7ff b956 	b.w	8005b52 <vPortExitCritical>
 80068a6:	bf00      	nop
 80068a8:	20002a44 	.word	0x20002a44

080068ac <xTaskIsTaskSuspended>:
 80068ac:	b508      	push	{r3, lr}
 80068ae:	b910      	cbnz	r0, 80068b6 <xTaskIsTaskSuspended+0xa>
 80068b0:	f7ff f936 	bl	8005b20 <ulPortSetInterruptMask>
 80068b4:	e7fe      	b.n	80068b4 <xTaskIsTaskSuspended+0x8>
 80068b6:	6943      	ldr	r3, [r0, #20]
 80068b8:	4a07      	ldr	r2, [pc, #28]	; (80068d8 <xTaskIsTaskSuspended+0x2c>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d109      	bne.n	80068d2 <xTaskIsTaskSuspended+0x26>
 80068be:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80068c0:	f1a2 0328 	sub.w	r3, r2, #40	; 0x28
 80068c4:	4298      	cmp	r0, r3
 80068c6:	d004      	beq.n	80068d2 <xTaskIsTaskSuspended+0x26>
 80068c8:	f1d0 0001 	rsbs	r0, r0, #1
 80068cc:	bf38      	it	cc
 80068ce:	2000      	movcc	r0, #0
 80068d0:	bd08      	pop	{r3, pc}
 80068d2:	2000      	movs	r0, #0
 80068d4:	bd08      	pop	{r3, pc}
 80068d6:	bf00      	nop
 80068d8:	20002b0c 	.word	0x20002b0c

080068dc <vTaskResume>:
 80068dc:	b570      	push	{r4, r5, r6, lr}
 80068de:	4604      	mov	r4, r0
 80068e0:	b910      	cbnz	r0, 80068e8 <vTaskResume+0xc>
 80068e2:	f7ff f91d 	bl	8005b20 <ulPortSetInterruptMask>
 80068e6:	e7fe      	b.n	80068e6 <vTaskResume+0xa>
 80068e8:	4d15      	ldr	r5, [pc, #84]	; (8006940 <vTaskResume+0x64>)
 80068ea:	682b      	ldr	r3, [r5, #0]
 80068ec:	4298      	cmp	r0, r3
 80068ee:	d025      	beq.n	800693c <vTaskResume+0x60>
 80068f0:	f7ff f91e 	bl	8005b30 <vPortEnterCritical>
 80068f4:	4620      	mov	r0, r4
 80068f6:	f7ff ffd9 	bl	80068ac <xTaskIsTaskSuspended>
 80068fa:	2801      	cmp	r0, #1
 80068fc:	d11a      	bne.n	8006934 <vTaskResume+0x58>
 80068fe:	1d26      	adds	r6, r4, #4
 8006900:	4630      	mov	r0, r6
 8006902:	f7ff face 	bl	8005ea2 <uxListRemove>
 8006906:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006908:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 800690c:	4631      	mov	r1, r6
 800690e:	4293      	cmp	r3, r2
 8006910:	bf88      	it	hi
 8006912:	f8c5 30e8 	strhi.w	r3, [r5, #232]	; 0xe8
 8006916:	4d0a      	ldr	r5, [pc, #40]	; (8006940 <vTaskResume+0x64>)
 8006918:	2014      	movs	r0, #20
 800691a:	f105 0214 	add.w	r2, r5, #20
 800691e:	fb00 2003 	mla	r0, r0, r3, r2
 8006922:	f7ff fa99 	bl	8005e58 <vListInsertEnd>
 8006926:	682b      	ldr	r3, [r5, #0]
 8006928:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800692a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692c:	429a      	cmp	r2, r3
 800692e:	d301      	bcc.n	8006934 <vTaskResume+0x58>
 8006930:	f7ff f8eb 	bl	8005b0a <vPortYield>
 8006934:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006938:	f7ff b90b 	b.w	8005b52 <vPortExitCritical>
 800693c:	bd70      	pop	{r4, r5, r6, pc}
 800693e:	bf00      	nop
 8006940:	20002a44 	.word	0x20002a44

08006944 <xTaskResumeFromISR>:
 8006944:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006948:	4604      	mov	r4, r0
 800694a:	b910      	cbnz	r0, 8006952 <xTaskResumeFromISR+0xe>
 800694c:	f7ff f8e8 	bl	8005b20 <ulPortSetInterruptMask>
 8006950:	e7fe      	b.n	8006950 <xTaskResumeFromISR+0xc>
 8006952:	f7ff f8e5 	bl	8005b20 <ulPortSetInterruptMask>
 8006956:	4680      	mov	r8, r0
 8006958:	4620      	mov	r0, r4
 800695a:	f7ff ffa7 	bl	80068ac <xTaskIsTaskSuspended>
 800695e:	2801      	cmp	r0, #1
 8006960:	d123      	bne.n	80069aa <xTaskResumeFromISR+0x66>
 8006962:	4d15      	ldr	r5, [pc, #84]	; (80069b8 <xTaskResumeFromISR+0x74>)
 8006964:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8006968:	b9cb      	cbnz	r3, 800699e <xTaskResumeFromISR+0x5a>
 800696a:	682a      	ldr	r2, [r5, #0]
 800696c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800696e:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8006970:	42b3      	cmp	r3, r6
 8006972:	bf34      	ite	cc
 8006974:	2600      	movcc	r6, #0
 8006976:	2601      	movcs	r6, #1
 8006978:	1d27      	adds	r7, r4, #4
 800697a:	4638      	mov	r0, r7
 800697c:	f7ff fa91 	bl	8005ea2 <uxListRemove>
 8006980:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006982:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8006986:	4639      	mov	r1, r7
 8006988:	4293      	cmp	r3, r2
 800698a:	4a0c      	ldr	r2, [pc, #48]	; (80069bc <xTaskResumeFromISR+0x78>)
 800698c:	bf88      	it	hi
 800698e:	f8c5 30e8 	strhi.w	r3, [r5, #232]	; 0xe8
 8006992:	2014      	movs	r0, #20
 8006994:	fb00 2003 	mla	r0, r0, r3, r2
 8006998:	f7ff fa5e 	bl	8005e58 <vListInsertEnd>
 800699c:	e006      	b.n	80069ac <xTaskResumeFromISR+0x68>
 800699e:	f105 00a0 	add.w	r0, r5, #160	; 0xa0
 80069a2:	f104 0118 	add.w	r1, r4, #24
 80069a6:	f7ff fa57 	bl	8005e58 <vListInsertEnd>
 80069aa:	2600      	movs	r6, #0
 80069ac:	4640      	mov	r0, r8
 80069ae:	f7ff f8cd 	bl	8005b4c <vPortClearInterruptMask>
 80069b2:	4630      	mov	r0, r6
 80069b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069b8:	20002a44 	.word	0x20002a44
 80069bc:	20002a58 	.word	0x20002a58

080069c0 <vTaskStartScheduler>:
 80069c0:	b530      	push	{r4, r5, lr}
 80069c2:	2400      	movs	r4, #0
 80069c4:	b085      	sub	sp, #20
 80069c6:	9400      	str	r4, [sp, #0]
 80069c8:	9401      	str	r4, [sp, #4]
 80069ca:	9402      	str	r4, [sp, #8]
 80069cc:	9403      	str	r4, [sp, #12]
 80069ce:	4810      	ldr	r0, [pc, #64]	; (8006a10 <vTaskStartScheduler+0x50>)
 80069d0:	4910      	ldr	r1, [pc, #64]	; (8006a14 <vTaskStartScheduler+0x54>)
 80069d2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80069d6:	4623      	mov	r3, r4
 80069d8:	f7ff fe14 	bl	8006604 <xTaskGenericCreate>
 80069dc:	2801      	cmp	r0, #1
 80069de:	4605      	mov	r5, r0
 80069e0:	d10f      	bne.n	8006a02 <vTaskStartScheduler+0x42>
 80069e2:	f000 fb85 	bl	80070f0 <xTimerCreateTimerTask>
 80069e6:	2801      	cmp	r0, #1
 80069e8:	4605      	mov	r5, r0
 80069ea:	d10a      	bne.n	8006a02 <vTaskStartScheduler+0x42>
 80069ec:	f7ff f898 	bl	8005b20 <ulPortSetInterruptMask>
 80069f0:	4b09      	ldr	r3, [pc, #36]	; (8006a18 <vTaskStartScheduler+0x58>)
 80069f2:	f8c3 50dc 	str.w	r5, [r3, #220]	; 0xdc
 80069f6:	605c      	str	r4, [r3, #4]
 80069f8:	b005      	add	sp, #20
 80069fa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80069fe:	f7ff b8ed 	b.w	8005bdc <xPortStartScheduler>
 8006a02:	b915      	cbnz	r5, 8006a0a <vTaskStartScheduler+0x4a>
 8006a04:	f7ff f88c 	bl	8005b20 <ulPortSetInterruptMask>
 8006a08:	e7fe      	b.n	8006a08 <vTaskStartScheduler+0x48>
 8006a0a:	b005      	add	sp, #20
 8006a0c:	bd30      	pop	{r4, r5, pc}
 8006a0e:	bf00      	nop
 8006a10:	08006c25 	.word	0x08006c25
 8006a14:	0800ad17 	.word	0x0800ad17
 8006a18:	20002a44 	.word	0x20002a44

08006a1c <vTaskEndScheduler>:
 8006a1c:	b508      	push	{r3, lr}
 8006a1e:	f7ff f87f 	bl	8005b20 <ulPortSetInterruptMask>
 8006a22:	4b04      	ldr	r3, [pc, #16]	; (8006a34 <vTaskEndScheduler+0x18>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8006a2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006a2e:	f7ff b86b 	b.w	8005b08 <vPortEndScheduler>
 8006a32:	bf00      	nop
 8006a34:	20002a44 	.word	0x20002a44

08006a38 <vTaskSuspendAll>:
 8006a38:	4b03      	ldr	r3, [pc, #12]	; (8006a48 <vTaskSuspendAll+0x10>)
 8006a3a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006a3e:	3201      	adds	r2, #1
 8006a40:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	20002a44 	.word	0x20002a44

08006a4c <xTaskGetTickCount>:
 8006a4c:	b510      	push	{r4, lr}
 8006a4e:	f7ff f86f 	bl	8005b30 <vPortEnterCritical>
 8006a52:	4b03      	ldr	r3, [pc, #12]	; (8006a60 <xTaskGetTickCount+0x14>)
 8006a54:	685c      	ldr	r4, [r3, #4]
 8006a56:	f7ff f87c 	bl	8005b52 <vPortExitCritical>
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	bd10      	pop	{r4, pc}
 8006a5e:	bf00      	nop
 8006a60:	20002a44 	.word	0x20002a44

08006a64 <xTaskGetTickCountFromISR>:
 8006a64:	b510      	push	{r4, lr}
 8006a66:	f7ff f85b 	bl	8005b20 <ulPortSetInterruptMask>
 8006a6a:	4b03      	ldr	r3, [pc, #12]	; (8006a78 <xTaskGetTickCountFromISR+0x14>)
 8006a6c:	685c      	ldr	r4, [r3, #4]
 8006a6e:	f7ff f86d 	bl	8005b4c <vPortClearInterruptMask>
 8006a72:	4620      	mov	r0, r4
 8006a74:	bd10      	pop	{r4, pc}
 8006a76:	bf00      	nop
 8006a78:	20002a44 	.word	0x20002a44

08006a7c <uxTaskGetNumberOfTasks>:
 8006a7c:	4b01      	ldr	r3, [pc, #4]	; (8006a84 <uxTaskGetNumberOfTasks+0x8>)
 8006a7e:	6918      	ldr	r0, [r3, #16]
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	20002a44 	.word	0x20002a44

08006a88 <vTaskIncrementTick>:
 8006a88:	4b31      	ldr	r3, [pc, #196]	; (8006b50 <vTaskIncrementTick+0xc8>)
 8006a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006a92:	2a00      	cmp	r2, #0
 8006a94:	d154      	bne.n	8006b40 <vTaskIncrementTick+0xb8>
 8006a96:	685a      	ldr	r2, [r3, #4]
 8006a98:	3201      	adds	r2, #1
 8006a9a:	605a      	str	r2, [r3, #4]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	b9d2      	cbnz	r2, 8006ad6 <vTaskIncrementTick+0x4e>
 8006aa0:	68da      	ldr	r2, [r3, #12]
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	b112      	cbz	r2, 8006aac <vTaskIncrementTick+0x24>
 8006aa6:	f7ff f83b 	bl	8005b20 <ulPortSetInterruptMask>
 8006aaa:	e7fe      	b.n	8006aaa <vTaskIncrementTick+0x22>
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	6899      	ldr	r1, [r3, #8]
 8006ab0:	60d9      	str	r1, [r3, #12]
 8006ab2:	609a      	str	r2, [r3, #8]
 8006ab4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006ab8:	3201      	adds	r2, #1
 8006aba:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8006abe:	68da      	ldr	r2, [r3, #12]
 8006ac0:	6811      	ldr	r1, [r2, #0]
 8006ac2:	4a24      	ldr	r2, [pc, #144]	; (8006b54 <vTaskIncrementTick+0xcc>)
 8006ac4:	b911      	cbnz	r1, 8006acc <vTaskIncrementTick+0x44>
 8006ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aca:	e003      	b.n	8006ad4 <vTaskIncrementTick+0x4c>
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	4c1e      	ldr	r4, [pc, #120]	; (8006b50 <vTaskIncrementTick+0xc8>)
 8006ad8:	4b1e      	ldr	r3, [pc, #120]	; (8006b54 <vTaskIncrementTick+0xcc>)
 8006ada:	6862      	ldr	r2, [r4, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d333      	bcc.n	8006b4a <vTaskIncrementTick+0xc2>
 8006ae2:	f104 0714 	add.w	r7, r4, #20
 8006ae6:	f04f 0814 	mov.w	r8, #20
 8006aea:	68e3      	ldr	r3, [r4, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	b92b      	cbnz	r3, 8006afc <vTaskIncrementTick+0x74>
 8006af0:	4b18      	ldr	r3, [pc, #96]	; (8006b54 <vTaskIncrementTick+0xcc>)
 8006af2:	f04f 32ff 	mov.w	r2, #4294967295
 8006af6:	601a      	str	r2, [r3, #0]
 8006af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006afc:	68e3      	ldr	r3, [r4, #12]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	68dd      	ldr	r5, [r3, #12]
 8006b02:	6862      	ldr	r2, [r4, #4]
 8006b04:	686b      	ldr	r3, [r5, #4]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d203      	bcs.n	8006b12 <vTaskIncrementTick+0x8a>
 8006b0a:	4a12      	ldr	r2, [pc, #72]	; (8006b54 <vTaskIncrementTick+0xcc>)
 8006b0c:	6013      	str	r3, [r2, #0]
 8006b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b12:	1d2e      	adds	r6, r5, #4
 8006b14:	4630      	mov	r0, r6
 8006b16:	f7ff f9c4 	bl	8005ea2 <uxListRemove>
 8006b1a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006b1c:	b11b      	cbz	r3, 8006b26 <vTaskIncrementTick+0x9e>
 8006b1e:	f105 0018 	add.w	r0, r5, #24
 8006b22:	f7ff f9be 	bl	8005ea2 <uxListRemove>
 8006b26:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8006b28:	f8d4 20e8 	ldr.w	r2, [r4, #232]	; 0xe8
 8006b2c:	4631      	mov	r1, r6
 8006b2e:	4290      	cmp	r0, r2
 8006b30:	bf88      	it	hi
 8006b32:	f8c4 00e8 	strhi.w	r0, [r4, #232]	; 0xe8
 8006b36:	fb08 7000 	mla	r0, r8, r0, r7
 8006b3a:	f7ff f98d 	bl	8005e58 <vListInsertEnd>
 8006b3e:	e7d4      	b.n	8006aea <vTaskIncrementTick+0x62>
 8006b40:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8006b44:	3201      	adds	r2, #1
 8006b46:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
 8006b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b4e:	bf00      	nop
 8006b50:	20002a44 	.word	0x20002a44
 8006b54:	20000030 	.word	0x20000030

08006b58 <xTaskResumeAll>:
 8006b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b5c:	4c30      	ldr	r4, [pc, #192]	; (8006c20 <xTaskResumeAll+0xc8>)
 8006b5e:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 8006b62:	b913      	cbnz	r3, 8006b6a <xTaskResumeAll+0x12>
 8006b64:	f7fe ffdc 	bl	8005b20 <ulPortSetInterruptMask>
 8006b68:	e7fe      	b.n	8006b68 <xTaskResumeAll+0x10>
 8006b6a:	f7fe ffe1 	bl	8005b30 <vPortEnterCritical>
 8006b6e:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 8006b72:	3b01      	subs	r3, #1
 8006b74:	f8c4 30f0 	str.w	r3, [r4, #240]	; 0xf0
 8006b78:	f8d4 60f0 	ldr.w	r6, [r4, #240]	; 0xf0
 8006b7c:	b10e      	cbz	r6, 8006b82 <xTaskResumeAll+0x2a>
 8006b7e:	2400      	movs	r4, #0
 8006b80:	e049      	b.n	8006c16 <xTaskResumeAll+0xbe>
 8006b82:	6923      	ldr	r3, [r4, #16]
 8006b84:	b9f3      	cbnz	r3, 8006bc4 <xTaskResumeAll+0x6c>
 8006b86:	e7fa      	b.n	8006b7e <xTaskResumeAll+0x26>
 8006b88:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 8006b8c:	68dd      	ldr	r5, [r3, #12]
 8006b8e:	1d2f      	adds	r7, r5, #4
 8006b90:	f105 0018 	add.w	r0, r5, #24
 8006b94:	f7ff f985 	bl	8005ea2 <uxListRemove>
 8006b98:	4638      	mov	r0, r7
 8006b9a:	f7ff f982 	bl	8005ea2 <uxListRemove>
 8006b9e:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8006ba0:	f8d4 20e8 	ldr.w	r2, [r4, #232]	; 0xe8
 8006ba4:	4639      	mov	r1, r7
 8006ba6:	4290      	cmp	r0, r2
 8006ba8:	bf88      	it	hi
 8006baa:	f8c4 00e8 	strhi.w	r0, [r4, #232]	; 0xe8
 8006bae:	fb09 8000 	mla	r0, r9, r0, r8
 8006bb2:	f7ff f951 	bl	8005e58 <vListInsertEnd>
 8006bb6:	6823      	ldr	r3, [r4, #0]
 8006bb8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8006bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	bf28      	it	cs
 8006bc0:	2601      	movcs	r6, #1
 8006bc2:	e003      	b.n	8006bcc <xTaskResumeAll+0x74>
 8006bc4:	f104 0814 	add.w	r8, r4, #20
 8006bc8:	f04f 0914 	mov.w	r9, #20
 8006bcc:	f8d4 20a0 	ldr.w	r2, [r4, #160]	; 0xa0
 8006bd0:	4b13      	ldr	r3, [pc, #76]	; (8006c20 <xTaskResumeAll+0xc8>)
 8006bd2:	2a00      	cmp	r2, #0
 8006bd4:	d1d8      	bne.n	8006b88 <xTaskResumeAll+0x30>
 8006bd6:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8006bda:	b942      	cbnz	r2, 8006bee <xTaskResumeAll+0x96>
 8006bdc:	e014      	b.n	8006c08 <xTaskResumeAll+0xb0>
 8006bde:	f7ff ff53 	bl	8006a88 <vTaskIncrementTick>
 8006be2:	f8d4 30f8 	ldr.w	r3, [r4, #248]	; 0xf8
 8006be6:	3b01      	subs	r3, #1
 8006be8:	f8c4 30f8 	str.w	r3, [r4, #248]	; 0xf8
 8006bec:	e000      	b.n	8006bf0 <xTaskResumeAll+0x98>
 8006bee:	461c      	mov	r4, r3
 8006bf0:	f8d4 30f8 	ldr.w	r3, [r4, #248]	; 0xf8
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1f2      	bne.n	8006bde <xTaskResumeAll+0x86>
 8006bf8:	4b09      	ldr	r3, [pc, #36]	; (8006c20 <xTaskResumeAll+0xc8>)
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8006c00:	2401      	movs	r4, #1
 8006c02:	f7fe ff82 	bl	8005b0a <vPortYield>
 8006c06:	e006      	b.n	8006c16 <xTaskResumeAll+0xbe>
 8006c08:	2e01      	cmp	r6, #1
 8006c0a:	d0f5      	beq.n	8006bf8 <xTaskResumeAll+0xa0>
 8006c0c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d1b4      	bne.n	8006b7e <xTaskResumeAll+0x26>
 8006c14:	e7f0      	b.n	8006bf8 <xTaskResumeAll+0xa0>
 8006c16:	f7fe ff9c 	bl	8005b52 <vPortExitCritical>
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c20:	20002a44 	.word	0x20002a44

08006c24 <prvIdleTask>:
 8006c24:	b538      	push	{r3, r4, r5, lr}
 8006c26:	4c16      	ldr	r4, [pc, #88]	; (8006c80 <prvIdleTask+0x5c>)
 8006c28:	e01e      	b.n	8006c68 <prvIdleTask+0x44>
 8006c2a:	f7ff ff05 	bl	8006a38 <vTaskSuspendAll>
 8006c2e:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 8006c32:	f7ff ff91 	bl	8006b58 <xTaskResumeAll>
 8006c36:	b1bd      	cbz	r5, 8006c68 <prvIdleTask+0x44>
 8006c38:	f7fe ff7a 	bl	8005b30 <vPortEnterCritical>
 8006c3c:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8006c40:	68dd      	ldr	r5, [r3, #12]
 8006c42:	1d28      	adds	r0, r5, #4
 8006c44:	f7ff f92d 	bl	8005ea2 <uxListRemove>
 8006c48:	6923      	ldr	r3, [r4, #16]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	6123      	str	r3, [r4, #16]
 8006c4e:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
 8006c52:	3b01      	subs	r3, #1
 8006c54:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 8006c58:	f7fe ff7b 	bl	8005b52 <vPortExitCritical>
 8006c5c:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8006c5e:	f7fe ff17 	bl	8005a90 <vPortFree>
 8006c62:	4628      	mov	r0, r5
 8006c64:	f7fe ff14 	bl	8005a90 <vPortFree>
 8006c68:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1dc      	bne.n	8006c2a <prvIdleTask+0x6>
 8006c70:	6963      	ldr	r3, [r4, #20]
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d901      	bls.n	8006c7a <prvIdleTask+0x56>
 8006c76:	f7fe ff48 	bl	8005b0a <vPortYield>
 8006c7a:	f7fb f935 	bl	8001ee8 <vApplicationIdleHook>
 8006c7e:	e7f3      	b.n	8006c68 <prvIdleTask+0x44>
 8006c80:	20002a44 	.word	0x20002a44

08006c84 <vTaskDelay>:
 8006c84:	b510      	push	{r4, lr}
 8006c86:	4604      	mov	r4, r0
 8006c88:	b918      	cbnz	r0, 8006c92 <vTaskDelay+0xe>
 8006c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c8e:	f7fe bf3c 	b.w	8005b0a <vPortYield>
 8006c92:	f7ff fed1 	bl	8006a38 <vTaskSuspendAll>
 8006c96:	4b07      	ldr	r3, [pc, #28]	; (8006cb4 <vTaskDelay+0x30>)
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	6818      	ldr	r0, [r3, #0]
 8006c9c:	18a4      	adds	r4, r4, r2
 8006c9e:	3004      	adds	r0, #4
 8006ca0:	f7ff f8ff 	bl	8005ea2 <uxListRemove>
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f7ff fc8f 	bl	80065c8 <prvAddCurrentTaskToDelayedList>
 8006caa:	f7ff ff55 	bl	8006b58 <xTaskResumeAll>
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	d0eb      	beq.n	8006c8a <vTaskDelay+0x6>
 8006cb2:	bd10      	pop	{r4, pc}
 8006cb4:	20002a44 	.word	0x20002a44

08006cb8 <vTaskDelayUntil>:
 8006cb8:	b538      	push	{r3, r4, r5, lr}
 8006cba:	460c      	mov	r4, r1
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	b910      	cbnz	r0, 8006cc6 <vTaskDelayUntil+0xe>
 8006cc0:	f7fe ff2e 	bl	8005b20 <ulPortSetInterruptMask>
 8006cc4:	e7fe      	b.n	8006cc4 <vTaskDelayUntil+0xc>
 8006cc6:	b911      	cbnz	r1, 8006cce <vTaskDelayUntil+0x16>
 8006cc8:	f7fe ff2a 	bl	8005b20 <ulPortSetInterruptMask>
 8006ccc:	e7fe      	b.n	8006ccc <vTaskDelayUntil+0x14>
 8006cce:	f7ff feb3 	bl	8006a38 <vTaskSuspendAll>
 8006cd2:	4a13      	ldr	r2, [pc, #76]	; (8006d20 <vTaskDelayUntil+0x68>)
 8006cd4:	682b      	ldr	r3, [r5, #0]
 8006cd6:	6851      	ldr	r1, [r2, #4]
 8006cd8:	191c      	adds	r4, r3, r4
 8006cda:	4299      	cmp	r1, r3
 8006cdc:	d202      	bcs.n	8006ce4 <vTaskDelayUntil+0x2c>
 8006cde:	429c      	cmp	r4, r3
 8006ce0:	d208      	bcs.n	8006cf4 <vTaskDelayUntil+0x3c>
 8006ce2:	e001      	b.n	8006ce8 <vTaskDelayUntil+0x30>
 8006ce4:	429c      	cmp	r4, r3
 8006ce6:	d307      	bcc.n	8006cf8 <vTaskDelayUntil+0x40>
 8006ce8:	6853      	ldr	r3, [r2, #4]
 8006cea:	429c      	cmp	r4, r3
 8006cec:	bf94      	ite	ls
 8006cee:	2300      	movls	r3, #0
 8006cf0:	2301      	movhi	r3, #1
 8006cf2:	e002      	b.n	8006cfa <vTaskDelayUntil+0x42>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	e000      	b.n	8006cfa <vTaskDelayUntil+0x42>
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	602c      	str	r4, [r5, #0]
 8006cfc:	b13b      	cbz	r3, 8006d0e <vTaskDelayUntil+0x56>
 8006cfe:	4b08      	ldr	r3, [pc, #32]	; (8006d20 <vTaskDelayUntil+0x68>)
 8006d00:	6818      	ldr	r0, [r3, #0]
 8006d02:	3004      	adds	r0, #4
 8006d04:	f7ff f8cd 	bl	8005ea2 <uxListRemove>
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f7ff fc5d 	bl	80065c8 <prvAddCurrentTaskToDelayedList>
 8006d0e:	f7ff ff23 	bl	8006b58 <xTaskResumeAll>
 8006d12:	b918      	cbnz	r0, 8006d1c <vTaskDelayUntil+0x64>
 8006d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d18:	f7fe bef7 	b.w	8005b0a <vPortYield>
 8006d1c:	bd38      	pop	{r3, r4, r5, pc}
 8006d1e:	bf00      	nop
 8006d20:	20002a44 	.word	0x20002a44

08006d24 <vTaskSwitchContext>:
 8006d24:	b538      	push	{r3, r4, r5, lr}
 8006d26:	4b26      	ldr	r3, [pc, #152]	; (8006dc0 <vTaskSwitchContext+0x9c>)
 8006d28:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8006d2c:	461c      	mov	r4, r3
 8006d2e:	b11a      	cbz	r2, 8006d38 <vTaskSwitchContext+0x14>
 8006d30:	2201      	movs	r2, #1
 8006d32:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8006d36:	bd38      	pop	{r3, r4, r5, pc}
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6812      	ldr	r2, [r2, #0]
 8006d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d804      	bhi.n	8006d4e <vTaskSwitchContext+0x2a>
 8006d44:	6820      	ldr	r0, [r4, #0]
 8006d46:	6821      	ldr	r1, [r4, #0]
 8006d48:	3134      	adds	r1, #52	; 0x34
 8006d4a:	f7fb f8cc 	bl	8001ee6 <vApplicationStackOverflowHook>
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	491c      	ldr	r1, [pc, #112]	; (8006dc4 <vTaskSwitchContext+0xa0>)
 8006d52:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d54:	2214      	movs	r2, #20
 8006d56:	4d1a      	ldr	r5, [pc, #104]	; (8006dc0 <vTaskSwitchContext+0x9c>)
 8006d58:	f001 f912 	bl	8007f80 <memcmp>
 8006d5c:	b188      	cbz	r0, 8006d82 <vTaskSwitchContext+0x5e>
 8006d5e:	6828      	ldr	r0, [r5, #0]
 8006d60:	6829      	ldr	r1, [r5, #0]
 8006d62:	3134      	adds	r1, #52	; 0x34
 8006d64:	f7fb f8bf 	bl	8001ee6 <vApplicationStackOverflowHook>
 8006d68:	e00b      	b.n	8006d82 <vTaskSwitchContext+0x5e>
 8006d6a:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8006d6e:	b913      	cbnz	r3, 8006d76 <vTaskSwitchContext+0x52>
 8006d70:	f7fe fed6 	bl	8005b20 <ulPortSetInterruptMask>
 8006d74:	e7fe      	b.n	8006d74 <vTaskSwitchContext+0x50>
 8006d76:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8006d80:	e001      	b.n	8006d86 <vTaskSwitchContext+0x62>
 8006d82:	4a0f      	ldr	r2, [pc, #60]	; (8006dc0 <vTaskSwitchContext+0x9c>)
 8006d84:	2014      	movs	r0, #20
 8006d86:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
 8006d8a:	490d      	ldr	r1, [pc, #52]	; (8006dc0 <vTaskSwitchContext+0x9c>)
 8006d8c:	fb00 2303 	mla	r3, r0, r3, r2
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0e9      	beq.n	8006d6a <vTaskSwitchContext+0x46>
 8006d96:	f8d1 30e8 	ldr.w	r3, [r1, #232]	; 0xe8
 8006d9a:	2214      	movs	r2, #20
 8006d9c:	3114      	adds	r1, #20
 8006d9e:	fb02 1303 	mla	r3, r2, r3, r1
 8006da2:	685a      	ldr	r2, [r3, #4]
 8006da4:	f103 0108 	add.w	r1, r3, #8
 8006da8:	6852      	ldr	r2, [r2, #4]
 8006daa:	428a      	cmp	r2, r1
 8006dac:	605a      	str	r2, [r3, #4]
 8006dae:	bf04      	itt	eq
 8006db0:	6852      	ldreq	r2, [r2, #4]
 8006db2:	605a      	streq	r2, [r3, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	68da      	ldr	r2, [r3, #12]
 8006db8:	4b01      	ldr	r3, [pc, #4]	; (8006dc0 <vTaskSwitchContext+0x9c>)
 8006dba:	601a      	str	r2, [r3, #0]
 8006dbc:	bd38      	pop	{r3, r4, r5, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20002a44 	.word	0x20002a44
 8006dc4:	0800a868 	.word	0x0800a868

08006dc8 <vTaskSuspend>:
 8006dc8:	b570      	push	{r4, r5, r6, lr}
 8006dca:	4604      	mov	r4, r0
 8006dcc:	f7fe feb0 	bl	8005b30 <vPortEnterCritical>
 8006dd0:	4b17      	ldr	r3, [pc, #92]	; (8006e30 <vTaskSuspend+0x68>)
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	4294      	cmp	r4, r2
 8006dd6:	d001      	beq.n	8006ddc <vTaskSuspend+0x14>
 8006dd8:	4625      	mov	r5, r4
 8006dda:	b914      	cbnz	r4, 8006de2 <vTaskSuspend+0x1a>
 8006ddc:	681d      	ldr	r5, [r3, #0]
 8006dde:	2400      	movs	r4, #0
 8006de0:	e7ff      	b.n	8006de2 <vTaskSuspend+0x1a>
 8006de2:	1d2e      	adds	r6, r5, #4
 8006de4:	4630      	mov	r0, r6
 8006de6:	f7ff f85c 	bl	8005ea2 <uxListRemove>
 8006dea:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006dec:	b11b      	cbz	r3, 8006df6 <vTaskSuspend+0x2e>
 8006dee:	f105 0018 	add.w	r0, r5, #24
 8006df2:	f7ff f856 	bl	8005ea2 <uxListRemove>
 8006df6:	4d0e      	ldr	r5, [pc, #56]	; (8006e30 <vTaskSuspend+0x68>)
 8006df8:	4631      	mov	r1, r6
 8006dfa:	f105 00c8 	add.w	r0, r5, #200	; 0xc8
 8006dfe:	f7ff f82b 	bl	8005e58 <vListInsertEnd>
 8006e02:	f7fe fea6 	bl	8005b52 <vPortExitCritical>
 8006e06:	2c00      	cmp	r4, #0
 8006e08:	d111      	bne.n	8006e2e <vTaskSuspend+0x66>
 8006e0a:	f8d5 30dc 	ldr.w	r3, [r5, #220]	; 0xdc
 8006e0e:	b11b      	cbz	r3, 8006e18 <vTaskSuspend+0x50>
 8006e10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e14:	f7fe be79 	b.w	8005b0a <vPortYield>
 8006e18:	f8d5 20c8 	ldr.w	r2, [r5, #200]	; 0xc8
 8006e1c:	692b      	ldr	r3, [r5, #16]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d101      	bne.n	8006e26 <vTaskSuspend+0x5e>
 8006e22:	602c      	str	r4, [r5, #0]
 8006e24:	bd70      	pop	{r4, r5, r6, pc}
 8006e26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006e2a:	f7ff bf7b 	b.w	8006d24 <vTaskSwitchContext>
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	20002a44 	.word	0x20002a44

08006e34 <vTaskPlaceOnEventList>:
 8006e34:	b538      	push	{r3, r4, r5, lr}
 8006e36:	460d      	mov	r5, r1
 8006e38:	b910      	cbnz	r0, 8006e40 <vTaskPlaceOnEventList+0xc>
 8006e3a:	f7fe fe71 	bl	8005b20 <ulPortSetInterruptMask>
 8006e3e:	e7fe      	b.n	8006e3e <vTaskPlaceOnEventList+0xa>
 8006e40:	4c0c      	ldr	r4, [pc, #48]	; (8006e74 <vTaskPlaceOnEventList+0x40>)
 8006e42:	6821      	ldr	r1, [r4, #0]
 8006e44:	3118      	adds	r1, #24
 8006e46:	f7ff f814 	bl	8005e72 <vListInsert>
 8006e4a:	6820      	ldr	r0, [r4, #0]
 8006e4c:	3004      	adds	r0, #4
 8006e4e:	f7ff f828 	bl	8005ea2 <uxListRemove>
 8006e52:	1c6a      	adds	r2, r5, #1
 8006e54:	d107      	bne.n	8006e66 <vTaskPlaceOnEventList+0x32>
 8006e56:	4620      	mov	r0, r4
 8006e58:	f850 1bc8 	ldr.w	r1, [r0], #200
 8006e5c:	3104      	adds	r1, #4
 8006e5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e62:	f7fe bff9 	b.w	8005e58 <vListInsertEnd>
 8006e66:	6860      	ldr	r0, [r4, #4]
 8006e68:	1828      	adds	r0, r5, r0
 8006e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e6e:	f7ff bbab 	b.w	80065c8 <prvAddCurrentTaskToDelayedList>
 8006e72:	bf00      	nop
 8006e74:	20002a44 	.word	0x20002a44

08006e78 <vTaskPlaceOnEventListRestricted>:
 8006e78:	b538      	push	{r3, r4, r5, lr}
 8006e7a:	460d      	mov	r5, r1
 8006e7c:	b910      	cbnz	r0, 8006e84 <vTaskPlaceOnEventListRestricted+0xc>
 8006e7e:	f7fe fe4f 	bl	8005b20 <ulPortSetInterruptMask>
 8006e82:	e7fe      	b.n	8006e82 <vTaskPlaceOnEventListRestricted+0xa>
 8006e84:	4c07      	ldr	r4, [pc, #28]	; (8006ea4 <vTaskPlaceOnEventListRestricted+0x2c>)
 8006e86:	6821      	ldr	r1, [r4, #0]
 8006e88:	3118      	adds	r1, #24
 8006e8a:	f7fe ffe5 	bl	8005e58 <vListInsertEnd>
 8006e8e:	6820      	ldr	r0, [r4, #0]
 8006e90:	3004      	adds	r0, #4
 8006e92:	f7ff f806 	bl	8005ea2 <uxListRemove>
 8006e96:	6860      	ldr	r0, [r4, #4]
 8006e98:	1828      	adds	r0, r5, r0
 8006e9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e9e:	f7ff bb93 	b.w	80065c8 <prvAddCurrentTaskToDelayedList>
 8006ea2:	bf00      	nop
 8006ea4:	20002a44 	.word	0x20002a44

08006ea8 <xTaskRemoveFromEventList>:
 8006ea8:	68c3      	ldr	r3, [r0, #12]
 8006eaa:	b570      	push	{r4, r5, r6, lr}
 8006eac:	68dc      	ldr	r4, [r3, #12]
 8006eae:	b914      	cbnz	r4, 8006eb6 <xTaskRemoveFromEventList+0xe>
 8006eb0:	f7fe fe36 	bl	8005b20 <ulPortSetInterruptMask>
 8006eb4:	e7fe      	b.n	8006eb4 <xTaskRemoveFromEventList+0xc>
 8006eb6:	f104 0618 	add.w	r6, r4, #24
 8006eba:	4d12      	ldr	r5, [pc, #72]	; (8006f04 <xTaskRemoveFromEventList+0x5c>)
 8006ebc:	4630      	mov	r0, r6
 8006ebe:	f7fe fff0 	bl	8005ea2 <uxListRemove>
 8006ec2:	f8d5 30f0 	ldr.w	r3, [r5, #240]	; 0xf0
 8006ec6:	b97b      	cbnz	r3, 8006ee8 <xTaskRemoveFromEventList+0x40>
 8006ec8:	1d26      	adds	r6, r4, #4
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f7fe ffe9 	bl	8005ea2 <uxListRemove>
 8006ed0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006ed2:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	4a0b      	ldr	r2, [pc, #44]	; (8006f08 <xTaskRemoveFromEventList+0x60>)
 8006eda:	bf88      	it	hi
 8006edc:	f8c5 30e8 	strhi.w	r3, [r5, #232]	; 0xe8
 8006ee0:	2014      	movs	r0, #20
 8006ee2:	fb00 2003 	mla	r0, r0, r3, r2
 8006ee6:	e001      	b.n	8006eec <xTaskRemoveFromEventList+0x44>
 8006ee8:	f105 00a0 	add.w	r0, r5, #160	; 0xa0
 8006eec:	4631      	mov	r1, r6
 8006eee:	f7fe ffb3 	bl	8005e58 <vListInsertEnd>
 8006ef2:	4b04      	ldr	r3, [pc, #16]	; (8006f04 <xTaskRemoveFromEventList+0x5c>)
 8006ef4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efa:	4298      	cmp	r0, r3
 8006efc:	bf34      	ite	cc
 8006efe:	2000      	movcc	r0, #0
 8006f00:	2001      	movcs	r0, #1
 8006f02:	bd70      	pop	{r4, r5, r6, pc}
 8006f04:	20002a44 	.word	0x20002a44
 8006f08:	20002a58 	.word	0x20002a58

08006f0c <vTaskSetTimeOutState>:
 8006f0c:	b508      	push	{r3, lr}
 8006f0e:	b910      	cbnz	r0, 8006f16 <vTaskSetTimeOutState+0xa>
 8006f10:	f7fe fe06 	bl	8005b20 <ulPortSetInterruptMask>
 8006f14:	e7fe      	b.n	8006f14 <vTaskSetTimeOutState+0x8>
 8006f16:	4b03      	ldr	r3, [pc, #12]	; (8006f24 <vTaskSetTimeOutState+0x18>)
 8006f18:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	e880 000c 	stmia.w	r0, {r2, r3}
 8006f22:	bd08      	pop	{r3, pc}
 8006f24:	20002a44 	.word	0x20002a44

08006f28 <xTaskCheckForTimeOut>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	460d      	mov	r5, r1
 8006f2c:	4604      	mov	r4, r0
 8006f2e:	b910      	cbnz	r0, 8006f36 <xTaskCheckForTimeOut+0xe>
 8006f30:	f7fe fdf6 	bl	8005b20 <ulPortSetInterruptMask>
 8006f34:	e7fe      	b.n	8006f34 <xTaskCheckForTimeOut+0xc>
 8006f36:	b911      	cbnz	r1, 8006f3e <xTaskCheckForTimeOut+0x16>
 8006f38:	f7fe fdf2 	bl	8005b20 <ulPortSetInterruptMask>
 8006f3c:	e7fe      	b.n	8006f3c <xTaskCheckForTimeOut+0x14>
 8006f3e:	f7fe fdf7 	bl	8005b30 <vPortEnterCritical>
 8006f42:	682b      	ldr	r3, [r5, #0]
 8006f44:	1c59      	adds	r1, r3, #1
 8006f46:	d017      	beq.n	8006f78 <xTaskCheckForTimeOut+0x50>
 8006f48:	4a0f      	ldr	r2, [pc, #60]	; (8006f88 <xTaskCheckForTimeOut+0x60>)
 8006f4a:	6821      	ldr	r1, [r4, #0]
 8006f4c:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
 8006f50:	4288      	cmp	r0, r1
 8006f52:	4611      	mov	r1, r2
 8006f54:	d003      	beq.n	8006f5e <xTaskCheckForTimeOut+0x36>
 8006f56:	6850      	ldr	r0, [r2, #4]
 8006f58:	6862      	ldr	r2, [r4, #4]
 8006f5a:	4290      	cmp	r0, r2
 8006f5c:	d20e      	bcs.n	8006f7c <xTaskCheckForTimeOut+0x54>
 8006f5e:	6849      	ldr	r1, [r1, #4]
 8006f60:	6862      	ldr	r2, [r4, #4]
 8006f62:	1a89      	subs	r1, r1, r2
 8006f64:	4299      	cmp	r1, r3
 8006f66:	d209      	bcs.n	8006f7c <xTaskCheckForTimeOut+0x54>
 8006f68:	4907      	ldr	r1, [pc, #28]	; (8006f88 <xTaskCheckForTimeOut+0x60>)
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	6849      	ldr	r1, [r1, #4]
 8006f6e:	1a52      	subs	r2, r2, r1
 8006f70:	18d3      	adds	r3, r2, r3
 8006f72:	602b      	str	r3, [r5, #0]
 8006f74:	f7ff ffca 	bl	8006f0c <vTaskSetTimeOutState>
 8006f78:	2400      	movs	r4, #0
 8006f7a:	e000      	b.n	8006f7e <xTaskCheckForTimeOut+0x56>
 8006f7c:	2401      	movs	r4, #1
 8006f7e:	f7fe fde8 	bl	8005b52 <vPortExitCritical>
 8006f82:	4620      	mov	r0, r4
 8006f84:	bd38      	pop	{r3, r4, r5, pc}
 8006f86:	bf00      	nop
 8006f88:	20002a44 	.word	0x20002a44

08006f8c <vTaskMissedYield>:
 8006f8c:	4b02      	ldr	r3, [pc, #8]	; (8006f98 <vTaskMissedYield+0xc>)
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8006f94:	4770      	bx	lr
 8006f96:	bf00      	nop
 8006f98:	20002a44 	.word	0x20002a44

08006f9c <xTaskGetCurrentTaskHandle>:
 8006f9c:	4b01      	ldr	r3, [pc, #4]	; (8006fa4 <xTaskGetCurrentTaskHandle+0x8>)
 8006f9e:	6818      	ldr	r0, [r3, #0]
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	20002a44 	.word	0x20002a44

08006fa8 <xTaskGetSchedulerState>:
 8006fa8:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <xTaskGetSchedulerState+0x18>)
 8006faa:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8006fae:	b128      	cbz	r0, 8006fbc <xTaskGetSchedulerState+0x14>
 8006fb0:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	bf14      	ite	ne
 8006fb8:	2002      	movne	r0, #2
 8006fba:	2001      	moveq	r0, #1
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	20002a44 	.word	0x20002a44

08006fc4 <vTaskPriorityInherit>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	4604      	mov	r4, r0
 8006fc8:	2800      	cmp	r0, #0
 8006fca:	d02b      	beq.n	8007024 <vTaskPriorityInherit+0x60>
 8006fcc:	4d16      	ldr	r5, [pc, #88]	; (8007028 <vTaskPriorityInherit+0x64>)
 8006fce:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8006fd0:	682b      	ldr	r3, [r5, #0]
 8006fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d225      	bcs.n	8007024 <vTaskPriorityInherit+0x60>
 8006fd8:	462b      	mov	r3, r5
 8006fda:	f853 1b14 	ldr.w	r1, [r3], #20
 8006fde:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8006fe0:	f1c1 0105 	rsb	r1, r1, #5
 8006fe4:	6181      	str	r1, [r0, #24]
 8006fe6:	2114      	movs	r1, #20
 8006fe8:	fb01 3302 	mla	r3, r1, r2, r3
 8006fec:	6941      	ldr	r1, [r0, #20]
 8006fee:	4299      	cmp	r1, r3
 8006ff0:	d115      	bne.n	800701e <vTaskPriorityInherit+0x5a>
 8006ff2:	1d06      	adds	r6, r0, #4
 8006ff4:	4630      	mov	r0, r6
 8006ff6:	f7fe ff54 	bl	8005ea2 <uxListRemove>
 8006ffa:	682b      	ldr	r3, [r5, #0]
 8006ffc:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8007000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007002:	4631      	mov	r1, r6
 8007004:	4293      	cmp	r3, r2
 8007006:	4a09      	ldr	r2, [pc, #36]	; (800702c <vTaskPriorityInherit+0x68>)
 8007008:	bf88      	it	hi
 800700a:	f8c5 30e8 	strhi.w	r3, [r5, #232]	; 0xe8
 800700e:	2014      	movs	r0, #20
 8007010:	fb00 2003 	mla	r0, r0, r3, r2
 8007014:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007016:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800701a:	f7fe bf1d 	b.w	8005e58 <vListInsertEnd>
 800701e:	682b      	ldr	r3, [r5, #0]
 8007020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007022:	62c3      	str	r3, [r0, #44]	; 0x2c
 8007024:	bd70      	pop	{r4, r5, r6, pc}
 8007026:	bf00      	nop
 8007028:	20002a44 	.word	0x20002a44
 800702c:	20002a58 	.word	0x20002a58

08007030 <vTaskPriorityDisinherit>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4604      	mov	r4, r0
 8007034:	b1e0      	cbz	r0, 8007070 <vTaskPriorityDisinherit+0x40>
 8007036:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8007038:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800703a:	429a      	cmp	r2, r3
 800703c:	d018      	beq.n	8007070 <vTaskPriorityDisinherit+0x40>
 800703e:	1d05      	adds	r5, r0, #4
 8007040:	4628      	mov	r0, r5
 8007042:	f7fe ff2e 	bl	8005ea2 <uxListRemove>
 8007046:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007048:	f1c3 0205 	rsb	r2, r3, #5
 800704c:	61a2      	str	r2, [r4, #24]
 800704e:	4a09      	ldr	r2, [pc, #36]	; (8007074 <vTaskPriorityDisinherit+0x44>)
 8007050:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007052:	f8d2 10e8 	ldr.w	r1, [r2, #232]	; 0xe8
 8007056:	428b      	cmp	r3, r1
 8007058:	bf88      	it	hi
 800705a:	f8c2 30e8 	strhi.w	r3, [r2, #232]	; 0xe8
 800705e:	4a06      	ldr	r2, [pc, #24]	; (8007078 <vTaskPriorityDisinherit+0x48>)
 8007060:	2014      	movs	r0, #20
 8007062:	fb00 2003 	mla	r0, r0, r3, r2
 8007066:	4629      	mov	r1, r5
 8007068:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800706c:	f7fe bef4 	b.w	8005e58 <vListInsertEnd>
 8007070:	bd38      	pop	{r3, r4, r5, pc}
 8007072:	bf00      	nop
 8007074:	20002a44 	.word	0x20002a44
 8007078:	20002a58 	.word	0x20002a58

0800707c <prvCheckForValidListAndQueue>:
 800707c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800707e:	4c0d      	ldr	r4, [pc, #52]	; (80070b4 <prvCheckForValidListAndQueue+0x38>)
 8007080:	f7fe fd56 	bl	8005b30 <vPortEnterCritical>
 8007084:	6825      	ldr	r5, [r4, #0]
 8007086:	b985      	cbnz	r5, 80070aa <prvCheckForValidListAndQueue+0x2e>
 8007088:	1d27      	adds	r7, r4, #4
 800708a:	4638      	mov	r0, r7
 800708c:	f104 0618 	add.w	r6, r4, #24
 8007090:	f7fe fed4 	bl	8005e3c <vListInitialise>
 8007094:	4630      	mov	r0, r6
 8007096:	f7fe fed1 	bl	8005e3c <vListInitialise>
 800709a:	2005      	movs	r0, #5
 800709c:	210c      	movs	r1, #12
 800709e:	462a      	mov	r2, r5
 80070a0:	62e7      	str	r7, [r4, #44]	; 0x2c
 80070a2:	6326      	str	r6, [r4, #48]	; 0x30
 80070a4:	f7fe ffb3 	bl	800600e <xQueueGenericCreate>
 80070a8:	6020      	str	r0, [r4, #0]
 80070aa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80070ae:	f7fe bd50 	b.w	8005b52 <vPortExitCritical>
 80070b2:	bf00      	nop
 80070b4:	20002b44 	.word	0x20002b44

080070b8 <prvInsertTimerInActiveList>:
 80070b8:	b510      	push	{r4, lr}
 80070ba:	4291      	cmp	r1, r2
 80070bc:	4604      	mov	r4, r0
 80070be:	6041      	str	r1, [r0, #4]
 80070c0:	6120      	str	r0, [r4, #16]
 80070c2:	d806      	bhi.n	80070d2 <prvInsertTimerInActiveList+0x1a>
 80070c4:	6981      	ldr	r1, [r0, #24]
 80070c6:	1ad2      	subs	r2, r2, r3
 80070c8:	428a      	cmp	r2, r1
 80070ca:	d20d      	bcs.n	80070e8 <prvInsertTimerInActiveList+0x30>
 80070cc:	4b07      	ldr	r3, [pc, #28]	; (80070ec <prvInsertTimerInActiveList+0x34>)
 80070ce:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80070d0:	e005      	b.n	80070de <prvInsertTimerInActiveList+0x26>
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d201      	bcs.n	80070da <prvInsertTimerInActiveList+0x22>
 80070d6:	4299      	cmp	r1, r3
 80070d8:	d206      	bcs.n	80070e8 <prvInsertTimerInActiveList+0x30>
 80070da:	4b04      	ldr	r3, [pc, #16]	; (80070ec <prvInsertTimerInActiveList+0x34>)
 80070dc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80070de:	1d21      	adds	r1, r4, #4
 80070e0:	f7fe fec7 	bl	8005e72 <vListInsert>
 80070e4:	2000      	movs	r0, #0
 80070e6:	bd10      	pop	{r4, pc}
 80070e8:	2001      	movs	r0, #1
 80070ea:	bd10      	pop	{r4, pc}
 80070ec:	20002b44 	.word	0x20002b44

080070f0 <xTimerCreateTimerTask>:
 80070f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80070f2:	f7ff ffc3 	bl	800707c <prvCheckForValidListAndQueue>
 80070f6:	4b0b      	ldr	r3, [pc, #44]	; (8007124 <xTimerCreateTimerTask+0x34>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	b913      	cbnz	r3, 8007102 <xTimerCreateTimerTask+0x12>
 80070fc:	f7fe fd10 	bl	8005b20 <ulPortSetInterruptMask>
 8007100:	e00d      	b.n	800711e <xTimerCreateTimerTask+0x2e>
 8007102:	2303      	movs	r3, #3
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	2300      	movs	r3, #0
 8007108:	9301      	str	r3, [sp, #4]
 800710a:	9302      	str	r3, [sp, #8]
 800710c:	9303      	str	r3, [sp, #12]
 800710e:	4806      	ldr	r0, [pc, #24]	; (8007128 <xTimerCreateTimerTask+0x38>)
 8007110:	4906      	ldr	r1, [pc, #24]	; (800712c <xTimerCreateTimerTask+0x3c>)
 8007112:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8007116:	f7ff fa75 	bl	8006604 <xTaskGenericCreate>
 800711a:	b908      	cbnz	r0, 8007120 <xTimerCreateTimerTask+0x30>
 800711c:	e7ee      	b.n	80070fc <xTimerCreateTimerTask+0xc>
 800711e:	e7fe      	b.n	800711e <xTimerCreateTimerTask+0x2e>
 8007120:	b005      	add	sp, #20
 8007122:	bd00      	pop	{pc}
 8007124:	20002b44 	.word	0x20002b44
 8007128:	08007221 	.word	0x08007221
 800712c:	0800ad1c 	.word	0x0800ad1c

08007130 <xTimerCreate>:
 8007130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007134:	4680      	mov	r8, r0
 8007136:	4617      	mov	r7, r2
 8007138:	461e      	mov	r6, r3
 800713a:	460d      	mov	r5, r1
 800713c:	b911      	cbnz	r1, 8007144 <xTimerCreate+0x14>
 800713e:	f7fe fcef 	bl	8005b20 <ulPortSetInterruptMask>
 8007142:	e7fe      	b.n	8007142 <xTimerCreate+0x12>
 8007144:	2028      	movs	r0, #40	; 0x28
 8007146:	f7fe fc75 	bl	8005a34 <pvPortMalloc>
 800714a:	4604      	mov	r4, r0
 800714c:	b158      	cbz	r0, 8007166 <xTimerCreate+0x36>
 800714e:	f7ff ff95 	bl	800707c <prvCheckForValidListAndQueue>
 8007152:	9b06      	ldr	r3, [sp, #24]
 8007154:	f8c4 8000 	str.w	r8, [r4]
 8007158:	61a5      	str	r5, [r4, #24]
 800715a:	61e7      	str	r7, [r4, #28]
 800715c:	6226      	str	r6, [r4, #32]
 800715e:	6263      	str	r3, [r4, #36]	; 0x24
 8007160:	1d20      	adds	r0, r4, #4
 8007162:	f7fe fe76 	bl	8005e52 <vListInitialiseItem>
 8007166:	4620      	mov	r0, r4
 8007168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800716c <xTimerGenericCommand>:
 800716c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800716e:	4d0f      	ldr	r5, [pc, #60]	; (80071ac <xTimerGenericCommand+0x40>)
 8007170:	4606      	mov	r6, r0
 8007172:	6828      	ldr	r0, [r5, #0]
 8007174:	461c      	mov	r4, r3
 8007176:	b1b0      	cbz	r0, 80071a6 <xTimerGenericCommand+0x3a>
 8007178:	9101      	str	r1, [sp, #4]
 800717a:	9202      	str	r2, [sp, #8]
 800717c:	9603      	str	r6, [sp, #12]
 800717e:	b96b      	cbnz	r3, 800719c <xTimerGenericCommand+0x30>
 8007180:	f7ff ff12 	bl	8006fa8 <xTaskGetSchedulerState>
 8007184:	2801      	cmp	r0, #1
 8007186:	bf18      	it	ne
 8007188:	4622      	movne	r2, r4
 800718a:	6828      	ldr	r0, [r5, #0]
 800718c:	a901      	add	r1, sp, #4
 800718e:	bf06      	itte	eq
 8007190:	9a08      	ldreq	r2, [sp, #32]
 8007192:	4623      	moveq	r3, r4
 8007194:	4613      	movne	r3, r2
 8007196:	f7fe ff5a 	bl	800604e <xQueueGenericSend>
 800719a:	e004      	b.n	80071a6 <xTimerGenericCommand+0x3a>
 800719c:	461a      	mov	r2, r3
 800719e:	a901      	add	r1, sp, #4
 80071a0:	2300      	movs	r3, #0
 80071a2:	f7fe fff6 	bl	8006192 <xQueueGenericSendFromISR>
 80071a6:	b004      	add	sp, #16
 80071a8:	bd70      	pop	{r4, r5, r6, pc}
 80071aa:	bf00      	nop
 80071ac:	20002b44 	.word	0x20002b44

080071b0 <prvSwitchTimerLists.isra.1>:
 80071b0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80071b4:	4e19      	ldr	r6, [pc, #100]	; (800721c <prvSwitchTimerLists.isra.1+0x6c>)
 80071b6:	f04f 0800 	mov.w	r8, #0
 80071ba:	e024      	b.n	8007206 <prvSwitchTimerLists.isra.1+0x56>
 80071bc:	68da      	ldr	r2, [r3, #12]
 80071be:	6815      	ldr	r5, [r2, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	68dc      	ldr	r4, [r3, #12]
 80071c4:	1d27      	adds	r7, r4, #4
 80071c6:	4638      	mov	r0, r7
 80071c8:	f7fe fe6b 	bl	8005ea2 <uxListRemove>
 80071cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071ce:	4620      	mov	r0, r4
 80071d0:	4798      	blx	r3
 80071d2:	69e3      	ldr	r3, [r4, #28]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d116      	bne.n	8007206 <prvSwitchTimerLists.isra.1+0x56>
 80071d8:	69a3      	ldr	r3, [r4, #24]
 80071da:	18eb      	adds	r3, r5, r3
 80071dc:	42ab      	cmp	r3, r5
 80071de:	d906      	bls.n	80071ee <prvSwitchTimerLists.isra.1+0x3e>
 80071e0:	6063      	str	r3, [r4, #4]
 80071e2:	6124      	str	r4, [r4, #16]
 80071e4:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 80071e6:	4639      	mov	r1, r7
 80071e8:	f7fe fe43 	bl	8005e72 <vListInsert>
 80071ec:	e00b      	b.n	8007206 <prvSwitchTimerLists.isra.1+0x56>
 80071ee:	2100      	movs	r1, #0
 80071f0:	f8cd 8000 	str.w	r8, [sp]
 80071f4:	4620      	mov	r0, r4
 80071f6:	462a      	mov	r2, r5
 80071f8:	460b      	mov	r3, r1
 80071fa:	f7ff ffb7 	bl	800716c <xTimerGenericCommand>
 80071fe:	b910      	cbnz	r0, 8007206 <prvSwitchTimerLists.isra.1+0x56>
 8007200:	f7fe fc8e 	bl	8005b20 <ulPortSetInterruptMask>
 8007204:	e7fe      	b.n	8007204 <prvSwitchTimerLists.isra.1+0x54>
 8007206:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8007208:	4a04      	ldr	r2, [pc, #16]	; (800721c <prvSwitchTimerLists.isra.1+0x6c>)
 800720a:	6819      	ldr	r1, [r3, #0]
 800720c:	2900      	cmp	r1, #0
 800720e:	d1d5      	bne.n	80071bc <prvSwitchTimerLists.isra.1+0xc>
 8007210:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8007212:	6313      	str	r3, [r2, #48]	; 0x30
 8007214:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007216:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
 800721a:	bf00      	nop
 800721c:	20002b44 	.word	0x20002b44

08007220 <prvTimerTask>:
 8007220:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007224:	4d52      	ldr	r5, [pc, #328]	; (8007370 <prvTimerTask+0x150>)
 8007226:	b087      	sub	sp, #28
 8007228:	46a8      	mov	r8, r5
 800722a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	f1d2 0901 	rsbs	r9, r2, #1
 8007232:	bf38      	it	cc
 8007234:	f04f 0900 	movcc.w	r9, #0
 8007238:	f1b9 0f00 	cmp.w	r9, #0
 800723c:	d102      	bne.n	8007244 <prvTimerTask+0x24>
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	681e      	ldr	r6, [r3, #0]
 8007242:	e000      	b.n	8007246 <prvTimerTask+0x26>
 8007244:	2600      	movs	r6, #0
 8007246:	f7ff fbf7 	bl	8006a38 <vTaskSuspendAll>
 800724a:	f7ff fbff 	bl	8006a4c <xTaskGetTickCount>
 800724e:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8007252:	4607      	mov	r7, r0
 8007254:	4298      	cmp	r0, r3
 8007256:	d203      	bcs.n	8007260 <prvTimerTask+0x40>
 8007258:	f7ff ffaa 	bl	80071b0 <prvSwitchTimerLists.isra.1>
 800725c:	2301      	movs	r3, #1
 800725e:	e000      	b.n	8007262 <prvTimerTask+0x42>
 8007260:	2300      	movs	r3, #0
 8007262:	636f      	str	r7, [r5, #52]	; 0x34
 8007264:	2b00      	cmp	r3, #0
 8007266:	d134      	bne.n	80072d2 <prvTimerTask+0xb2>
 8007268:	f1b9 0f00 	cmp.w	r9, #0
 800726c:	d125      	bne.n	80072ba <prvTimerTask+0x9a>
 800726e:	42be      	cmp	r6, r7
 8007270:	d823      	bhi.n	80072ba <prvTimerTask+0x9a>
 8007272:	f7ff fc71 	bl	8006b58 <xTaskResumeAll>
 8007276:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	68dc      	ldr	r4, [r3, #12]
 800727c:	1d20      	adds	r0, r4, #4
 800727e:	f7fe fe10 	bl	8005ea2 <uxListRemove>
 8007282:	69e3      	ldr	r3, [r4, #28]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d114      	bne.n	80072b2 <prvTimerTask+0x92>
 8007288:	69a1      	ldr	r1, [r4, #24]
 800728a:	4620      	mov	r0, r4
 800728c:	1871      	adds	r1, r6, r1
 800728e:	463a      	mov	r2, r7
 8007290:	4633      	mov	r3, r6
 8007292:	f7ff ff11 	bl	80070b8 <prvInsertTimerInActiveList>
 8007296:	2801      	cmp	r0, #1
 8007298:	d10b      	bne.n	80072b2 <prvTimerTask+0x92>
 800729a:	f8cd 9000 	str.w	r9, [sp]
 800729e:	4620      	mov	r0, r4
 80072a0:	4649      	mov	r1, r9
 80072a2:	4632      	mov	r2, r6
 80072a4:	464b      	mov	r3, r9
 80072a6:	f7ff ff61 	bl	800716c <xTimerGenericCommand>
 80072aa:	b910      	cbnz	r0, 80072b2 <prvTimerTask+0x92>
 80072ac:	f7fe fc38 	bl	8005b20 <ulPortSetInterruptMask>
 80072b0:	e7fe      	b.n	80072b0 <prvTimerTask+0x90>
 80072b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80072b4:	4620      	mov	r0, r4
 80072b6:	4798      	blx	r3
 80072b8:	e050      	b.n	800735c <prvTimerTask+0x13c>
 80072ba:	f8d8 0000 	ldr.w	r0, [r8]
 80072be:	1bf1      	subs	r1, r6, r7
 80072c0:	f7ff f965 	bl	800658e <vQueueWaitForMessageRestricted>
 80072c4:	f7ff fc48 	bl	8006b58 <xTaskResumeAll>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d147      	bne.n	800735c <prvTimerTask+0x13c>
 80072cc:	f7fe fc1d 	bl	8005b0a <vPortYield>
 80072d0:	e044      	b.n	800735c <prvTimerTask+0x13c>
 80072d2:	f7ff fc41 	bl	8006b58 <xTaskResumeAll>
 80072d6:	e041      	b.n	800735c <prvTimerTask+0x13c>
 80072d8:	9c05      	ldr	r4, [sp, #20]
 80072da:	6963      	ldr	r3, [r4, #20]
 80072dc:	b113      	cbz	r3, 80072e4 <prvTimerTask+0xc4>
 80072de:	1d20      	adds	r0, r4, #4
 80072e0:	f7fe fddf 	bl	8005ea2 <uxListRemove>
 80072e4:	f7ff fbb2 	bl	8006a4c <xTaskGetTickCount>
 80072e8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80072ea:	4607      	mov	r7, r0
 80072ec:	4298      	cmp	r0, r3
 80072ee:	d201      	bcs.n	80072f4 <prvTimerTask+0xd4>
 80072f0:	f7ff ff5e 	bl	80071b0 <prvSwitchTimerLists.isra.1>
 80072f4:	9e03      	ldr	r6, [sp, #12]
 80072f6:	f8c8 7034 	str.w	r7, [r8, #52]	; 0x34
 80072fa:	2e02      	cmp	r6, #2
 80072fc:	d01e      	beq.n	800733c <prvTimerTask+0x11c>
 80072fe:	2e03      	cmp	r6, #3
 8007300:	d029      	beq.n	8007356 <prvTimerTask+0x136>
 8007302:	bb5e      	cbnz	r6, 800735c <prvTimerTask+0x13c>
 8007304:	9b04      	ldr	r3, [sp, #16]
 8007306:	69a1      	ldr	r1, [r4, #24]
 8007308:	4620      	mov	r0, r4
 800730a:	1859      	adds	r1, r3, r1
 800730c:	463a      	mov	r2, r7
 800730e:	f7ff fed3 	bl	80070b8 <prvInsertTimerInActiveList>
 8007312:	2801      	cmp	r0, #1
 8007314:	d122      	bne.n	800735c <prvTimerTask+0x13c>
 8007316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007318:	4620      	mov	r0, r4
 800731a:	4798      	blx	r3
 800731c:	69e3      	ldr	r3, [r4, #28]
 800731e:	2b01      	cmp	r3, #1
 8007320:	d11c      	bne.n	800735c <prvTimerTask+0x13c>
 8007322:	69a2      	ldr	r2, [r4, #24]
 8007324:	9b04      	ldr	r3, [sp, #16]
 8007326:	9600      	str	r6, [sp, #0]
 8007328:	18d2      	adds	r2, r2, r3
 800732a:	4620      	mov	r0, r4
 800732c:	4631      	mov	r1, r6
 800732e:	4633      	mov	r3, r6
 8007330:	f7ff ff1c 	bl	800716c <xTimerGenericCommand>
 8007334:	b990      	cbnz	r0, 800735c <prvTimerTask+0x13c>
 8007336:	f7fe fbf3 	bl	8005b20 <ulPortSetInterruptMask>
 800733a:	e7fe      	b.n	800733a <prvTimerTask+0x11a>
 800733c:	9904      	ldr	r1, [sp, #16]
 800733e:	61a1      	str	r1, [r4, #24]
 8007340:	b911      	cbnz	r1, 8007348 <prvTimerTask+0x128>
 8007342:	f7fe fbed 	bl	8005b20 <ulPortSetInterruptMask>
 8007346:	e7fe      	b.n	8007346 <prvTimerTask+0x126>
 8007348:	4620      	mov	r0, r4
 800734a:	1879      	adds	r1, r7, r1
 800734c:	463a      	mov	r2, r7
 800734e:	463b      	mov	r3, r7
 8007350:	f7ff feb2 	bl	80070b8 <prvInsertTimerInActiveList>
 8007354:	e002      	b.n	800735c <prvTimerTask+0x13c>
 8007356:	4620      	mov	r0, r4
 8007358:	f7fe fb9a 	bl	8005a90 <vPortFree>
 800735c:	2200      	movs	r2, #0
 800735e:	6828      	ldr	r0, [r5, #0]
 8007360:	a903      	add	r1, sp, #12
 8007362:	4613      	mov	r3, r2
 8007364:	f7fe ff4e 	bl	8006204 <xQueueGenericReceive>
 8007368:	2800      	cmp	r0, #0
 800736a:	d1b5      	bne.n	80072d8 <prvTimerTask+0xb8>
 800736c:	e75d      	b.n	800722a <prvTimerTask+0xa>
 800736e:	bf00      	nop
 8007370:	20002b44 	.word	0x20002b44

08007374 <xTimerIsTimerActive>:
 8007374:	b510      	push	{r4, lr}
 8007376:	4604      	mov	r4, r0
 8007378:	f7fe fbda 	bl	8005b30 <vPortEnterCritical>
 800737c:	6964      	ldr	r4, [r4, #20]
 800737e:	3400      	adds	r4, #0
 8007380:	bf18      	it	ne
 8007382:	2401      	movne	r4, #1
 8007384:	f7fe fbe5 	bl	8005b52 <vPortExitCritical>
 8007388:	4620      	mov	r0, r4
 800738a:	bd10      	pop	{r4, pc}

0800738c <pvTimerGetTimerID>:
 800738c:	6a00      	ldr	r0, [r0, #32]
 800738e:	4770      	bx	lr

08007390 <SystemInit>:
 8007390:	4b38      	ldr	r3, [pc, #224]	; (8007474 <SystemInit+0xe4>)
 8007392:	b082      	sub	sp, #8
 8007394:	681a      	ldr	r2, [r3, #0]
 8007396:	f042 0201 	orr.w	r2, r2, #1
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	6859      	ldr	r1, [r3, #4]
 800739e:	4a36      	ldr	r2, [pc, #216]	; (8007478 <SystemInit+0xe8>)
 80073a0:	400a      	ands	r2, r1
 80073a2:	605a      	str	r2, [r3, #4]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80073aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80073ae:	601a      	str	r2, [r3, #0]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80073b6:	601a      	str	r2, [r3, #0]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80073be:	605a      	str	r2, [r3, #4]
 80073c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073c2:	f022 020f 	bic.w	r2, r2, #15
 80073c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80073c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80073ca:	4a2c      	ldr	r2, [pc, #176]	; (800747c <SystemInit+0xec>)
 80073cc:	400a      	ands	r2, r1
 80073ce:	631a      	str	r2, [r3, #48]	; 0x30
 80073d0:	2200      	movs	r2, #0
 80073d2:	609a      	str	r2, [r3, #8]
 80073d4:	9200      	str	r2, [sp, #0]
 80073d6:	9201      	str	r2, [sp, #4]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80073de:	601a      	str	r2, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80073e6:	9201      	str	r2, [sp, #4]
 80073e8:	9a00      	ldr	r2, [sp, #0]
 80073ea:	3201      	adds	r2, #1
 80073ec:	9200      	str	r2, [sp, #0]
 80073ee:	9a01      	ldr	r2, [sp, #4]
 80073f0:	b91a      	cbnz	r2, 80073fa <SystemInit+0x6a>
 80073f2:	9a00      	ldr	r2, [sp, #0]
 80073f4:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80073f8:	d1f2      	bne.n	80073e0 <SystemInit+0x50>
 80073fa:	4b1e      	ldr	r3, [pc, #120]	; (8007474 <SystemInit+0xe4>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8007402:	bf18      	it	ne
 8007404:	2301      	movne	r3, #1
 8007406:	9301      	str	r3, [sp, #4]
 8007408:	9b01      	ldr	r3, [sp, #4]
 800740a:	2b01      	cmp	r3, #1
 800740c:	d004      	beq.n	8007418 <SystemInit+0x88>
 800740e:	4b1c      	ldr	r3, [pc, #112]	; (8007480 <SystemInit+0xf0>)
 8007410:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007414:	609a      	str	r2, [r3, #8]
 8007416:	e02a      	b.n	800746e <SystemInit+0xde>
 8007418:	4b1a      	ldr	r3, [pc, #104]	; (8007484 <SystemInit+0xf4>)
 800741a:	2212      	movs	r2, #18
 800741c:	601a      	str	r2, [r3, #0]
 800741e:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	605a      	str	r2, [r3, #4]
 8007426:	685a      	ldr	r2, [r3, #4]
 8007428:	605a      	str	r2, [r3, #4]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007430:	605a      	str	r2, [r3, #4]
 8007432:	685a      	ldr	r2, [r3, #4]
 8007434:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8007438:	605a      	str	r2, [r3, #4]
 800743a:	685a      	ldr	r2, [r3, #4]
 800743c:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 8007440:	605a      	str	r2, [r3, #4]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	6819      	ldr	r1, [r3, #0]
 800744c:	4a09      	ldr	r2, [pc, #36]	; (8007474 <SystemInit+0xe4>)
 800744e:	0189      	lsls	r1, r1, #6
 8007450:	d5fb      	bpl.n	800744a <SystemInit+0xba>
 8007452:	6853      	ldr	r3, [r2, #4]
 8007454:	f023 0303 	bic.w	r3, r3, #3
 8007458:	6053      	str	r3, [r2, #4]
 800745a:	6853      	ldr	r3, [r2, #4]
 800745c:	f043 0302 	orr.w	r3, r3, #2
 8007460:	6053      	str	r3, [r2, #4]
 8007462:	6853      	ldr	r3, [r2, #4]
 8007464:	f003 030c 	and.w	r3, r3, #12
 8007468:	2b08      	cmp	r3, #8
 800746a:	d1fa      	bne.n	8007462 <SystemInit+0xd2>
 800746c:	e7cf      	b.n	800740e <SystemInit+0x7e>
 800746e:	b002      	add	sp, #8
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	40021000 	.word	0x40021000
 8007478:	f87fc00c 	.word	0xf87fc00c
 800747c:	ff00fccc 	.word	0xff00fccc
 8007480:	e000ed00 	.word	0xe000ed00
 8007484:	40022000 	.word	0x40022000

08007488 <SystemCoreClockUpdate>:
 8007488:	4a14      	ldr	r2, [pc, #80]	; (80074dc <SystemCoreClockUpdate+0x54>)
 800748a:	4b15      	ldr	r3, [pc, #84]	; (80074e0 <SystemCoreClockUpdate+0x58>)
 800748c:	6851      	ldr	r1, [r2, #4]
 800748e:	f001 010c 	and.w	r1, r1, #12
 8007492:	2904      	cmp	r1, #4
 8007494:	d001      	beq.n	800749a <SystemCoreClockUpdate+0x12>
 8007496:	2908      	cmp	r1, #8
 8007498:	d002      	beq.n	80074a0 <SystemCoreClockUpdate+0x18>
 800749a:	4a12      	ldr	r2, [pc, #72]	; (80074e4 <SystemCoreClockUpdate+0x5c>)
 800749c:	601a      	str	r2, [r3, #0]
 800749e:	e011      	b.n	80074c4 <SystemCoreClockUpdate+0x3c>
 80074a0:	6851      	ldr	r1, [r2, #4]
 80074a2:	6850      	ldr	r0, [r2, #4]
 80074a4:	f3c1 4183 	ubfx	r1, r1, #18, #4
 80074a8:	3102      	adds	r1, #2
 80074aa:	03c0      	lsls	r0, r0, #15
 80074ac:	d401      	bmi.n	80074b2 <SystemCoreClockUpdate+0x2a>
 80074ae:	4a0e      	ldr	r2, [pc, #56]	; (80074e8 <SystemCoreClockUpdate+0x60>)
 80074b0:	e006      	b.n	80074c0 <SystemCoreClockUpdate+0x38>
 80074b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80074b4:	480b      	ldr	r0, [pc, #44]	; (80074e4 <SystemCoreClockUpdate+0x5c>)
 80074b6:	f002 020f 	and.w	r2, r2, #15
 80074ba:	3201      	adds	r2, #1
 80074bc:	fbb0 f2f2 	udiv	r2, r0, r2
 80074c0:	4351      	muls	r1, r2
 80074c2:	6019      	str	r1, [r3, #0]
 80074c4:	4b05      	ldr	r3, [pc, #20]	; (80074dc <SystemCoreClockUpdate+0x54>)
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	4b05      	ldr	r3, [pc, #20]	; (80074e0 <SystemCoreClockUpdate+0x58>)
 80074ca:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80074ce:	189a      	adds	r2, r3, r2
 80074d0:	7911      	ldrb	r1, [r2, #4]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	fa22 f201 	lsr.w	r2, r2, r1
 80074d8:	601a      	str	r2, [r3, #0]
 80074da:	4770      	bx	lr
 80074dc:	40021000 	.word	0x40021000
 80074e0:	20000034 	.word	0x20000034
 80074e4:	007a1200 	.word	0x007a1200
 80074e8:	003d0900 	.word	0x003d0900

080074ec <__aeabi_drsub>:
 80074ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80074f0:	e002      	b.n	80074f8 <__adddf3>
 80074f2:	bf00      	nop

080074f4 <__aeabi_dsub>:
 80074f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080074f8 <__adddf3>:
 80074f8:	b530      	push	{r4, r5, lr}
 80074fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80074fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8007502:	ea94 0f05 	teq	r4, r5
 8007506:	bf08      	it	eq
 8007508:	ea90 0f02 	teqeq	r0, r2
 800750c:	bf1f      	itttt	ne
 800750e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8007512:	ea55 0c02 	orrsne.w	ip, r5, r2
 8007516:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800751a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800751e:	f000 80e2 	beq.w	80076e6 <__adddf3+0x1ee>
 8007522:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8007526:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800752a:	bfb8      	it	lt
 800752c:	426d      	neglt	r5, r5
 800752e:	dd0c      	ble.n	800754a <__adddf3+0x52>
 8007530:	442c      	add	r4, r5
 8007532:	ea80 0202 	eor.w	r2, r0, r2
 8007536:	ea81 0303 	eor.w	r3, r1, r3
 800753a:	ea82 0000 	eor.w	r0, r2, r0
 800753e:	ea83 0101 	eor.w	r1, r3, r1
 8007542:	ea80 0202 	eor.w	r2, r0, r2
 8007546:	ea81 0303 	eor.w	r3, r1, r3
 800754a:	2d36      	cmp	r5, #54	; 0x36
 800754c:	bf88      	it	hi
 800754e:	bd30      	pophi	{r4, r5, pc}
 8007550:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007554:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007558:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800755c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8007560:	d002      	beq.n	8007568 <__adddf3+0x70>
 8007562:	4240      	negs	r0, r0
 8007564:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007568:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800756c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007570:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8007574:	d002      	beq.n	800757c <__adddf3+0x84>
 8007576:	4252      	negs	r2, r2
 8007578:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800757c:	ea94 0f05 	teq	r4, r5
 8007580:	f000 80a7 	beq.w	80076d2 <__adddf3+0x1da>
 8007584:	f1a4 0401 	sub.w	r4, r4, #1
 8007588:	f1d5 0e20 	rsbs	lr, r5, #32
 800758c:	db0d      	blt.n	80075aa <__adddf3+0xb2>
 800758e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007592:	fa22 f205 	lsr.w	r2, r2, r5
 8007596:	1880      	adds	r0, r0, r2
 8007598:	f141 0100 	adc.w	r1, r1, #0
 800759c:	fa03 f20e 	lsl.w	r2, r3, lr
 80075a0:	1880      	adds	r0, r0, r2
 80075a2:	fa43 f305 	asr.w	r3, r3, r5
 80075a6:	4159      	adcs	r1, r3
 80075a8:	e00e      	b.n	80075c8 <__adddf3+0xd0>
 80075aa:	f1a5 0520 	sub.w	r5, r5, #32
 80075ae:	f10e 0e20 	add.w	lr, lr, #32
 80075b2:	2a01      	cmp	r2, #1
 80075b4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80075b8:	bf28      	it	cs
 80075ba:	f04c 0c02 	orrcs.w	ip, ip, #2
 80075be:	fa43 f305 	asr.w	r3, r3, r5
 80075c2:	18c0      	adds	r0, r0, r3
 80075c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80075c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80075cc:	d507      	bpl.n	80075de <__adddf3+0xe6>
 80075ce:	f04f 0e00 	mov.w	lr, #0
 80075d2:	f1dc 0c00 	rsbs	ip, ip, #0
 80075d6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80075da:	eb6e 0101 	sbc.w	r1, lr, r1
 80075de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80075e2:	d31b      	bcc.n	800761c <__adddf3+0x124>
 80075e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80075e8:	d30c      	bcc.n	8007604 <__adddf3+0x10c>
 80075ea:	0849      	lsrs	r1, r1, #1
 80075ec:	ea5f 0030 	movs.w	r0, r0, rrx
 80075f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80075f4:	f104 0401 	add.w	r4, r4, #1
 80075f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80075fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8007600:	f080 809a 	bcs.w	8007738 <__adddf3+0x240>
 8007604:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8007608:	bf08      	it	eq
 800760a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800760e:	f150 0000 	adcs.w	r0, r0, #0
 8007612:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007616:	ea41 0105 	orr.w	r1, r1, r5
 800761a:	bd30      	pop	{r4, r5, pc}
 800761c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007620:	4140      	adcs	r0, r0
 8007622:	eb41 0101 	adc.w	r1, r1, r1
 8007626:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800762a:	f1a4 0401 	sub.w	r4, r4, #1
 800762e:	d1e9      	bne.n	8007604 <__adddf3+0x10c>
 8007630:	f091 0f00 	teq	r1, #0
 8007634:	bf04      	itt	eq
 8007636:	4601      	moveq	r1, r0
 8007638:	2000      	moveq	r0, #0
 800763a:	fab1 f381 	clz	r3, r1
 800763e:	bf08      	it	eq
 8007640:	3320      	addeq	r3, #32
 8007642:	f1a3 030b 	sub.w	r3, r3, #11
 8007646:	f1b3 0220 	subs.w	r2, r3, #32
 800764a:	da0c      	bge.n	8007666 <__adddf3+0x16e>
 800764c:	320c      	adds	r2, #12
 800764e:	dd08      	ble.n	8007662 <__adddf3+0x16a>
 8007650:	f102 0c14 	add.w	ip, r2, #20
 8007654:	f1c2 020c 	rsb	r2, r2, #12
 8007658:	fa01 f00c 	lsl.w	r0, r1, ip
 800765c:	fa21 f102 	lsr.w	r1, r1, r2
 8007660:	e00c      	b.n	800767c <__adddf3+0x184>
 8007662:	f102 0214 	add.w	r2, r2, #20
 8007666:	bfd8      	it	le
 8007668:	f1c2 0c20 	rsble	ip, r2, #32
 800766c:	fa01 f102 	lsl.w	r1, r1, r2
 8007670:	fa20 fc0c 	lsr.w	ip, r0, ip
 8007674:	bfdc      	itt	le
 8007676:	ea41 010c 	orrle.w	r1, r1, ip
 800767a:	4090      	lslle	r0, r2
 800767c:	1ae4      	subs	r4, r4, r3
 800767e:	bfa2      	ittt	ge
 8007680:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8007684:	4329      	orrge	r1, r5
 8007686:	bd30      	popge	{r4, r5, pc}
 8007688:	ea6f 0404 	mvn.w	r4, r4
 800768c:	3c1f      	subs	r4, #31
 800768e:	da1c      	bge.n	80076ca <__adddf3+0x1d2>
 8007690:	340c      	adds	r4, #12
 8007692:	dc0e      	bgt.n	80076b2 <__adddf3+0x1ba>
 8007694:	f104 0414 	add.w	r4, r4, #20
 8007698:	f1c4 0220 	rsb	r2, r4, #32
 800769c:	fa20 f004 	lsr.w	r0, r0, r4
 80076a0:	fa01 f302 	lsl.w	r3, r1, r2
 80076a4:	ea40 0003 	orr.w	r0, r0, r3
 80076a8:	fa21 f304 	lsr.w	r3, r1, r4
 80076ac:	ea45 0103 	orr.w	r1, r5, r3
 80076b0:	bd30      	pop	{r4, r5, pc}
 80076b2:	f1c4 040c 	rsb	r4, r4, #12
 80076b6:	f1c4 0220 	rsb	r2, r4, #32
 80076ba:	fa20 f002 	lsr.w	r0, r0, r2
 80076be:	fa01 f304 	lsl.w	r3, r1, r4
 80076c2:	ea40 0003 	orr.w	r0, r0, r3
 80076c6:	4629      	mov	r1, r5
 80076c8:	bd30      	pop	{r4, r5, pc}
 80076ca:	fa21 f004 	lsr.w	r0, r1, r4
 80076ce:	4629      	mov	r1, r5
 80076d0:	bd30      	pop	{r4, r5, pc}
 80076d2:	f094 0f00 	teq	r4, #0
 80076d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80076da:	bf06      	itte	eq
 80076dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80076e0:	3401      	addeq	r4, #1
 80076e2:	3d01      	subne	r5, #1
 80076e4:	e74e      	b.n	8007584 <__adddf3+0x8c>
 80076e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80076ea:	bf18      	it	ne
 80076ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80076f0:	d029      	beq.n	8007746 <__adddf3+0x24e>
 80076f2:	ea94 0f05 	teq	r4, r5
 80076f6:	bf08      	it	eq
 80076f8:	ea90 0f02 	teqeq	r0, r2
 80076fc:	d005      	beq.n	800770a <__adddf3+0x212>
 80076fe:	ea54 0c00 	orrs.w	ip, r4, r0
 8007702:	bf04      	itt	eq
 8007704:	4619      	moveq	r1, r3
 8007706:	4610      	moveq	r0, r2
 8007708:	bd30      	pop	{r4, r5, pc}
 800770a:	ea91 0f03 	teq	r1, r3
 800770e:	bf1e      	ittt	ne
 8007710:	2100      	movne	r1, #0
 8007712:	2000      	movne	r0, #0
 8007714:	bd30      	popne	{r4, r5, pc}
 8007716:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800771a:	d105      	bne.n	8007728 <__adddf3+0x230>
 800771c:	0040      	lsls	r0, r0, #1
 800771e:	4149      	adcs	r1, r1
 8007720:	bf28      	it	cs
 8007722:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8007726:	bd30      	pop	{r4, r5, pc}
 8007728:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800772c:	bf3c      	itt	cc
 800772e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8007732:	bd30      	popcc	{r4, r5, pc}
 8007734:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007738:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800773c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007740:	f04f 0000 	mov.w	r0, #0
 8007744:	bd30      	pop	{r4, r5, pc}
 8007746:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800774a:	bf1a      	itte	ne
 800774c:	4619      	movne	r1, r3
 800774e:	4610      	movne	r0, r2
 8007750:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8007754:	bf1c      	itt	ne
 8007756:	460b      	movne	r3, r1
 8007758:	4602      	movne	r2, r0
 800775a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800775e:	bf06      	itte	eq
 8007760:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8007764:	ea91 0f03 	teqeq	r1, r3
 8007768:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800776c:	bd30      	pop	{r4, r5, pc}
 800776e:	bf00      	nop

08007770 <__aeabi_ui2d>:
 8007770:	f090 0f00 	teq	r0, #0
 8007774:	bf04      	itt	eq
 8007776:	2100      	moveq	r1, #0
 8007778:	4770      	bxeq	lr
 800777a:	b530      	push	{r4, r5, lr}
 800777c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007780:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007784:	f04f 0500 	mov.w	r5, #0
 8007788:	f04f 0100 	mov.w	r1, #0
 800778c:	e750      	b.n	8007630 <__adddf3+0x138>
 800778e:	bf00      	nop

08007790 <__aeabi_i2d>:
 8007790:	f090 0f00 	teq	r0, #0
 8007794:	bf04      	itt	eq
 8007796:	2100      	moveq	r1, #0
 8007798:	4770      	bxeq	lr
 800779a:	b530      	push	{r4, r5, lr}
 800779c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80077a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80077a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80077a8:	bf48      	it	mi
 80077aa:	4240      	negmi	r0, r0
 80077ac:	f04f 0100 	mov.w	r1, #0
 80077b0:	e73e      	b.n	8007630 <__adddf3+0x138>
 80077b2:	bf00      	nop

080077b4 <__aeabi_f2d>:
 80077b4:	0042      	lsls	r2, r0, #1
 80077b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80077ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80077be:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80077c2:	bf1f      	itttt	ne
 80077c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80077c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80077cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80077d0:	4770      	bxne	lr
 80077d2:	f092 0f00 	teq	r2, #0
 80077d6:	bf14      	ite	ne
 80077d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80077dc:	4770      	bxeq	lr
 80077de:	b530      	push	{r4, r5, lr}
 80077e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80077e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80077e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80077ec:	e720      	b.n	8007630 <__adddf3+0x138>
 80077ee:	bf00      	nop

080077f0 <__aeabi_ul2d>:
 80077f0:	ea50 0201 	orrs.w	r2, r0, r1
 80077f4:	bf08      	it	eq
 80077f6:	4770      	bxeq	lr
 80077f8:	b530      	push	{r4, r5, lr}
 80077fa:	f04f 0500 	mov.w	r5, #0
 80077fe:	e00a      	b.n	8007816 <__aeabi_l2d+0x16>

08007800 <__aeabi_l2d>:
 8007800:	ea50 0201 	orrs.w	r2, r0, r1
 8007804:	bf08      	it	eq
 8007806:	4770      	bxeq	lr
 8007808:	b530      	push	{r4, r5, lr}
 800780a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800780e:	d502      	bpl.n	8007816 <__aeabi_l2d+0x16>
 8007810:	4240      	negs	r0, r0
 8007812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800781a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800781e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8007822:	f43f aedc 	beq.w	80075de <__adddf3+0xe6>
 8007826:	f04f 0203 	mov.w	r2, #3
 800782a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800782e:	bf18      	it	ne
 8007830:	3203      	addne	r2, #3
 8007832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8007836:	bf18      	it	ne
 8007838:	3203      	addne	r2, #3
 800783a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800783e:	f1c2 0320 	rsb	r3, r2, #32
 8007842:	fa00 fc03 	lsl.w	ip, r0, r3
 8007846:	fa20 f002 	lsr.w	r0, r0, r2
 800784a:	fa01 fe03 	lsl.w	lr, r1, r3
 800784e:	ea40 000e 	orr.w	r0, r0, lr
 8007852:	fa21 f102 	lsr.w	r1, r1, r2
 8007856:	4414      	add	r4, r2
 8007858:	e6c1      	b.n	80075de <__adddf3+0xe6>
 800785a:	bf00      	nop

0800785c <__aeabi_d2iz>:
 800785c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007864:	d215      	bcs.n	8007892 <__aeabi_d2iz+0x36>
 8007866:	d511      	bpl.n	800788c <__aeabi_d2iz+0x30>
 8007868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800786c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007870:	d912      	bls.n	8007898 <__aeabi_d2iz+0x3c>
 8007872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800787a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800787e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007882:	fa23 f002 	lsr.w	r0, r3, r2
 8007886:	bf18      	it	ne
 8007888:	4240      	negne	r0, r0
 800788a:	4770      	bx	lr
 800788c:	f04f 0000 	mov.w	r0, #0
 8007890:	4770      	bx	lr
 8007892:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007896:	d105      	bne.n	80078a4 <__aeabi_d2iz+0x48>
 8007898:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800789c:	bf08      	it	eq
 800789e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80078a2:	4770      	bx	lr
 80078a4:	f04f 0000 	mov.w	r0, #0
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop

080078ac <__aeabi_d2f>:
 80078ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80078b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80078b4:	bf24      	itt	cs
 80078b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80078ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80078be:	d90d      	bls.n	80078dc <__aeabi_d2f+0x30>
 80078c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80078c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80078c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80078cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80078d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80078d4:	bf08      	it	eq
 80078d6:	f020 0001 	biceq.w	r0, r0, #1
 80078da:	4770      	bx	lr
 80078dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80078e0:	d121      	bne.n	8007926 <__aeabi_d2f+0x7a>
 80078e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80078e6:	bfbc      	itt	lt
 80078e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80078ec:	4770      	bxlt	lr
 80078ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80078f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80078f6:	f1c2 0218 	rsb	r2, r2, #24
 80078fa:	f1c2 0c20 	rsb	ip, r2, #32
 80078fe:	fa10 f30c 	lsls.w	r3, r0, ip
 8007902:	fa20 f002 	lsr.w	r0, r0, r2
 8007906:	bf18      	it	ne
 8007908:	f040 0001 	orrne.w	r0, r0, #1
 800790c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007910:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007914:	fa03 fc0c 	lsl.w	ip, r3, ip
 8007918:	ea40 000c 	orr.w	r0, r0, ip
 800791c:	fa23 f302 	lsr.w	r3, r3, r2
 8007920:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007924:	e7cc      	b.n	80078c0 <__aeabi_d2f+0x14>
 8007926:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800792a:	d107      	bne.n	800793c <__aeabi_d2f+0x90>
 800792c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8007930:	bf1e      	ittt	ne
 8007932:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8007936:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800793a:	4770      	bxne	lr
 800793c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8007940:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007944:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop

0800794c <__aeabi_frsub>:
 800794c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8007950:	e002      	b.n	8007958 <__addsf3>
 8007952:	bf00      	nop

08007954 <__aeabi_fsub>:
 8007954:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08007958 <__addsf3>:
 8007958:	0042      	lsls	r2, r0, #1
 800795a:	bf1f      	itttt	ne
 800795c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8007960:	ea92 0f03 	teqne	r2, r3
 8007964:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8007968:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800796c:	d06a      	beq.n	8007a44 <__addsf3+0xec>
 800796e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8007972:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8007976:	bfc1      	itttt	gt
 8007978:	18d2      	addgt	r2, r2, r3
 800797a:	4041      	eorgt	r1, r0
 800797c:	4048      	eorgt	r0, r1
 800797e:	4041      	eorgt	r1, r0
 8007980:	bfb8      	it	lt
 8007982:	425b      	neglt	r3, r3
 8007984:	2b19      	cmp	r3, #25
 8007986:	bf88      	it	hi
 8007988:	4770      	bxhi	lr
 800798a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800798e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007992:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8007996:	bf18      	it	ne
 8007998:	4240      	negne	r0, r0
 800799a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800799e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80079a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80079a6:	bf18      	it	ne
 80079a8:	4249      	negne	r1, r1
 80079aa:	ea92 0f03 	teq	r2, r3
 80079ae:	d03f      	beq.n	8007a30 <__addsf3+0xd8>
 80079b0:	f1a2 0201 	sub.w	r2, r2, #1
 80079b4:	fa41 fc03 	asr.w	ip, r1, r3
 80079b8:	eb10 000c 	adds.w	r0, r0, ip
 80079bc:	f1c3 0320 	rsb	r3, r3, #32
 80079c0:	fa01 f103 	lsl.w	r1, r1, r3
 80079c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80079c8:	d502      	bpl.n	80079d0 <__addsf3+0x78>
 80079ca:	4249      	negs	r1, r1
 80079cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80079d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80079d4:	d313      	bcc.n	80079fe <__addsf3+0xa6>
 80079d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80079da:	d306      	bcc.n	80079ea <__addsf3+0x92>
 80079dc:	0840      	lsrs	r0, r0, #1
 80079de:	ea4f 0131 	mov.w	r1, r1, rrx
 80079e2:	f102 0201 	add.w	r2, r2, #1
 80079e6:	2afe      	cmp	r2, #254	; 0xfe
 80079e8:	d251      	bcs.n	8007a8e <__addsf3+0x136>
 80079ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80079ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80079f2:	bf08      	it	eq
 80079f4:	f020 0001 	biceq.w	r0, r0, #1
 80079f8:	ea40 0003 	orr.w	r0, r0, r3
 80079fc:	4770      	bx	lr
 80079fe:	0049      	lsls	r1, r1, #1
 8007a00:	eb40 0000 	adc.w	r0, r0, r0
 8007a04:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8007a08:	f1a2 0201 	sub.w	r2, r2, #1
 8007a0c:	d1ed      	bne.n	80079ea <__addsf3+0x92>
 8007a0e:	fab0 fc80 	clz	ip, r0
 8007a12:	f1ac 0c08 	sub.w	ip, ip, #8
 8007a16:	ebb2 020c 	subs.w	r2, r2, ip
 8007a1a:	fa00 f00c 	lsl.w	r0, r0, ip
 8007a1e:	bfaa      	itet	ge
 8007a20:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8007a24:	4252      	neglt	r2, r2
 8007a26:	4318      	orrge	r0, r3
 8007a28:	bfbc      	itt	lt
 8007a2a:	40d0      	lsrlt	r0, r2
 8007a2c:	4318      	orrlt	r0, r3
 8007a2e:	4770      	bx	lr
 8007a30:	f092 0f00 	teq	r2, #0
 8007a34:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8007a38:	bf06      	itte	eq
 8007a3a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8007a3e:	3201      	addeq	r2, #1
 8007a40:	3b01      	subne	r3, #1
 8007a42:	e7b5      	b.n	80079b0 <__addsf3+0x58>
 8007a44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8007a48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8007a4c:	bf18      	it	ne
 8007a4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8007a52:	d021      	beq.n	8007a98 <__addsf3+0x140>
 8007a54:	ea92 0f03 	teq	r2, r3
 8007a58:	d004      	beq.n	8007a64 <__addsf3+0x10c>
 8007a5a:	f092 0f00 	teq	r2, #0
 8007a5e:	bf08      	it	eq
 8007a60:	4608      	moveq	r0, r1
 8007a62:	4770      	bx	lr
 8007a64:	ea90 0f01 	teq	r0, r1
 8007a68:	bf1c      	itt	ne
 8007a6a:	2000      	movne	r0, #0
 8007a6c:	4770      	bxne	lr
 8007a6e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8007a72:	d104      	bne.n	8007a7e <__addsf3+0x126>
 8007a74:	0040      	lsls	r0, r0, #1
 8007a76:	bf28      	it	cs
 8007a78:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8007a7c:	4770      	bx	lr
 8007a7e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8007a82:	bf3c      	itt	cc
 8007a84:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8007a88:	4770      	bxcc	lr
 8007a8a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8007a8e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8007a92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007a96:	4770      	bx	lr
 8007a98:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8007a9c:	bf16      	itet	ne
 8007a9e:	4608      	movne	r0, r1
 8007aa0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8007aa4:	4601      	movne	r1, r0
 8007aa6:	0242      	lsls	r2, r0, #9
 8007aa8:	bf06      	itte	eq
 8007aaa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8007aae:	ea90 0f01 	teqeq	r0, r1
 8007ab2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8007ab6:	4770      	bx	lr

08007ab8 <__aeabi_ui2f>:
 8007ab8:	f04f 0300 	mov.w	r3, #0
 8007abc:	e004      	b.n	8007ac8 <__aeabi_i2f+0x8>
 8007abe:	bf00      	nop

08007ac0 <__aeabi_i2f>:
 8007ac0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8007ac4:	bf48      	it	mi
 8007ac6:	4240      	negmi	r0, r0
 8007ac8:	ea5f 0c00 	movs.w	ip, r0
 8007acc:	bf08      	it	eq
 8007ace:	4770      	bxeq	lr
 8007ad0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8007ad4:	4601      	mov	r1, r0
 8007ad6:	f04f 0000 	mov.w	r0, #0
 8007ada:	e01c      	b.n	8007b16 <__aeabi_l2f+0x2a>

08007adc <__aeabi_ul2f>:
 8007adc:	ea50 0201 	orrs.w	r2, r0, r1
 8007ae0:	bf08      	it	eq
 8007ae2:	4770      	bxeq	lr
 8007ae4:	f04f 0300 	mov.w	r3, #0
 8007ae8:	e00a      	b.n	8007b00 <__aeabi_l2f+0x14>
 8007aea:	bf00      	nop

08007aec <__aeabi_l2f>:
 8007aec:	ea50 0201 	orrs.w	r2, r0, r1
 8007af0:	bf08      	it	eq
 8007af2:	4770      	bxeq	lr
 8007af4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8007af8:	d502      	bpl.n	8007b00 <__aeabi_l2f+0x14>
 8007afa:	4240      	negs	r0, r0
 8007afc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007b00:	ea5f 0c01 	movs.w	ip, r1
 8007b04:	bf02      	ittt	eq
 8007b06:	4684      	moveq	ip, r0
 8007b08:	4601      	moveq	r1, r0
 8007b0a:	2000      	moveq	r0, #0
 8007b0c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8007b10:	bf08      	it	eq
 8007b12:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8007b16:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8007b1a:	fabc f28c 	clz	r2, ip
 8007b1e:	3a08      	subs	r2, #8
 8007b20:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8007b24:	db10      	blt.n	8007b48 <__aeabi_l2f+0x5c>
 8007b26:	fa01 fc02 	lsl.w	ip, r1, r2
 8007b2a:	4463      	add	r3, ip
 8007b2c:	fa00 fc02 	lsl.w	ip, r0, r2
 8007b30:	f1c2 0220 	rsb	r2, r2, #32
 8007b34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8007b38:	fa20 f202 	lsr.w	r2, r0, r2
 8007b3c:	eb43 0002 	adc.w	r0, r3, r2
 8007b40:	bf08      	it	eq
 8007b42:	f020 0001 	biceq.w	r0, r0, #1
 8007b46:	4770      	bx	lr
 8007b48:	f102 0220 	add.w	r2, r2, #32
 8007b4c:	fa01 fc02 	lsl.w	ip, r1, r2
 8007b50:	f1c2 0220 	rsb	r2, r2, #32
 8007b54:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8007b58:	fa21 f202 	lsr.w	r2, r1, r2
 8007b5c:	eb43 0002 	adc.w	r0, r3, r2
 8007b60:	bf08      	it	eq
 8007b62:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8007b66:	4770      	bx	lr

08007b68 <__aeabi_fmul>:
 8007b68:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007b6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8007b70:	bf1e      	ittt	ne
 8007b72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8007b76:	ea92 0f0c 	teqne	r2, ip
 8007b7a:	ea93 0f0c 	teqne	r3, ip
 8007b7e:	d06f      	beq.n	8007c60 <__aeabi_fmul+0xf8>
 8007b80:	441a      	add	r2, r3
 8007b82:	ea80 0c01 	eor.w	ip, r0, r1
 8007b86:	0240      	lsls	r0, r0, #9
 8007b88:	bf18      	it	ne
 8007b8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8007b8e:	d01e      	beq.n	8007bce <__aeabi_fmul+0x66>
 8007b90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007b94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8007b98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8007b9c:	fba0 3101 	umull	r3, r1, r0, r1
 8007ba0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8007ba4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8007ba8:	bf3e      	ittt	cc
 8007baa:	0049      	lslcc	r1, r1, #1
 8007bac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8007bb0:	005b      	lslcc	r3, r3, #1
 8007bb2:	ea40 0001 	orr.w	r0, r0, r1
 8007bb6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8007bba:	2afd      	cmp	r2, #253	; 0xfd
 8007bbc:	d81d      	bhi.n	8007bfa <__aeabi_fmul+0x92>
 8007bbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8007bc6:	bf08      	it	eq
 8007bc8:	f020 0001 	biceq.w	r0, r0, #1
 8007bcc:	4770      	bx	lr
 8007bce:	f090 0f00 	teq	r0, #0
 8007bd2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8007bd6:	bf08      	it	eq
 8007bd8:	0249      	lsleq	r1, r1, #9
 8007bda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8007bde:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8007be2:	3a7f      	subs	r2, #127	; 0x7f
 8007be4:	bfc2      	ittt	gt
 8007be6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8007bea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8007bee:	4770      	bxgt	lr
 8007bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007bf4:	f04f 0300 	mov.w	r3, #0
 8007bf8:	3a01      	subs	r2, #1
 8007bfa:	dc5d      	bgt.n	8007cb8 <__aeabi_fmul+0x150>
 8007bfc:	f112 0f19 	cmn.w	r2, #25
 8007c00:	bfdc      	itt	le
 8007c02:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8007c06:	4770      	bxle	lr
 8007c08:	f1c2 0200 	rsb	r2, r2, #0
 8007c0c:	0041      	lsls	r1, r0, #1
 8007c0e:	fa21 f102 	lsr.w	r1, r1, r2
 8007c12:	f1c2 0220 	rsb	r2, r2, #32
 8007c16:	fa00 fc02 	lsl.w	ip, r0, r2
 8007c1a:	ea5f 0031 	movs.w	r0, r1, rrx
 8007c1e:	f140 0000 	adc.w	r0, r0, #0
 8007c22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8007c26:	bf08      	it	eq
 8007c28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8007c2c:	4770      	bx	lr
 8007c2e:	f092 0f00 	teq	r2, #0
 8007c32:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8007c36:	bf02      	ittt	eq
 8007c38:	0040      	lsleq	r0, r0, #1
 8007c3a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8007c3e:	3a01      	subeq	r2, #1
 8007c40:	d0f9      	beq.n	8007c36 <__aeabi_fmul+0xce>
 8007c42:	ea40 000c 	orr.w	r0, r0, ip
 8007c46:	f093 0f00 	teq	r3, #0
 8007c4a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8007c4e:	bf02      	ittt	eq
 8007c50:	0049      	lsleq	r1, r1, #1
 8007c52:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8007c56:	3b01      	subeq	r3, #1
 8007c58:	d0f9      	beq.n	8007c4e <__aeabi_fmul+0xe6>
 8007c5a:	ea41 010c 	orr.w	r1, r1, ip
 8007c5e:	e78f      	b.n	8007b80 <__aeabi_fmul+0x18>
 8007c60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8007c64:	ea92 0f0c 	teq	r2, ip
 8007c68:	bf18      	it	ne
 8007c6a:	ea93 0f0c 	teqne	r3, ip
 8007c6e:	d00a      	beq.n	8007c86 <__aeabi_fmul+0x11e>
 8007c70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8007c74:	bf18      	it	ne
 8007c76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8007c7a:	d1d8      	bne.n	8007c2e <__aeabi_fmul+0xc6>
 8007c7c:	ea80 0001 	eor.w	r0, r0, r1
 8007c80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007c84:	4770      	bx	lr
 8007c86:	f090 0f00 	teq	r0, #0
 8007c8a:	bf17      	itett	ne
 8007c8c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8007c90:	4608      	moveq	r0, r1
 8007c92:	f091 0f00 	teqne	r1, #0
 8007c96:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8007c9a:	d014      	beq.n	8007cc6 <__aeabi_fmul+0x15e>
 8007c9c:	ea92 0f0c 	teq	r2, ip
 8007ca0:	d101      	bne.n	8007ca6 <__aeabi_fmul+0x13e>
 8007ca2:	0242      	lsls	r2, r0, #9
 8007ca4:	d10f      	bne.n	8007cc6 <__aeabi_fmul+0x15e>
 8007ca6:	ea93 0f0c 	teq	r3, ip
 8007caa:	d103      	bne.n	8007cb4 <__aeabi_fmul+0x14c>
 8007cac:	024b      	lsls	r3, r1, #9
 8007cae:	bf18      	it	ne
 8007cb0:	4608      	movne	r0, r1
 8007cb2:	d108      	bne.n	8007cc6 <__aeabi_fmul+0x15e>
 8007cb4:	ea80 0001 	eor.w	r0, r0, r1
 8007cb8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007cc4:	4770      	bx	lr
 8007cc6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007cca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8007cce:	4770      	bx	lr

08007cd0 <__aeabi_fdiv>:
 8007cd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007cd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8007cd8:	bf1e      	ittt	ne
 8007cda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8007cde:	ea92 0f0c 	teqne	r2, ip
 8007ce2:	ea93 0f0c 	teqne	r3, ip
 8007ce6:	d069      	beq.n	8007dbc <__aeabi_fdiv+0xec>
 8007ce8:	eba2 0203 	sub.w	r2, r2, r3
 8007cec:	ea80 0c01 	eor.w	ip, r0, r1
 8007cf0:	0249      	lsls	r1, r1, #9
 8007cf2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8007cf6:	d037      	beq.n	8007d68 <__aeabi_fdiv+0x98>
 8007cf8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007cfc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8007d00:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8007d04:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8007d08:	428b      	cmp	r3, r1
 8007d0a:	bf38      	it	cc
 8007d0c:	005b      	lslcc	r3, r3, #1
 8007d0e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8007d12:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8007d16:	428b      	cmp	r3, r1
 8007d18:	bf24      	itt	cs
 8007d1a:	1a5b      	subcs	r3, r3, r1
 8007d1c:	ea40 000c 	orrcs.w	r0, r0, ip
 8007d20:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8007d24:	bf24      	itt	cs
 8007d26:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8007d2a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8007d2e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8007d32:	bf24      	itt	cs
 8007d34:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8007d38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8007d3c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8007d40:	bf24      	itt	cs
 8007d42:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8007d46:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007d4a:	011b      	lsls	r3, r3, #4
 8007d4c:	bf18      	it	ne
 8007d4e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8007d52:	d1e0      	bne.n	8007d16 <__aeabi_fdiv+0x46>
 8007d54:	2afd      	cmp	r2, #253	; 0xfd
 8007d56:	f63f af50 	bhi.w	8007bfa <__aeabi_fmul+0x92>
 8007d5a:	428b      	cmp	r3, r1
 8007d5c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8007d60:	bf08      	it	eq
 8007d62:	f020 0001 	biceq.w	r0, r0, #1
 8007d66:	4770      	bx	lr
 8007d68:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8007d6c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8007d70:	327f      	adds	r2, #127	; 0x7f
 8007d72:	bfc2      	ittt	gt
 8007d74:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8007d78:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8007d7c:	4770      	bxgt	lr
 8007d7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007d82:	f04f 0300 	mov.w	r3, #0
 8007d86:	3a01      	subs	r2, #1
 8007d88:	e737      	b.n	8007bfa <__aeabi_fmul+0x92>
 8007d8a:	f092 0f00 	teq	r2, #0
 8007d8e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8007d92:	bf02      	ittt	eq
 8007d94:	0040      	lsleq	r0, r0, #1
 8007d96:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8007d9a:	3a01      	subeq	r2, #1
 8007d9c:	d0f9      	beq.n	8007d92 <__aeabi_fdiv+0xc2>
 8007d9e:	ea40 000c 	orr.w	r0, r0, ip
 8007da2:	f093 0f00 	teq	r3, #0
 8007da6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8007daa:	bf02      	ittt	eq
 8007dac:	0049      	lsleq	r1, r1, #1
 8007dae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8007db2:	3b01      	subeq	r3, #1
 8007db4:	d0f9      	beq.n	8007daa <__aeabi_fdiv+0xda>
 8007db6:	ea41 010c 	orr.w	r1, r1, ip
 8007dba:	e795      	b.n	8007ce8 <__aeabi_fdiv+0x18>
 8007dbc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8007dc0:	ea92 0f0c 	teq	r2, ip
 8007dc4:	d108      	bne.n	8007dd8 <__aeabi_fdiv+0x108>
 8007dc6:	0242      	lsls	r2, r0, #9
 8007dc8:	f47f af7d 	bne.w	8007cc6 <__aeabi_fmul+0x15e>
 8007dcc:	ea93 0f0c 	teq	r3, ip
 8007dd0:	f47f af70 	bne.w	8007cb4 <__aeabi_fmul+0x14c>
 8007dd4:	4608      	mov	r0, r1
 8007dd6:	e776      	b.n	8007cc6 <__aeabi_fmul+0x15e>
 8007dd8:	ea93 0f0c 	teq	r3, ip
 8007ddc:	d104      	bne.n	8007de8 <__aeabi_fdiv+0x118>
 8007dde:	024b      	lsls	r3, r1, #9
 8007de0:	f43f af4c 	beq.w	8007c7c <__aeabi_fmul+0x114>
 8007de4:	4608      	mov	r0, r1
 8007de6:	e76e      	b.n	8007cc6 <__aeabi_fmul+0x15e>
 8007de8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8007dec:	bf18      	it	ne
 8007dee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8007df2:	d1ca      	bne.n	8007d8a <__aeabi_fdiv+0xba>
 8007df4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8007df8:	f47f af5c 	bne.w	8007cb4 <__aeabi_fmul+0x14c>
 8007dfc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8007e00:	f47f af3c 	bne.w	8007c7c <__aeabi_fmul+0x114>
 8007e04:	e75f      	b.n	8007cc6 <__aeabi_fmul+0x15e>
 8007e06:	bf00      	nop

08007e08 <__gesf2>:
 8007e08:	f04f 3cff 	mov.w	ip, #4294967295
 8007e0c:	e006      	b.n	8007e1c <__cmpsf2+0x4>
 8007e0e:	bf00      	nop

08007e10 <__lesf2>:
 8007e10:	f04f 0c01 	mov.w	ip, #1
 8007e14:	e002      	b.n	8007e1c <__cmpsf2+0x4>
 8007e16:	bf00      	nop

08007e18 <__cmpsf2>:
 8007e18:	f04f 0c01 	mov.w	ip, #1
 8007e1c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007e20:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8007e24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8007e28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8007e2c:	bf18      	it	ne
 8007e2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8007e32:	d011      	beq.n	8007e58 <__cmpsf2+0x40>
 8007e34:	b001      	add	sp, #4
 8007e36:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8007e3a:	bf18      	it	ne
 8007e3c:	ea90 0f01 	teqne	r0, r1
 8007e40:	bf58      	it	pl
 8007e42:	ebb2 0003 	subspl.w	r0, r2, r3
 8007e46:	bf88      	it	hi
 8007e48:	17c8      	asrhi	r0, r1, #31
 8007e4a:	bf38      	it	cc
 8007e4c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8007e50:	bf18      	it	ne
 8007e52:	f040 0001 	orrne.w	r0, r0, #1
 8007e56:	4770      	bx	lr
 8007e58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8007e5c:	d102      	bne.n	8007e64 <__cmpsf2+0x4c>
 8007e5e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8007e62:	d105      	bne.n	8007e70 <__cmpsf2+0x58>
 8007e64:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8007e68:	d1e4      	bne.n	8007e34 <__cmpsf2+0x1c>
 8007e6a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8007e6e:	d0e1      	beq.n	8007e34 <__cmpsf2+0x1c>
 8007e70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop

08007e78 <__aeabi_cfrcmple>:
 8007e78:	4684      	mov	ip, r0
 8007e7a:	4608      	mov	r0, r1
 8007e7c:	4661      	mov	r1, ip
 8007e7e:	e7ff      	b.n	8007e80 <__aeabi_cfcmpeq>

08007e80 <__aeabi_cfcmpeq>:
 8007e80:	b50f      	push	{r0, r1, r2, r3, lr}
 8007e82:	f7ff ffc9 	bl	8007e18 <__cmpsf2>
 8007e86:	2800      	cmp	r0, #0
 8007e88:	bf48      	it	mi
 8007e8a:	f110 0f00 	cmnmi.w	r0, #0
 8007e8e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08007e90 <__aeabi_fcmpeq>:
 8007e90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007e94:	f7ff fff4 	bl	8007e80 <__aeabi_cfcmpeq>
 8007e98:	bf0c      	ite	eq
 8007e9a:	2001      	moveq	r0, #1
 8007e9c:	2000      	movne	r0, #0
 8007e9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ea2:	bf00      	nop

08007ea4 <__aeabi_fcmplt>:
 8007ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ea8:	f7ff ffea 	bl	8007e80 <__aeabi_cfcmpeq>
 8007eac:	bf34      	ite	cc
 8007eae:	2001      	movcc	r0, #1
 8007eb0:	2000      	movcs	r0, #0
 8007eb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8007eb6:	bf00      	nop

08007eb8 <__aeabi_fcmple>:
 8007eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ebc:	f7ff ffe0 	bl	8007e80 <__aeabi_cfcmpeq>
 8007ec0:	bf94      	ite	ls
 8007ec2:	2001      	movls	r0, #1
 8007ec4:	2000      	movhi	r0, #0
 8007ec6:	f85d fb08 	ldr.w	pc, [sp], #8
 8007eca:	bf00      	nop

08007ecc <__aeabi_fcmpge>:
 8007ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ed0:	f7ff ffd2 	bl	8007e78 <__aeabi_cfrcmple>
 8007ed4:	bf94      	ite	ls
 8007ed6:	2001      	movls	r0, #1
 8007ed8:	2000      	movhi	r0, #0
 8007eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ede:	bf00      	nop

08007ee0 <__aeabi_fcmpgt>:
 8007ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007ee4:	f7ff ffc8 	bl	8007e78 <__aeabi_cfrcmple>
 8007ee8:	bf34      	ite	cc
 8007eea:	2001      	movcc	r0, #1
 8007eec:	2000      	movcs	r0, #0
 8007eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8007ef2:	bf00      	nop

08007ef4 <__aeabi_f2iz>:
 8007ef4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8007ef8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8007efc:	d30f      	bcc.n	8007f1e <__aeabi_f2iz+0x2a>
 8007efe:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8007f02:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8007f06:	d90d      	bls.n	8007f24 <__aeabi_f2iz+0x30>
 8007f08:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8007f0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f10:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8007f14:	fa23 f002 	lsr.w	r0, r3, r2
 8007f18:	bf18      	it	ne
 8007f1a:	4240      	negne	r0, r0
 8007f1c:	4770      	bx	lr
 8007f1e:	f04f 0000 	mov.w	r0, #0
 8007f22:	4770      	bx	lr
 8007f24:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8007f28:	d101      	bne.n	8007f2e <__aeabi_f2iz+0x3a>
 8007f2a:	0242      	lsls	r2, r0, #9
 8007f2c:	d105      	bne.n	8007f3a <__aeabi_f2iz+0x46>
 8007f2e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8007f32:	bf08      	it	eq
 8007f34:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007f38:	4770      	bx	lr
 8007f3a:	f04f 0000 	mov.w	r0, #0
 8007f3e:	4770      	bx	lr

08007f40 <__aeabi_f2uiz>:
 8007f40:	0042      	lsls	r2, r0, #1
 8007f42:	d20e      	bcs.n	8007f62 <__aeabi_f2uiz+0x22>
 8007f44:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8007f48:	d30b      	bcc.n	8007f62 <__aeabi_f2uiz+0x22>
 8007f4a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8007f4e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8007f52:	d409      	bmi.n	8007f68 <__aeabi_f2uiz+0x28>
 8007f54:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8007f58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f5c:	fa23 f002 	lsr.w	r0, r3, r2
 8007f60:	4770      	bx	lr
 8007f62:	f04f 0000 	mov.w	r0, #0
 8007f66:	4770      	bx	lr
 8007f68:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8007f6c:	d101      	bne.n	8007f72 <__aeabi_f2uiz+0x32>
 8007f6e:	0242      	lsls	r2, r0, #9
 8007f70:	d102      	bne.n	8007f78 <__aeabi_f2uiz+0x38>
 8007f72:	f04f 30ff 	mov.w	r0, #4294967295
 8007f76:	4770      	bx	lr
 8007f78:	f04f 0000 	mov.w	r0, #0
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop

08007f80 <memcmp>:
 8007f80:	2a03      	cmp	r2, #3
 8007f82:	b470      	push	{r4, r5, r6}
 8007f84:	d922      	bls.n	8007fcc <memcmp+0x4c>
 8007f86:	ea41 0300 	orr.w	r3, r1, r0
 8007f8a:	079b      	lsls	r3, r3, #30
 8007f8c:	d013      	beq.n	8007fb6 <memcmp+0x36>
 8007f8e:	7805      	ldrb	r5, [r0, #0]
 8007f90:	3a01      	subs	r2, #1
 8007f92:	780c      	ldrb	r4, [r1, #0]
 8007f94:	2300      	movs	r3, #0
 8007f96:	42a5      	cmp	r5, r4
 8007f98:	d006      	beq.n	8007fa8 <memcmp+0x28>
 8007f9a:	e01b      	b.n	8007fd4 <memcmp+0x54>
 8007f9c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8007fa0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007fa4:	42a5      	cmp	r5, r4
 8007fa6:	d115      	bne.n	8007fd4 <memcmp+0x54>
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	f103 0301 	add.w	r3, r3, #1
 8007fae:	d1f5      	bne.n	8007f9c <memcmp+0x1c>
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	bc70      	pop	{r4, r5, r6}
 8007fb4:	4770      	bx	lr
 8007fb6:	460c      	mov	r4, r1
 8007fb8:	4603      	mov	r3, r0
 8007fba:	3104      	adds	r1, #4
 8007fbc:	3004      	adds	r0, #4
 8007fbe:	681e      	ldr	r6, [r3, #0]
 8007fc0:	6825      	ldr	r5, [r4, #0]
 8007fc2:	42ae      	cmp	r6, r5
 8007fc4:	d108      	bne.n	8007fd8 <memcmp+0x58>
 8007fc6:	3a04      	subs	r2, #4
 8007fc8:	2a03      	cmp	r2, #3
 8007fca:	d8f4      	bhi.n	8007fb6 <memcmp+0x36>
 8007fcc:	2a00      	cmp	r2, #0
 8007fce:	d1de      	bne.n	8007f8e <memcmp+0xe>
 8007fd0:	4610      	mov	r0, r2
 8007fd2:	e7ee      	b.n	8007fb2 <memcmp+0x32>
 8007fd4:	1b28      	subs	r0, r5, r4
 8007fd6:	e7ec      	b.n	8007fb2 <memcmp+0x32>
 8007fd8:	4621      	mov	r1, r4
 8007fda:	4618      	mov	r0, r3
 8007fdc:	2a00      	cmp	r2, #0
 8007fde:	d1d6      	bne.n	8007f8e <memcmp+0xe>
 8007fe0:	e7f6      	b.n	8007fd0 <memcmp+0x50>
 8007fe2:	bf00      	nop

08007fe4 <memcpy>:
 8007fe4:	2a03      	cmp	r2, #3
 8007fe6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007fea:	d809      	bhi.n	8008000 <memcpy+0x1c>
 8007fec:	b12a      	cbz	r2, 8007ffa <memcpy+0x16>
 8007fee:	2300      	movs	r3, #0
 8007ff0:	5ccc      	ldrb	r4, [r1, r3]
 8007ff2:	54c4      	strb	r4, [r0, r3]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d1fa      	bne.n	8007ff0 <memcpy+0xc>
 8007ffa:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007ffe:	4770      	bx	lr
 8008000:	0783      	lsls	r3, r0, #30
 8008002:	4402      	add	r2, r0
 8008004:	d00e      	beq.n	8008024 <memcpy+0x40>
 8008006:	1c44      	adds	r4, r0, #1
 8008008:	1c4d      	adds	r5, r1, #1
 800800a:	f815 7c01 	ldrb.w	r7, [r5, #-1]
 800800e:	f004 0603 	and.w	r6, r4, #3
 8008012:	4623      	mov	r3, r4
 8008014:	3401      	adds	r4, #1
 8008016:	4629      	mov	r1, r5
 8008018:	3501      	adds	r5, #1
 800801a:	f804 7c02 	strb.w	r7, [r4, #-2]
 800801e:	2e00      	cmp	r6, #0
 8008020:	d1f3      	bne.n	800800a <memcpy+0x26>
 8008022:	e000      	b.n	8008026 <memcpy+0x42>
 8008024:	4603      	mov	r3, r0
 8008026:	f011 0403 	ands.w	r4, r1, #3
 800802a:	d06d      	beq.n	8008108 <memcpy+0x124>
 800802c:	1ad7      	subs	r7, r2, r3
 800802e:	1b0d      	subs	r5, r1, r4
 8008030:	2f03      	cmp	r7, #3
 8008032:	682e      	ldr	r6, [r5, #0]
 8008034:	dd19      	ble.n	800806a <memcpy+0x86>
 8008036:	f1c4 0c04 	rsb	ip, r4, #4
 800803a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 800803e:	1d1c      	adds	r4, r3, #4
 8008040:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8008044:	f855 7f04 	ldr.w	r7, [r5, #4]!
 8008048:	ebc4 0902 	rsb	r9, r4, r2
 800804c:	4623      	mov	r3, r4
 800804e:	3104      	adds	r1, #4
 8008050:	3404      	adds	r4, #4
 8008052:	f1b9 0f03 	cmp.w	r9, #3
 8008056:	fa26 fa08 	lsr.w	sl, r6, r8
 800805a:	fa07 fb0c 	lsl.w	fp, r7, ip
 800805e:	463e      	mov	r6, r7
 8008060:	ea4b 070a 	orr.w	r7, fp, sl
 8008064:	f844 7c08 	str.w	r7, [r4, #-8]
 8008068:	dcec      	bgt.n	8008044 <memcpy+0x60>
 800806a:	429a      	cmp	r2, r3
 800806c:	d9c5      	bls.n	8007ffa <memcpy+0x16>
 800806e:	3301      	adds	r3, #1
 8008070:	3101      	adds	r1, #1
 8008072:	3201      	adds	r2, #1
 8008074:	f811 4c01 	ldrb.w	r4, [r1, #-1]
 8008078:	3301      	adds	r3, #1
 800807a:	3101      	adds	r1, #1
 800807c:	4293      	cmp	r3, r2
 800807e:	f803 4c02 	strb.w	r4, [r3, #-2]
 8008082:	d1f7      	bne.n	8008074 <memcpy+0x90>
 8008084:	e7b9      	b.n	8007ffa <memcpy+0x16>
 8008086:	680c      	ldr	r4, [r1, #0]
 8008088:	3340      	adds	r3, #64	; 0x40
 800808a:	3140      	adds	r1, #64	; 0x40
 800808c:	f843 4c40 	str.w	r4, [r3, #-64]
 8008090:	f851 4c3c 	ldr.w	r4, [r1, #-60]
 8008094:	f843 4c3c 	str.w	r4, [r3, #-60]
 8008098:	f851 4c38 	ldr.w	r4, [r1, #-56]
 800809c:	f843 4c38 	str.w	r4, [r3, #-56]
 80080a0:	f851 4c34 	ldr.w	r4, [r1, #-52]
 80080a4:	f843 4c34 	str.w	r4, [r3, #-52]
 80080a8:	f851 4c30 	ldr.w	r4, [r1, #-48]
 80080ac:	f843 4c30 	str.w	r4, [r3, #-48]
 80080b0:	f851 4c2c 	ldr.w	r4, [r1, #-44]
 80080b4:	f843 4c2c 	str.w	r4, [r3, #-44]
 80080b8:	f851 4c28 	ldr.w	r4, [r1, #-40]
 80080bc:	f843 4c28 	str.w	r4, [r3, #-40]
 80080c0:	f851 4c24 	ldr.w	r4, [r1, #-36]
 80080c4:	f843 4c24 	str.w	r4, [r3, #-36]
 80080c8:	f851 4c20 	ldr.w	r4, [r1, #-32]
 80080cc:	f843 4c20 	str.w	r4, [r3, #-32]
 80080d0:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 80080d4:	f843 4c1c 	str.w	r4, [r3, #-28]
 80080d8:	f851 4c18 	ldr.w	r4, [r1, #-24]
 80080dc:	f843 4c18 	str.w	r4, [r3, #-24]
 80080e0:	f851 4c14 	ldr.w	r4, [r1, #-20]
 80080e4:	f843 4c14 	str.w	r4, [r3, #-20]
 80080e8:	f851 4c10 	ldr.w	r4, [r1, #-16]
 80080ec:	f843 4c10 	str.w	r4, [r3, #-16]
 80080f0:	f851 4c0c 	ldr.w	r4, [r1, #-12]
 80080f4:	f843 4c0c 	str.w	r4, [r3, #-12]
 80080f8:	f851 4c08 	ldr.w	r4, [r1, #-8]
 80080fc:	f843 4c08 	str.w	r4, [r3, #-8]
 8008100:	f851 4c04 	ldr.w	r4, [r1, #-4]
 8008104:	f843 4c04 	str.w	r4, [r3, #-4]
 8008108:	1ad4      	subs	r4, r2, r3
 800810a:	2c3f      	cmp	r4, #63	; 0x3f
 800810c:	dcbb      	bgt.n	8008086 <memcpy+0xa2>
 800810e:	e011      	b.n	8008134 <memcpy+0x150>
 8008110:	680c      	ldr	r4, [r1, #0]
 8008112:	3310      	adds	r3, #16
 8008114:	3110      	adds	r1, #16
 8008116:	f843 4c10 	str.w	r4, [r3, #-16]
 800811a:	f851 4c0c 	ldr.w	r4, [r1, #-12]
 800811e:	f843 4c0c 	str.w	r4, [r3, #-12]
 8008122:	f851 4c08 	ldr.w	r4, [r1, #-8]
 8008126:	f843 4c08 	str.w	r4, [r3, #-8]
 800812a:	f851 4c04 	ldr.w	r4, [r1, #-4]
 800812e:	f843 4c04 	str.w	r4, [r3, #-4]
 8008132:	1ad4      	subs	r4, r2, r3
 8008134:	2c0f      	cmp	r4, #15
 8008136:	dceb      	bgt.n	8008110 <memcpy+0x12c>
 8008138:	2c03      	cmp	r4, #3
 800813a:	dd96      	ble.n	800806a <memcpy+0x86>
 800813c:	1d1c      	adds	r4, r3, #4
 800813e:	1d0d      	adds	r5, r1, #4
 8008140:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8008144:	1b16      	subs	r6, r2, r4
 8008146:	4623      	mov	r3, r4
 8008148:	4629      	mov	r1, r5
 800814a:	3404      	adds	r4, #4
 800814c:	3504      	adds	r5, #4
 800814e:	2e03      	cmp	r6, #3
 8008150:	f844 7c08 	str.w	r7, [r4, #-8]
 8008154:	dcf4      	bgt.n	8008140 <memcpy+0x15c>
 8008156:	e788      	b.n	800806a <memcpy+0x86>

08008158 <memset>:
 8008158:	2a03      	cmp	r2, #3
 800815a:	b2c9      	uxtb	r1, r1
 800815c:	b470      	push	{r4, r5, r6}
 800815e:	d808      	bhi.n	8008172 <memset+0x1a>
 8008160:	b12a      	cbz	r2, 800816e <memset+0x16>
 8008162:	4603      	mov	r3, r0
 8008164:	1812      	adds	r2, r2, r0
 8008166:	f803 1b01 	strb.w	r1, [r3], #1
 800816a:	4293      	cmp	r3, r2
 800816c:	d1fb      	bne.n	8008166 <memset+0xe>
 800816e:	bc70      	pop	{r4, r5, r6}
 8008170:	4770      	bx	lr
 8008172:	0783      	lsls	r3, r0, #30
 8008174:	4402      	add	r2, r0
 8008176:	d009      	beq.n	800818c <memset+0x34>
 8008178:	1c44      	adds	r4, r0, #1
 800817a:	f004 0503 	and.w	r5, r4, #3
 800817e:	4623      	mov	r3, r4
 8008180:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008184:	3401      	adds	r4, #1
 8008186:	2d00      	cmp	r5, #0
 8008188:	d1f7      	bne.n	800817a <memset+0x22>
 800818a:	e000      	b.n	800818e <memset+0x36>
 800818c:	4603      	mov	r3, r0
 800818e:	1ad5      	subs	r5, r2, r3
 8008190:	eb01 2401 	add.w	r4, r1, r1, lsl #8
 8008194:	2d3f      	cmp	r5, #63	; 0x3f
 8008196:	eb04 4404 	add.w	r4, r4, r4, lsl #16
 800819a:	dd2c      	ble.n	80081f6 <memset+0x9e>
 800819c:	601c      	str	r4, [r3, #0]
 800819e:	3340      	adds	r3, #64	; 0x40
 80081a0:	1ad5      	subs	r5, r2, r3
 80081a2:	f843 4c3c 	str.w	r4, [r3, #-60]
 80081a6:	2d3f      	cmp	r5, #63	; 0x3f
 80081a8:	f843 4c38 	str.w	r4, [r3, #-56]
 80081ac:	f843 4c34 	str.w	r4, [r3, #-52]
 80081b0:	f843 4c30 	str.w	r4, [r3, #-48]
 80081b4:	f843 4c2c 	str.w	r4, [r3, #-44]
 80081b8:	f843 4c28 	str.w	r4, [r3, #-40]
 80081bc:	f843 4c24 	str.w	r4, [r3, #-36]
 80081c0:	f843 4c20 	str.w	r4, [r3, #-32]
 80081c4:	f843 4c1c 	str.w	r4, [r3, #-28]
 80081c8:	f843 4c18 	str.w	r4, [r3, #-24]
 80081cc:	f843 4c14 	str.w	r4, [r3, #-20]
 80081d0:	f843 4c10 	str.w	r4, [r3, #-16]
 80081d4:	f843 4c0c 	str.w	r4, [r3, #-12]
 80081d8:	f843 4c08 	str.w	r4, [r3, #-8]
 80081dc:	f843 4c04 	str.w	r4, [r3, #-4]
 80081e0:	dcdc      	bgt.n	800819c <memset+0x44>
 80081e2:	e008      	b.n	80081f6 <memset+0x9e>
 80081e4:	601c      	str	r4, [r3, #0]
 80081e6:	3310      	adds	r3, #16
 80081e8:	1ad5      	subs	r5, r2, r3
 80081ea:	f843 4c0c 	str.w	r4, [r3, #-12]
 80081ee:	f843 4c08 	str.w	r4, [r3, #-8]
 80081f2:	f843 4c04 	str.w	r4, [r3, #-4]
 80081f6:	2d0f      	cmp	r5, #15
 80081f8:	dcf4      	bgt.n	80081e4 <memset+0x8c>
 80081fa:	2d03      	cmp	r5, #3
 80081fc:	dd08      	ble.n	8008210 <memset+0xb8>
 80081fe:	1d1d      	adds	r5, r3, #4
 8008200:	1b56      	subs	r6, r2, r5
 8008202:	f845 4c04 	str.w	r4, [r5, #-4]
 8008206:	2e03      	cmp	r6, #3
 8008208:	462b      	mov	r3, r5
 800820a:	f105 0504 	add.w	r5, r5, #4
 800820e:	dcf7      	bgt.n	8008200 <memset+0xa8>
 8008210:	429a      	cmp	r2, r3
 8008212:	d9ac      	bls.n	800816e <memset+0x16>
 8008214:	3301      	adds	r3, #1
 8008216:	3201      	adds	r2, #1
 8008218:	f803 1c01 	strb.w	r1, [r3, #-1]
 800821c:	3301      	adds	r3, #1
 800821e:	4293      	cmp	r3, r2
 8008220:	d1fa      	bne.n	8008218 <memset+0xc0>
 8008222:	e7a4      	b.n	800816e <memset+0x16>

08008224 <strncpy>:
 8008224:	ea41 0300 	orr.w	r3, r1, r0
 8008228:	f013 0f03 	tst.w	r3, #3
 800822c:	4603      	mov	r3, r0
 800822e:	b470      	push	{r4, r5, r6}
 8008230:	d025      	beq.n	800827e <strncpy+0x5a>
 8008232:	b1aa      	cbz	r2, 8008260 <strncpy+0x3c>
 8008234:	780c      	ldrb	r4, [r1, #0]
 8008236:	3a01      	subs	r2, #1
 8008238:	f803 4b01 	strb.w	r4, [r3], #1
 800823c:	b14c      	cbz	r4, 8008252 <strncpy+0x2e>
 800823e:	461c      	mov	r4, r3
 8008240:	b172      	cbz	r2, 8008260 <strncpy+0x3c>
 8008242:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8008246:	3a01      	subs	r2, #1
 8008248:	f804 5b01 	strb.w	r5, [r4], #1
 800824c:	4623      	mov	r3, r4
 800824e:	2d00      	cmp	r5, #0
 8008250:	d1f6      	bne.n	8008240 <strncpy+0x1c>
 8008252:	b12a      	cbz	r2, 8008260 <strncpy+0x3c>
 8008254:	189a      	adds	r2, r3, r2
 8008256:	2100      	movs	r1, #0
 8008258:	f803 1b01 	strb.w	r1, [r3], #1
 800825c:	4293      	cmp	r3, r2
 800825e:	d1fb      	bne.n	8008258 <strncpy+0x34>
 8008260:	bc70      	pop	{r4, r5, r6}
 8008262:	4770      	bx	lr
 8008264:	460e      	mov	r6, r1
 8008266:	f851 4b04 	ldr.w	r4, [r1], #4
 800826a:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 800826e:	ea25 0504 	bic.w	r5, r5, r4
 8008272:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
 8008276:	d105      	bne.n	8008284 <strncpy+0x60>
 8008278:	3a04      	subs	r2, #4
 800827a:	f843 4b04 	str.w	r4, [r3], #4
 800827e:	2a03      	cmp	r2, #3
 8008280:	d8f0      	bhi.n	8008264 <strncpy+0x40>
 8008282:	e7d6      	b.n	8008232 <strncpy+0xe>
 8008284:	4631      	mov	r1, r6
 8008286:	e7d4      	b.n	8008232 <strncpy+0xe>

08008288 <cosf>:
 8008288:	f640 73d8 	movw	r3, #4056	; 0xfd8
 800828c:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008290:	f6c3 7349 	movt	r3, #16201	; 0x3f49
 8008294:	4601      	mov	r1, r0
 8008296:	429a      	cmp	r2, r3
 8008298:	b500      	push	{lr}
 800829a:	b083      	sub	sp, #12
 800829c:	dd15      	ble.n	80082ca <cosf+0x42>
 800829e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80082a2:	db03      	blt.n	80082ac <cosf+0x24>
 80082a4:	f7ff fb56 	bl	8007954 <__aeabi_fsub>
 80082a8:	b003      	add	sp, #12
 80082aa:	bd00      	pop	{pc}
 80082ac:	4669      	mov	r1, sp
 80082ae:	f000 fd63 	bl	8008d78 <__ieee754_rem_pio2f>
 80082b2:	f000 0203 	and.w	r2, r0, #3
 80082b6:	9800      	ldr	r0, [sp, #0]
 80082b8:	2a01      	cmp	r2, #1
 80082ba:	d010      	beq.n	80082de <cosf+0x56>
 80082bc:	2a02      	cmp	r2, #2
 80082be:	d008      	beq.n	80082d2 <cosf+0x4a>
 80082c0:	b99a      	cbnz	r2, 80082ea <cosf+0x62>
 80082c2:	9901      	ldr	r1, [sp, #4]
 80082c4:	f000 ff52 	bl	800916c <__kernel_cosf>
 80082c8:	e7ee      	b.n	80082a8 <cosf+0x20>
 80082ca:	2100      	movs	r1, #0
 80082cc:	f000 ff4e 	bl	800916c <__kernel_cosf>
 80082d0:	e7ea      	b.n	80082a8 <cosf+0x20>
 80082d2:	9901      	ldr	r1, [sp, #4]
 80082d4:	f000 ff4a 	bl	800916c <__kernel_cosf>
 80082d8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80082dc:	e7e4      	b.n	80082a8 <cosf+0x20>
 80082de:	9901      	ldr	r1, [sp, #4]
 80082e0:	f001 fb4c 	bl	800997c <__kernel_sinf>
 80082e4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80082e8:	e7de      	b.n	80082a8 <cosf+0x20>
 80082ea:	2201      	movs	r2, #1
 80082ec:	9901      	ldr	r1, [sp, #4]
 80082ee:	f001 fb45 	bl	800997c <__kernel_sinf>
 80082f2:	e7d9      	b.n	80082a8 <cosf+0x20>

080082f4 <sinf>:
 80082f4:	f640 73d8 	movw	r3, #4056	; 0xfd8
 80082f8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80082fc:	f6c3 7349 	movt	r3, #16201	; 0x3f49
 8008300:	4601      	mov	r1, r0
 8008302:	429a      	cmp	r2, r3
 8008304:	b500      	push	{lr}
 8008306:	b083      	sub	sp, #12
 8008308:	dd16      	ble.n	8008338 <sinf+0x44>
 800830a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800830e:	db03      	blt.n	8008318 <sinf+0x24>
 8008310:	f7ff fb20 	bl	8007954 <__aeabi_fsub>
 8008314:	b003      	add	sp, #12
 8008316:	bd00      	pop	{pc}
 8008318:	4669      	mov	r1, sp
 800831a:	f000 fd2d 	bl	8008d78 <__ieee754_rem_pio2f>
 800831e:	f000 0003 	and.w	r0, r0, #3
 8008322:	2801      	cmp	r0, #1
 8008324:	d015      	beq.n	8008352 <sinf+0x5e>
 8008326:	2802      	cmp	r0, #2
 8008328:	d00b      	beq.n	8008342 <sinf+0x4e>
 800832a:	b9b8      	cbnz	r0, 800835c <sinf+0x68>
 800832c:	9800      	ldr	r0, [sp, #0]
 800832e:	2201      	movs	r2, #1
 8008330:	9901      	ldr	r1, [sp, #4]
 8008332:	f001 fb23 	bl	800997c <__kernel_sinf>
 8008336:	e7ed      	b.n	8008314 <sinf+0x20>
 8008338:	2100      	movs	r1, #0
 800833a:	2200      	movs	r2, #0
 800833c:	f001 fb1e 	bl	800997c <__kernel_sinf>
 8008340:	e7e8      	b.n	8008314 <sinf+0x20>
 8008342:	9800      	ldr	r0, [sp, #0]
 8008344:	2201      	movs	r2, #1
 8008346:	9901      	ldr	r1, [sp, #4]
 8008348:	f001 fb18 	bl	800997c <__kernel_sinf>
 800834c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008350:	e7e0      	b.n	8008314 <sinf+0x20>
 8008352:	9800      	ldr	r0, [sp, #0]
 8008354:	9901      	ldr	r1, [sp, #4]
 8008356:	f000 ff09 	bl	800916c <__kernel_cosf>
 800835a:	e7db      	b.n	8008314 <sinf+0x20>
 800835c:	9800      	ldr	r0, [sp, #0]
 800835e:	9901      	ldr	r1, [sp, #4]
 8008360:	f000 ff04 	bl	800916c <__kernel_cosf>
 8008364:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008368:	e7d4      	b.n	8008314 <sinf+0x20>
 800836a:	bf00      	nop

0800836c <atan2>:
 800836c:	f000 b8fc 	b.w	8008568 <__ieee754_atan2>

08008370 <sqrt>:
 8008370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008374:	b08a      	sub	sp, #40	; 0x28
 8008376:	4604      	mov	r4, r0
 8008378:	460d      	mov	r5, r1
 800837a:	f000 fa05 	bl	8008788 <__ieee754_sqrt>
 800837e:	f240 0a48 	movw	sl, #72	; 0x48
 8008382:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8008386:	f99a 3000 	ldrsb.w	r3, [sl]
 800838a:	3301      	adds	r3, #1
 800838c:	4606      	mov	r6, r0
 800838e:	460f      	mov	r7, r1
 8008390:	d00f      	beq.n	80083b2 <sqrt+0x42>
 8008392:	4620      	mov	r0, r4
 8008394:	4629      	mov	r1, r5
 8008396:	f001 fd0f 	bl	8009db8 <__fpclassifyd>
 800839a:	b150      	cbz	r0, 80083b2 <sqrt+0x42>
 800839c:	f04f 0800 	mov.w	r8, #0
 80083a0:	f04f 0900 	mov.w	r9, #0
 80083a4:	4620      	mov	r0, r4
 80083a6:	4629      	mov	r1, r5
 80083a8:	4642      	mov	r2, r8
 80083aa:	464b      	mov	r3, r9
 80083ac:	f002 f998 	bl	800a6e0 <__aeabi_dcmplt>
 80083b0:	b920      	cbnz	r0, 80083bc <sqrt+0x4c>
 80083b2:	4630      	mov	r0, r6
 80083b4:	4639      	mov	r1, r7
 80083b6:	b00a      	add	sp, #40	; 0x28
 80083b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083bc:	f89a 6000 	ldrb.w	r6, [sl]
 80083c0:	f64a 5324 	movw	r3, #44324	; 0xad24
 80083c4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80083c8:	2201      	movs	r2, #1
 80083ca:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80083ce:	e88d 000c 	stmia.w	sp, {r2, r3}
 80083d2:	2300      	movs	r3, #0
 80083d4:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80083d8:	9308      	str	r3, [sp, #32]
 80083da:	b956      	cbnz	r6, 80083f2 <sqrt+0x82>
 80083dc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80083e0:	4668      	mov	r0, sp
 80083e2:	f001 fd11 	bl	8009e08 <matherr>
 80083e6:	b170      	cbz	r0, 8008406 <sqrt+0x96>
 80083e8:	9b08      	ldr	r3, [sp, #32]
 80083ea:	b98b      	cbnz	r3, 8008410 <sqrt+0xa0>
 80083ec:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80083f0:	e7df      	b.n	80083b2 <sqrt+0x42>
 80083f2:	4640      	mov	r0, r8
 80083f4:	4649      	mov	r1, r9
 80083f6:	4642      	mov	r2, r8
 80083f8:	464b      	mov	r3, r9
 80083fa:	f002 f829 	bl	800a450 <__aeabi_ddiv>
 80083fe:	2e02      	cmp	r6, #2
 8008400:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008404:	d1ec      	bne.n	80083e0 <sqrt+0x70>
 8008406:	f001 fef3 	bl	800a1f0 <__errno>
 800840a:	2321      	movs	r3, #33	; 0x21
 800840c:	6003      	str	r3, [r0, #0]
 800840e:	e7eb      	b.n	80083e8 <sqrt+0x78>
 8008410:	f001 feee 	bl	800a1f0 <__errno>
 8008414:	9b08      	ldr	r3, [sp, #32]
 8008416:	6003      	str	r3, [r0, #0]
 8008418:	e7e8      	b.n	80083ec <sqrt+0x7c>
 800841a:	bf00      	nop

0800841c <asinf>:
 800841c:	b570      	push	{r4, r5, r6, lr}
 800841e:	b08a      	sub	sp, #40	; 0x28
 8008420:	4606      	mov	r6, r0
 8008422:	f000 fa77 	bl	8008914 <__ieee754_asinf>
 8008426:	f240 0448 	movw	r4, #72	; 0x48
 800842a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800842e:	f994 3000 	ldrsb.w	r3, [r4]
 8008432:	3301      	adds	r3, #1
 8008434:	4605      	mov	r5, r0
 8008436:	d003      	beq.n	8008440 <asinf+0x24>
 8008438:	4630      	mov	r0, r6
 800843a:	f001 fe57 	bl	800a0ec <__fpclassifyf>
 800843e:	b910      	cbnz	r0, 8008446 <asinf+0x2a>
 8008440:	4628      	mov	r0, r5
 8008442:	b00a      	add	sp, #40	; 0x28
 8008444:	bd70      	pop	{r4, r5, r6, pc}
 8008446:	4630      	mov	r0, r6
 8008448:	f001 fe04 	bl	800a054 <fabsf>
 800844c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008450:	f7ff fd46 	bl	8007ee0 <__aeabi_fcmpgt>
 8008454:	2800      	cmp	r0, #0
 8008456:	d0f3      	beq.n	8008440 <asinf+0x24>
 8008458:	f64a 532c 	movw	r3, #44332	; 0xad2c
 800845c:	4630      	mov	r0, r6
 800845e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008462:	9301      	str	r3, [sp, #4]
 8008464:	2301      	movs	r3, #1
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	2300      	movs	r3, #0
 800846a:	9308      	str	r3, [sp, #32]
 800846c:	f7ff f9a2 	bl	80077b4 <__aeabi_f2d>
 8008470:	4602      	mov	r2, r0
 8008472:	f64a 5028 	movw	r0, #44328	; 0xad28
 8008476:	f6c0 0000 	movt	r0, #2048	; 0x800
 800847a:	460b      	mov	r3, r1
 800847c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008480:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008484:	f001 fcc2 	bl	8009e0c <nan>
 8008488:	f994 3000 	ldrsb.w	r3, [r4]
 800848c:	2b02      	cmp	r3, #2
 800848e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008492:	d00b      	beq.n	80084ac <asinf+0x90>
 8008494:	4668      	mov	r0, sp
 8008496:	f001 fcb7 	bl	8009e08 <matherr>
 800849a:	b138      	cbz	r0, 80084ac <asinf+0x90>
 800849c:	9b08      	ldr	r3, [sp, #32]
 800849e:	b953      	cbnz	r3, 80084b6 <asinf+0x9a>
 80084a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084a4:	f7ff fa02 	bl	80078ac <__aeabi_d2f>
 80084a8:	4605      	mov	r5, r0
 80084aa:	e7c9      	b.n	8008440 <asinf+0x24>
 80084ac:	f001 fea0 	bl	800a1f0 <__errno>
 80084b0:	2321      	movs	r3, #33	; 0x21
 80084b2:	6003      	str	r3, [r0, #0]
 80084b4:	e7f2      	b.n	800849c <asinf+0x80>
 80084b6:	f001 fe9b 	bl	800a1f0 <__errno>
 80084ba:	9b08      	ldr	r3, [sp, #32]
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	e7ef      	b.n	80084a0 <asinf+0x84>

080084c0 <atan2f>:
 80084c0:	f000 bbb4 	b.w	8008c2c <__ieee754_atan2f>

080084c4 <sqrtf>:
 80084c4:	b570      	push	{r4, r5, r6, lr}
 80084c6:	b08a      	sub	sp, #40	; 0x28
 80084c8:	4605      	mov	r5, r0
 80084ca:	f000 fdfb 	bl	80090c4 <__ieee754_sqrtf>
 80084ce:	f240 0448 	movw	r4, #72	; 0x48
 80084d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80084d6:	f994 3000 	ldrsb.w	r3, [r4]
 80084da:	3301      	adds	r3, #1
 80084dc:	4606      	mov	r6, r0
 80084de:	d008      	beq.n	80084f2 <sqrtf+0x2e>
 80084e0:	4628      	mov	r0, r5
 80084e2:	f001 fe03 	bl	800a0ec <__fpclassifyf>
 80084e6:	b120      	cbz	r0, 80084f2 <sqrtf+0x2e>
 80084e8:	4628      	mov	r0, r5
 80084ea:	2100      	movs	r1, #0
 80084ec:	f7ff fcda 	bl	8007ea4 <__aeabi_fcmplt>
 80084f0:	b910      	cbnz	r0, 80084f8 <sqrtf+0x34>
 80084f2:	4630      	mov	r0, r6
 80084f4:	b00a      	add	sp, #40	; 0x28
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
 80084f8:	f64a 5334 	movw	r3, #44340	; 0xad34
 80084fc:	4628      	mov	r0, r5
 80084fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008502:	9301      	str	r3, [sp, #4]
 8008504:	2301      	movs	r3, #1
 8008506:	9300      	str	r3, [sp, #0]
 8008508:	2300      	movs	r3, #0
 800850a:	9308      	str	r3, [sp, #32]
 800850c:	f7ff f952 	bl	80077b4 <__aeabi_f2d>
 8008510:	7824      	ldrb	r4, [r4, #0]
 8008512:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008516:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800851a:	b97c      	cbnz	r4, 800853c <sqrtf+0x78>
 800851c:	2200      	movs	r2, #0
 800851e:	2300      	movs	r3, #0
 8008520:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008524:	4668      	mov	r0, sp
 8008526:	f001 fc6f 	bl	8009e08 <matherr>
 800852a:	b188      	cbz	r0, 8008550 <sqrtf+0x8c>
 800852c:	9b08      	ldr	r3, [sp, #32]
 800852e:	b9a3      	cbnz	r3, 800855a <sqrtf+0x96>
 8008530:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008534:	f7ff f9ba 	bl	80078ac <__aeabi_d2f>
 8008538:	4606      	mov	r6, r0
 800853a:	e7da      	b.n	80084f2 <sqrtf+0x2e>
 800853c:	2000      	movs	r0, #0
 800853e:	2100      	movs	r1, #0
 8008540:	4602      	mov	r2, r0
 8008542:	460b      	mov	r3, r1
 8008544:	f001 ff84 	bl	800a450 <__aeabi_ddiv>
 8008548:	2c02      	cmp	r4, #2
 800854a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800854e:	d1e9      	bne.n	8008524 <sqrtf+0x60>
 8008550:	f001 fe4e 	bl	800a1f0 <__errno>
 8008554:	2321      	movs	r3, #33	; 0x21
 8008556:	6003      	str	r3, [r0, #0]
 8008558:	e7e8      	b.n	800852c <sqrtf+0x68>
 800855a:	f001 fe49 	bl	800a1f0 <__errno>
 800855e:	9b08      	ldr	r3, [sp, #32]
 8008560:	6003      	str	r3, [r0, #0]
 8008562:	e7e5      	b.n	8008530 <sqrtf+0x6c>
 8008564:	0000      	movs	r0, r0
	...

08008568 <__ieee754_atan2>:
 8008568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800856c:	b084      	sub	sp, #16
 800856e:	2600      	movs	r6, #0
 8008570:	4604      	mov	r4, r0
 8008572:	e9cd 2300 	strd	r2, r3, [sp]
 8008576:	f6c7 76f0 	movt	r6, #32752	; 0x7ff0
 800857a:	e89d 1080 	ldmia.w	sp, {r7, ip}
 800857e:	460d      	mov	r5, r1
 8008580:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008584:	4602      	mov	r2, r0
 8008586:	f1c7 0900 	rsb	r9, r7, #0
 800858a:	f02c 4800 	bic.w	r8, ip, #2147483648	; 0x80000000
 800858e:	ea49 0907 	orr.w	r9, r9, r7
 8008592:	460b      	mov	r3, r1
 8008594:	ea48 79d9 	orr.w	r9, r8, r9, lsr #31
 8008598:	45b1      	cmp	r9, r6
 800859a:	d84f      	bhi.n	800863c <__ieee754_atan2+0xd4>
 800859c:	f1c0 0a00 	rsb	sl, r0, #0
 80085a0:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 80085a4:	ea4a 0a00 	orr.w	sl, sl, r0
 80085a8:	ea49 7ada 	orr.w	sl, r9, sl, lsr #31
 80085ac:	45b2      	cmp	sl, r6
 80085ae:	d845      	bhi.n	800863c <__ieee754_atan2+0xd4>
 80085b0:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
 80085b4:	f8dd a004 	ldr.w	sl, [sp, #4]
 80085b8:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
 80085bc:	ea5c 0c07 	orrs.w	ip, ip, r7
 80085c0:	d05c      	beq.n	800867c <__ieee754_atan2+0x114>
 80085c2:	ea4f 76aa 	mov.w	r6, sl, asr #30
 80085c6:	ea59 0202 	orrs.w	r2, r9, r2
 80085ca:	f006 0602 	and.w	r6, r6, #2
 80085ce:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80085d2:	d040      	beq.n	8008656 <__ieee754_atan2+0xee>
 80085d4:	ea58 0707 	orrs.w	r7, r8, r7
 80085d8:	d04a      	beq.n	8008670 <__ieee754_atan2+0x108>
 80085da:	2200      	movs	r2, #0
 80085dc:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80085e0:	4590      	cmp	r8, r2
 80085e2:	d05c      	beq.n	800869e <__ieee754_atan2+0x136>
 80085e4:	2200      	movs	r2, #0
 80085e6:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 80085ea:	4591      	cmp	r9, r2
 80085ec:	d040      	beq.n	8008670 <__ieee754_atan2+0x108>
 80085ee:	ebc8 0809 	rsb	r8, r8, r9
 80085f2:	ea4f 5828 	mov.w	r8, r8, asr #20
 80085f6:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
 80085fa:	dc4c      	bgt.n	8008696 <__ieee754_atan2+0x12e>
 80085fc:	f118 0f3c 	cmn.w	r8, #60	; 0x3c
 8008600:	bfac      	ite	ge
 8008602:	f04f 0800 	movge.w	r8, #0
 8008606:	f04f 0801 	movlt.w	r8, #1
 800860a:	ea18 78da 	ands.w	r8, r8, sl, lsr #31
 800860e:	d073      	beq.n	80086f8 <__ieee754_atan2+0x190>
 8008610:	2000      	movs	r0, #0
 8008612:	2100      	movs	r1, #0
 8008614:	2e01      	cmp	r6, #1
 8008616:	d06b      	beq.n	80086f0 <__ieee754_atan2+0x188>
 8008618:	2e02      	cmp	r6, #2
 800861a:	d05a      	beq.n	80086d2 <__ieee754_atan2+0x16a>
 800861c:	4604      	mov	r4, r0
 800861e:	460d      	mov	r5, r1
 8008620:	b1a6      	cbz	r6, 800864c <__ieee754_atan2+0xe4>
 8008622:	a347      	add	r3, pc, #284	; (adr r3, 8008740 <__ieee754_atan2+0x1d8>)
 8008624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008628:	f7fe ff64 	bl	80074f4 <__aeabi_dsub>
 800862c:	a346      	add	r3, pc, #280	; (adr r3, 8008748 <__ieee754_atan2+0x1e0>)
 800862e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008632:	f7fe ff5f 	bl	80074f4 <__aeabi_dsub>
 8008636:	4604      	mov	r4, r0
 8008638:	460d      	mov	r5, r1
 800863a:	e007      	b.n	800864c <__ieee754_atan2+0xe4>
 800863c:	4620      	mov	r0, r4
 800863e:	4629      	mov	r1, r5
 8008640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008644:	f7fe ff58 	bl	80074f8 <__adddf3>
 8008648:	4604      	mov	r4, r0
 800864a:	460d      	mov	r5, r1
 800864c:	4620      	mov	r0, r4
 800864e:	4629      	mov	r1, r5
 8008650:	b004      	add	sp, #16
 8008652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008656:	2e03      	cmp	r6, #3
 8008658:	d8bc      	bhi.n	80085d4 <__ieee754_atan2+0x6c>
 800865a:	a201      	add	r2, pc, #4	; (adr r2, 8008660 <__ieee754_atan2+0xf8>)
 800865c:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 8008660:	0800864d 	.word	0x0800864d
 8008664:	0800864d 	.word	0x0800864d
 8008668:	0800868f 	.word	0x0800868f
 800866c:	08008687 	.word	0x08008687
 8008670:	2b00      	cmp	r3, #0
 8008672:	db2a      	blt.n	80086ca <__ieee754_atan2+0x162>
 8008674:	a536      	add	r5, pc, #216	; (adr r5, 8008750 <__ieee754_atan2+0x1e8>)
 8008676:	e9d5 4500 	ldrd	r4, r5, [r5]
 800867a:	e7e7      	b.n	800864c <__ieee754_atan2+0xe4>
 800867c:	b004      	add	sp, #16
 800867e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008682:	f001 b9fd 	b.w	8009a80 <atan>
 8008686:	a534      	add	r5, pc, #208	; (adr r5, 8008758 <__ieee754_atan2+0x1f0>)
 8008688:	e9d5 4500 	ldrd	r4, r5, [r5]
 800868c:	e7de      	b.n	800864c <__ieee754_atan2+0xe4>
 800868e:	a52e      	add	r5, pc, #184	; (adr r5, 8008748 <__ieee754_atan2+0x1e0>)
 8008690:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008694:	e7da      	b.n	800864c <__ieee754_atan2+0xe4>
 8008696:	a12e      	add	r1, pc, #184	; (adr r1, 8008750 <__ieee754_atan2+0x1e8>)
 8008698:	e9d1 0100 	ldrd	r0, r1, [r1]
 800869c:	e7ba      	b.n	8008614 <__ieee754_atan2+0xac>
 800869e:	45c1      	cmp	r9, r8
 80086a0:	d035      	beq.n	800870e <__ieee754_atan2+0x1a6>
 80086a2:	2e03      	cmp	r6, #3
 80086a4:	d89e      	bhi.n	80085e4 <__ieee754_atan2+0x7c>
 80086a6:	a201      	add	r2, pc, #4	; (adr r2, 80086ac <__ieee754_atan2+0x144>)
 80086a8:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 80086ac:	080086c5 	.word	0x080086c5
 80086b0:	080086bd 	.word	0x080086bd
 80086b4:	0800868f 	.word	0x0800868f
 80086b8:	08008687 	.word	0x08008687
 80086bc:	2400      	movs	r4, #0
 80086be:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80086c2:	e7c3      	b.n	800864c <__ieee754_atan2+0xe4>
 80086c4:	2400      	movs	r4, #0
 80086c6:	2500      	movs	r5, #0
 80086c8:	e7c0      	b.n	800864c <__ieee754_atan2+0xe4>
 80086ca:	a525      	add	r5, pc, #148	; (adr r5, 8008760 <__ieee754_atan2+0x1f8>)
 80086cc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80086d0:	e7bc      	b.n	800864c <__ieee754_atan2+0xe4>
 80086d2:	a31b      	add	r3, pc, #108	; (adr r3, 8008740 <__ieee754_atan2+0x1d8>)
 80086d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d8:	f7fe ff0c 	bl	80074f4 <__aeabi_dsub>
 80086dc:	4602      	mov	r2, r0
 80086de:	460b      	mov	r3, r1
 80086e0:	a119      	add	r1, pc, #100	; (adr r1, 8008748 <__ieee754_atan2+0x1e0>)
 80086e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80086e6:	f7fe ff05 	bl	80074f4 <__aeabi_dsub>
 80086ea:	4604      	mov	r4, r0
 80086ec:	460d      	mov	r5, r1
 80086ee:	e7ad      	b.n	800864c <__ieee754_atan2+0xe4>
 80086f0:	4604      	mov	r4, r0
 80086f2:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 80086f6:	e7a9      	b.n	800864c <__ieee754_atan2+0xe4>
 80086f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80086fc:	4620      	mov	r0, r4
 80086fe:	4629      	mov	r1, r5
 8008700:	f001 fea6 	bl	800a450 <__aeabi_ddiv>
 8008704:	f001 fb54 	bl	8009db0 <fabs>
 8008708:	f001 f9ba 	bl	8009a80 <atan>
 800870c:	e782      	b.n	8008614 <__ieee754_atan2+0xac>
 800870e:	2e03      	cmp	r6, #3
 8008710:	d8ae      	bhi.n	8008670 <__ieee754_atan2+0x108>
 8008712:	e8df f006 	tbb	[pc, r6]
 8008716:	0a0e      	.short	0x0a0e
 8008718:	0206      	.short	0x0206
 800871a:	a513      	add	r5, pc, #76	; (adr r5, 8008768 <__ieee754_atan2+0x200>)
 800871c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008720:	e794      	b.n	800864c <__ieee754_atan2+0xe4>
 8008722:	a513      	add	r5, pc, #76	; (adr r5, 8008770 <__ieee754_atan2+0x208>)
 8008724:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008728:	e790      	b.n	800864c <__ieee754_atan2+0xe4>
 800872a:	a513      	add	r5, pc, #76	; (adr r5, 8008778 <__ieee754_atan2+0x210>)
 800872c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008730:	e78c      	b.n	800864c <__ieee754_atan2+0xe4>
 8008732:	a513      	add	r5, pc, #76	; (adr r5, 8008780 <__ieee754_atan2+0x218>)
 8008734:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008738:	e788      	b.n	800864c <__ieee754_atan2+0xe4>
 800873a:	bf00      	nop
 800873c:	f3af 8000 	nop.w
 8008740:	33145c07 	.word	0x33145c07
 8008744:	3ca1a626 	.word	0x3ca1a626
 8008748:	54442d18 	.word	0x54442d18
 800874c:	400921fb 	.word	0x400921fb
 8008750:	54442d18 	.word	0x54442d18
 8008754:	3ff921fb 	.word	0x3ff921fb
 8008758:	54442d18 	.word	0x54442d18
 800875c:	c00921fb 	.word	0xc00921fb
 8008760:	54442d18 	.word	0x54442d18
 8008764:	bff921fb 	.word	0xbff921fb
 8008768:	7f3321d2 	.word	0x7f3321d2
 800876c:	c002d97c 	.word	0xc002d97c
 8008770:	7f3321d2 	.word	0x7f3321d2
 8008774:	4002d97c 	.word	0x4002d97c
 8008778:	54442d18 	.word	0x54442d18
 800877c:	bfe921fb 	.word	0xbfe921fb
 8008780:	54442d18 	.word	0x54442d18
 8008784:	3fe921fb 	.word	0x3fe921fb

08008788 <__ieee754_sqrt>:
 8008788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800878c:	2700      	movs	r7, #0
 800878e:	46b9      	mov	r9, r7
 8008790:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 8008794:	f6c7 79f0 	movt	r9, #32752	; 0x7ff0
 8008798:	400f      	ands	r7, r1
 800879a:	454f      	cmp	r7, r9
 800879c:	4604      	mov	r4, r0
 800879e:	460d      	mov	r5, r1
 80087a0:	4602      	mov	r2, r0
 80087a2:	460b      	mov	r3, r1
 80087a4:	460e      	mov	r6, r1
 80087a6:	4680      	mov	r8, r0
 80087a8:	f000 8099 	beq.w	80088de <__ieee754_sqrt+0x156>
 80087ac:	2900      	cmp	r1, #0
 80087ae:	dd77      	ble.n	80088a0 <__ieee754_sqrt+0x118>
 80087b0:	150f      	asrs	r7, r1, #20
 80087b2:	f000 8082 	beq.w	80088ba <__ieee754_sqrt+0x132>
 80087b6:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
 80087ba:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
 80087be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80087c2:	07fa      	lsls	r2, r7, #31
 80087c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80087c8:	bf44      	itt	mi
 80087ca:	ea4f 72d8 	movmi.w	r2, r8, lsr #31
 80087ce:	ea4f 0848 	movmi.w	r8, r8, lsl #1
 80087d2:	f04f 0c00 	mov.w	ip, #0
 80087d6:	bf48      	it	mi
 80087d8:	eb02 0343 	addmi.w	r3, r2, r3, lsl #1
 80087dc:	4660      	mov	r0, ip
 80087de:	ea4f 72d8 	mov.w	r2, r8, lsr #31
 80087e2:	107f      	asrs	r7, r7, #1
 80087e4:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80087e8:	2416      	movs	r4, #22
 80087ea:	ea4f 0248 	mov.w	r2, r8, lsl #1
 80087ee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80087f2:	1845      	adds	r5, r0, r1
 80087f4:	0fd6      	lsrs	r6, r2, #31
 80087f6:	429d      	cmp	r5, r3
 80087f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80087fc:	bfde      	ittt	le
 80087fe:	ebc5 0303 	rsble	r3, r5, r3
 8008802:	1868      	addle	r0, r5, r1
 8008804:	448c      	addle	ip, r1
 8008806:	0849      	lsrs	r1, r1, #1
 8008808:	3c01      	subs	r4, #1
 800880a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800880e:	d1f0      	bne.n	80087f2 <__ieee754_sqrt+0x6a>
 8008810:	2620      	movs	r6, #32
 8008812:	46a0      	mov	r8, r4
 8008814:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008818:	e00e      	b.n	8008838 <__ieee754_sqrt+0xb0>
 800881a:	4681      	mov	r9, r0
 800881c:	1a1b      	subs	r3, r3, r0
 800881e:	4295      	cmp	r5, r2
 8008820:	bf88      	it	hi
 8008822:	3b01      	subhi	r3, #1
 8008824:	1b52      	subs	r2, r2, r5
 8008826:	1864      	adds	r4, r4, r1
 8008828:	4648      	mov	r0, r9
 800882a:	0fd5      	lsrs	r5, r2, #31
 800882c:	0849      	lsrs	r1, r1, #1
 800882e:	0052      	lsls	r2, r2, #1
 8008830:	3e01      	subs	r6, #1
 8008832:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008836:	d015      	beq.n	8008864 <__ieee754_sqrt+0xdc>
 8008838:	4298      	cmp	r0, r3
 800883a:	eb01 0508 	add.w	r5, r1, r8
 800883e:	db03      	blt.n	8008848 <__ieee754_sqrt+0xc0>
 8008840:	4295      	cmp	r5, r2
 8008842:	bf98      	it	ls
 8008844:	4283      	cmpls	r3, r0
 8008846:	d1f0      	bne.n	800882a <__ieee754_sqrt+0xa2>
 8008848:	f005 4900 	and.w	r9, r5, #2147483648	; 0x80000000
 800884c:	eb05 0801 	add.w	r8, r5, r1
 8008850:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 8008854:	d1e1      	bne.n	800881a <__ieee754_sqrt+0x92>
 8008856:	f1b8 0f00 	cmp.w	r8, #0
 800885a:	bfa8      	it	ge
 800885c:	f100 0901 	addge.w	r9, r0, #1
 8008860:	dadc      	bge.n	800881c <__ieee754_sqrt+0x94>
 8008862:	e7da      	b.n	800881a <__ieee754_sqrt+0x92>
 8008864:	4313      	orrs	r3, r2
 8008866:	d112      	bne.n	800888e <__ieee754_sqrt+0x106>
 8008868:	0866      	lsrs	r6, r4, #1
 800886a:	ea4f 036c 	mov.w	r3, ip, asr #1
 800886e:	f01c 0f01 	tst.w	ip, #1
 8008872:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008876:	bf18      	it	ne
 8008878:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
 800887c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008880:	4634      	mov	r4, r6
 8008882:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008886:	4620      	mov	r0, r4
 8008888:	4629      	mov	r1, r5
 800888a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800888e:	1c63      	adds	r3, r4, #1
 8008890:	bf08      	it	eq
 8008892:	f10c 0c01 	addeq.w	ip, ip, #1
 8008896:	d0e8      	beq.n	800886a <__ieee754_sqrt+0xe2>
 8008898:	f004 0301 	and.w	r3, r4, #1
 800889c:	191c      	adds	r4, r3, r4
 800889e:	e7e3      	b.n	8008868 <__ieee754_sqrt+0xe0>
 80088a0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80088a4:	4306      	orrs	r6, r0
 80088a6:	d0ee      	beq.n	8008886 <__ieee754_sqrt+0xfe>
 80088a8:	bb41      	cbnz	r1, 80088fc <__ieee754_sqrt+0x174>
 80088aa:	460f      	mov	r7, r1
 80088ac:	ea4f 26d8 	mov.w	r6, r8, lsr #11
 80088b0:	3f15      	subs	r7, #21
 80088b2:	ea4f 5848 	mov.w	r8, r8, lsl #21
 80088b6:	2e00      	cmp	r6, #0
 80088b8:	d0f8      	beq.n	80088ac <__ieee754_sqrt+0x124>
 80088ba:	f416 1380 	ands.w	r3, r6, #1048576	; 0x100000
 80088be:	d119      	bne.n	80088f4 <__ieee754_sqrt+0x16c>
 80088c0:	0076      	lsls	r6, r6, #1
 80088c2:	3301      	adds	r3, #1
 80088c4:	02f1      	lsls	r1, r6, #11
 80088c6:	d5fb      	bpl.n	80088c0 <__ieee754_sqrt+0x138>
 80088c8:	f1c3 0101 	rsb	r1, r3, #1
 80088cc:	f1c3 0220 	rsb	r2, r3, #32
 80088d0:	fa28 f202 	lsr.w	r2, r8, r2
 80088d4:	187f      	adds	r7, r7, r1
 80088d6:	4316      	orrs	r6, r2
 80088d8:	fa08 f803 	lsl.w	r8, r8, r3
 80088dc:	e76b      	b.n	80087b6 <__ieee754_sqrt+0x2e>
 80088de:	f001 fc8d 	bl	800a1fc <__aeabi_dmul>
 80088e2:	4602      	mov	r2, r0
 80088e4:	460b      	mov	r3, r1
 80088e6:	4620      	mov	r0, r4
 80088e8:	4629      	mov	r1, r5
 80088ea:	f7fe fe05 	bl	80074f8 <__adddf3>
 80088ee:	4604      	mov	r4, r0
 80088f0:	460d      	mov	r5, r1
 80088f2:	e7c8      	b.n	8008886 <__ieee754_sqrt+0xfe>
 80088f4:	2220      	movs	r2, #32
 80088f6:	2101      	movs	r1, #1
 80088f8:	2300      	movs	r3, #0
 80088fa:	e7e9      	b.n	80088d0 <__ieee754_sqrt+0x148>
 80088fc:	4602      	mov	r2, r0
 80088fe:	460b      	mov	r3, r1
 8008900:	f7fe fdf8 	bl	80074f4 <__aeabi_dsub>
 8008904:	4602      	mov	r2, r0
 8008906:	460b      	mov	r3, r1
 8008908:	f001 fda2 	bl	800a450 <__aeabi_ddiv>
 800890c:	4604      	mov	r4, r0
 800890e:	460d      	mov	r5, r1
 8008910:	e7b9      	b.n	8008886 <__ieee754_sqrt+0xfe>
 8008912:	bf00      	nop

08008914 <__ieee754_asinf>:
 8008914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008918:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800891c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8008920:	4604      	mov	r4, r0
 8008922:	4606      	mov	r6, r0
 8008924:	f000 80fd 	beq.w	8008b22 <__ieee754_asinf+0x20e>
 8008928:	f300 80d5 	bgt.w	8008ad6 <__ieee754_asinf+0x1c2>
 800892c:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8008930:	da10      	bge.n	8008954 <__ieee754_asinf+0x40>
 8008932:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
 8008936:	f280 810a 	bge.w	8008b4e <__ieee754_asinf+0x23a>
 800893a:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 800893e:	f2c7 1149 	movt	r1, #29001	; 0x7149
 8008942:	f7ff f809 	bl	8007958 <__addsf3>
 8008946:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800894a:	f7ff fac9 	bl	8007ee0 <__aeabi_fcmpgt>
 800894e:	2800      	cmp	r0, #0
 8008950:	f040 80c8 	bne.w	8008ae4 <__ieee754_asinf+0x1d0>
 8008954:	4620      	mov	r0, r4
 8008956:	f001 fb7d 	bl	800a054 <fabsf>
 800895a:	4601      	mov	r1, r0
 800895c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8008960:	f7fe fff8 	bl	8007954 <__aeabi_fsub>
 8008964:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008968:	f7ff f8fe 	bl	8007b68 <__aeabi_fmul>
 800896c:	f64e 7108 	movw	r1, #61192	; 0xef08
 8008970:	f6c3 0111 	movt	r1, #14353	; 0x3811
 8008974:	4604      	mov	r4, r0
 8008976:	f7ff f8f7 	bl	8007b68 <__aeabi_fmul>
 800897a:	f647 7104 	movw	r1, #32516	; 0x7f04
 800897e:	f6c3 214f 	movt	r1, #14927	; 0x3a4f
 8008982:	f7fe ffe9 	bl	8007958 <__addsf3>
 8008986:	4621      	mov	r1, r4
 8008988:	f7ff f8ee 	bl	8007b68 <__aeabi_fmul>
 800898c:	f241 1146 	movw	r1, #4422	; 0x1146
 8008990:	f6c3 5124 	movt	r1, #15652	; 0x3d24
 8008994:	f7fe ffde 	bl	8007954 <__aeabi_fsub>
 8008998:	4621      	mov	r1, r4
 800899a:	f7ff f8e5 	bl	8007b68 <__aeabi_fmul>
 800899e:	f640 21a8 	movw	r1, #2728	; 0xaa8
 80089a2:	f6c3 614e 	movt	r1, #15950	; 0x3e4e
 80089a6:	f7fe ffd7 	bl	8007958 <__addsf3>
 80089aa:	4621      	mov	r1, r4
 80089ac:	f7ff f8dc 	bl	8007b68 <__aeabi_fmul>
 80089b0:	f24b 0190 	movw	r1, #45200	; 0xb090
 80089b4:	f6c3 61a6 	movt	r1, #16038	; 0x3ea6
 80089b8:	f7fe ffcc 	bl	8007954 <__aeabi_fsub>
 80089bc:	4621      	mov	r1, r4
 80089be:	f7ff f8d3 	bl	8007b68 <__aeabi_fmul>
 80089c2:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 80089c6:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 80089ca:	f7fe ffc5 	bl	8007958 <__addsf3>
 80089ce:	4621      	mov	r1, r4
 80089d0:	f7ff f8ca 	bl	8007b68 <__aeabi_fmul>
 80089d4:	f24c 612e 	movw	r1, #50734	; 0xc62e
 80089d8:	f6c3 519d 	movt	r1, #15773	; 0x3d9d
 80089dc:	4681      	mov	r9, r0
 80089de:	4620      	mov	r0, r4
 80089e0:	f7ff f8c2 	bl	8007b68 <__aeabi_fmul>
 80089e4:	f243 3161 	movw	r1, #13153	; 0x3361
 80089e8:	f6c3 7130 	movt	r1, #16176	; 0x3f30
 80089ec:	f7fe ffb2 	bl	8007954 <__aeabi_fsub>
 80089f0:	4621      	mov	r1, r4
 80089f2:	f7ff f8b9 	bl	8007b68 <__aeabi_fmul>
 80089f6:	f245 712d 	movw	r1, #22317	; 0x572d
 80089fa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80089fe:	f7fe ffab 	bl	8007958 <__addsf3>
 8008a02:	4621      	mov	r1, r4
 8008a04:	f7ff f8b0 	bl	8007b68 <__aeabi_fmul>
 8008a08:	f24d 1139 	movw	r1, #53561	; 0xd139
 8008a0c:	f2c4 0119 	movt	r1, #16409	; 0x4019
 8008a10:	f7fe ffa0 	bl	8007954 <__aeabi_fsub>
 8008a14:	4621      	mov	r1, r4
 8008a16:	f7ff f8a7 	bl	8007b68 <__aeabi_fmul>
 8008a1a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008a1e:	f7fe ff9b 	bl	8007958 <__addsf3>
 8008a22:	4680      	mov	r8, r0
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 fb4d 	bl	80090c4 <__ieee754_sqrtf>
 8008a2a:	f649 1399 	movw	r3, #39321	; 0x9999
 8008a2e:	f6c3 7379 	movt	r3, #16249	; 0x3f79
 8008a32:	429d      	cmp	r5, r3
 8008a34:	4607      	mov	r7, r0
 8008a36:	dc58      	bgt.n	8008aea <__ieee754_asinf+0x1d6>
 8008a38:	4601      	mov	r1, r0
 8008a3a:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 8008a3e:	f7fe ff8b 	bl	8007958 <__addsf3>
 8008a42:	4641      	mov	r1, r8
 8008a44:	f025 050f 	bic.w	r5, r5, #15
 8008a48:	4682      	mov	sl, r0
 8008a4a:	4648      	mov	r0, r9
 8008a4c:	f7ff f940 	bl	8007cd0 <__aeabi_fdiv>
 8008a50:	4601      	mov	r1, r0
 8008a52:	4650      	mov	r0, sl
 8008a54:	f7ff f888 	bl	8007b68 <__aeabi_fmul>
 8008a58:	4629      	mov	r1, r5
 8008a5a:	4680      	mov	r8, r0
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	f7ff f883 	bl	8007b68 <__aeabi_fmul>
 8008a62:	4601      	mov	r1, r0
 8008a64:	4620      	mov	r0, r4
 8008a66:	f7fe ff75 	bl	8007954 <__aeabi_fsub>
 8008a6a:	4629      	mov	r1, r5
 8008a6c:	4604      	mov	r4, r0
 8008a6e:	4638      	mov	r0, r7
 8008a70:	f7fe ff72 	bl	8007958 <__addsf3>
 8008a74:	4601      	mov	r1, r0
 8008a76:	4620      	mov	r0, r4
 8008a78:	f7ff f92a 	bl	8007cd0 <__aeabi_fdiv>
 8008a7c:	4601      	mov	r1, r0
 8008a7e:	f7fe ff6b 	bl	8007958 <__addsf3>
 8008a82:	4601      	mov	r1, r0
 8008a84:	f64b 502e 	movw	r0, #48430	; 0xbd2e
 8008a88:	f2cb 303b 	movt	r0, #45883	; 0xb33b
 8008a8c:	f7fe ff62 	bl	8007954 <__aeabi_fsub>
 8008a90:	4601      	mov	r1, r0
 8008a92:	4640      	mov	r0, r8
 8008a94:	f7fe ff5e 	bl	8007954 <__aeabi_fsub>
 8008a98:	4629      	mov	r1, r5
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	4628      	mov	r0, r5
 8008a9e:	f7fe ff5b 	bl	8007958 <__addsf3>
 8008aa2:	4601      	mov	r1, r0
 8008aa4:	f640 70db 	movw	r0, #4059	; 0xfdb
 8008aa8:	f6c3 7049 	movt	r0, #16201	; 0x3f49
 8008aac:	f7fe ff52 	bl	8007954 <__aeabi_fsub>
 8008ab0:	4601      	mov	r1, r0
 8008ab2:	4620      	mov	r0, r4
 8008ab4:	f7fe ff4e 	bl	8007954 <__aeabi_fsub>
 8008ab8:	4601      	mov	r1, r0
 8008aba:	f640 70db 	movw	r0, #4059	; 0xfdb
 8008abe:	f6c3 7049 	movt	r0, #16201	; 0x3f49
 8008ac2:	f7fe ff47 	bl	8007954 <__aeabi_fsub>
 8008ac6:	2e00      	cmp	r6, #0
 8008ac8:	bfd4      	ite	le
 8008aca:	f100 4400 	addle.w	r4, r0, #2147483648	; 0x80000000
 8008ace:	4604      	movgt	r4, r0
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad6:	4601      	mov	r1, r0
 8008ad8:	f7fe ff3c 	bl	8007954 <__aeabi_fsub>
 8008adc:	4601      	mov	r1, r0
 8008ade:	f7ff f8f7 	bl	8007cd0 <__aeabi_fdiv>
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aea:	4641      	mov	r1, r8
 8008aec:	4648      	mov	r0, r9
 8008aee:	f7ff f8ef 	bl	8007cd0 <__aeabi_fdiv>
 8008af2:	4601      	mov	r1, r0
 8008af4:	4638      	mov	r0, r7
 8008af6:	f7ff f837 	bl	8007b68 <__aeabi_fmul>
 8008afa:	4639      	mov	r1, r7
 8008afc:	f7fe ff2c 	bl	8007958 <__addsf3>
 8008b00:	4601      	mov	r1, r0
 8008b02:	f7fe ff29 	bl	8007958 <__addsf3>
 8008b06:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 8008b0a:	f2c3 313b 	movt	r1, #13115	; 0x333b
 8008b0e:	f7fe ff23 	bl	8007958 <__addsf3>
 8008b12:	4601      	mov	r1, r0
 8008b14:	f640 70db 	movw	r0, #4059	; 0xfdb
 8008b18:	f6c3 70c9 	movt	r0, #16329	; 0x3fc9
 8008b1c:	f7fe ff1a 	bl	8007954 <__aeabi_fsub>
 8008b20:	e7d1      	b.n	8008ac6 <__ieee754_asinf+0x1b2>
 8008b22:	f640 71db 	movw	r1, #4059	; 0xfdb
 8008b26:	f6c3 71c9 	movt	r1, #16329	; 0x3fc9
 8008b2a:	f7ff f81d 	bl	8007b68 <__aeabi_fmul>
 8008b2e:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 8008b32:	f2cb 313b 	movt	r1, #45883	; 0xb33b
 8008b36:	4605      	mov	r5, r0
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f7ff f815 	bl	8007b68 <__aeabi_fmul>
 8008b3e:	4601      	mov	r1, r0
 8008b40:	4628      	mov	r0, r5
 8008b42:	f7fe ff09 	bl	8007958 <__addsf3>
 8008b46:	4604      	mov	r4, r0
 8008b48:	4620      	mov	r0, r4
 8008b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b4e:	4601      	mov	r1, r0
 8008b50:	f7ff f80a 	bl	8007b68 <__aeabi_fmul>
 8008b54:	f64e 7108 	movw	r1, #61192	; 0xef08
 8008b58:	f6c3 0111 	movt	r1, #14353	; 0x3811
 8008b5c:	4605      	mov	r5, r0
 8008b5e:	f7ff f803 	bl	8007b68 <__aeabi_fmul>
 8008b62:	f647 7104 	movw	r1, #32516	; 0x7f04
 8008b66:	f6c3 214f 	movt	r1, #14927	; 0x3a4f
 8008b6a:	f7fe fef5 	bl	8007958 <__addsf3>
 8008b6e:	4629      	mov	r1, r5
 8008b70:	f7fe fffa 	bl	8007b68 <__aeabi_fmul>
 8008b74:	f241 1146 	movw	r1, #4422	; 0x1146
 8008b78:	f6c3 5124 	movt	r1, #15652	; 0x3d24
 8008b7c:	f7fe feea 	bl	8007954 <__aeabi_fsub>
 8008b80:	4629      	mov	r1, r5
 8008b82:	f7fe fff1 	bl	8007b68 <__aeabi_fmul>
 8008b86:	f640 21a8 	movw	r1, #2728	; 0xaa8
 8008b8a:	f6c3 614e 	movt	r1, #15950	; 0x3e4e
 8008b8e:	f7fe fee3 	bl	8007958 <__addsf3>
 8008b92:	4629      	mov	r1, r5
 8008b94:	f7fe ffe8 	bl	8007b68 <__aeabi_fmul>
 8008b98:	f24b 0190 	movw	r1, #45200	; 0xb090
 8008b9c:	f6c3 61a6 	movt	r1, #16038	; 0x3ea6
 8008ba0:	f7fe fed8 	bl	8007954 <__aeabi_fsub>
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	f7fe ffdf 	bl	8007b68 <__aeabi_fmul>
 8008baa:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8008bae:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8008bb2:	f7fe fed1 	bl	8007958 <__addsf3>
 8008bb6:	4629      	mov	r1, r5
 8008bb8:	f7fe ffd6 	bl	8007b68 <__aeabi_fmul>
 8008bbc:	f24c 612e 	movw	r1, #50734	; 0xc62e
 8008bc0:	f6c3 519d 	movt	r1, #15773	; 0x3d9d
 8008bc4:	4606      	mov	r6, r0
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	f7fe ffce 	bl	8007b68 <__aeabi_fmul>
 8008bcc:	f243 3161 	movw	r1, #13153	; 0x3361
 8008bd0:	f6c3 7130 	movt	r1, #16176	; 0x3f30
 8008bd4:	f7fe febe 	bl	8007954 <__aeabi_fsub>
 8008bd8:	4629      	mov	r1, r5
 8008bda:	f7fe ffc5 	bl	8007b68 <__aeabi_fmul>
 8008bde:	f245 712d 	movw	r1, #22317	; 0x572d
 8008be2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8008be6:	f7fe feb7 	bl	8007958 <__addsf3>
 8008bea:	4629      	mov	r1, r5
 8008bec:	f7fe ffbc 	bl	8007b68 <__aeabi_fmul>
 8008bf0:	f24d 1139 	movw	r1, #53561	; 0xd139
 8008bf4:	f2c4 0119 	movt	r1, #16409	; 0x4019
 8008bf8:	f7fe feac 	bl	8007954 <__aeabi_fsub>
 8008bfc:	4629      	mov	r1, r5
 8008bfe:	f7fe ffb3 	bl	8007b68 <__aeabi_fmul>
 8008c02:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008c06:	f7fe fea7 	bl	8007958 <__addsf3>
 8008c0a:	4601      	mov	r1, r0
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7ff f85f 	bl	8007cd0 <__aeabi_fdiv>
 8008c12:	4601      	mov	r1, r0
 8008c14:	4620      	mov	r0, r4
 8008c16:	f7fe ffa7 	bl	8007b68 <__aeabi_fmul>
 8008c1a:	4601      	mov	r1, r0
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f7fe fe9b 	bl	8007958 <__addsf3>
 8008c22:	4604      	mov	r4, r0
 8008c24:	4620      	mov	r0, r4
 8008c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c2a:	bf00      	nop

08008c2c <__ieee754_atan2f>:
 8008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008c32:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8008c36:	4603      	mov	r3, r0
 8008c38:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008c3c:	bfd8      	it	le
 8008c3e:	f1b6 4fff 	cmple.w	r6, #2139095040	; 0x7f800000
 8008c42:	4605      	mov	r5, r0
 8008c44:	dc45      	bgt.n	8008cd2 <__ieee754_atan2f+0xa6>
 8008c46:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8008c4a:	d04c      	beq.n	8008ce6 <__ieee754_atan2f+0xba>
 8008c4c:	178f      	asrs	r7, r1, #30
 8008c4e:	f007 0702 	and.w	r7, r7, #2
 8008c52:	ea47 77d0 	orr.w	r7, r7, r0, lsr #31
 8008c56:	b94c      	cbnz	r4, 8008c6c <__ieee754_atan2f+0x40>
 8008c58:	2f02      	cmp	r7, #2
 8008c5a:	d03f      	beq.n	8008cdc <__ieee754_atan2f+0xb0>
 8008c5c:	2f03      	cmp	r7, #3
 8008c5e:	d103      	bne.n	8008c68 <__ieee754_atan2f+0x3c>
 8008c60:	f640 73db 	movw	r3, #4059	; 0xfdb
 8008c64:	f2cc 0349 	movt	r3, #49225	; 0xc049
 8008c68:	4618      	mov	r0, r3
 8008c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c6c:	b336      	cbz	r6, 8008cbc <__ieee754_atan2f+0x90>
 8008c6e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008c72:	d055      	beq.n	8008d20 <__ieee754_atan2f+0xf4>
 8008c74:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008c78:	d020      	beq.n	8008cbc <__ieee754_atan2f+0x90>
 8008c7a:	1ba4      	subs	r4, r4, r6
 8008c7c:	15e4      	asrs	r4, r4, #23
 8008c7e:	2c3c      	cmp	r4, #60	; 0x3c
 8008c80:	bfc4      	itt	gt
 8008c82:	f640 70db 	movwgt	r0, #4059	; 0xfdb
 8008c86:	f6c3 70c9 	movtgt	r0, #16329	; 0x3fc9
 8008c8a:	dd30      	ble.n	8008cee <__ieee754_atan2f+0xc2>
 8008c8c:	2f01      	cmp	r7, #1
 8008c8e:	bf08      	it	eq
 8008c90:	f100 4300 	addeq.w	r3, r0, #2147483648	; 0x80000000
 8008c94:	d0e8      	beq.n	8008c68 <__ieee754_atan2f+0x3c>
 8008c96:	2f02      	cmp	r7, #2
 8008c98:	d033      	beq.n	8008d02 <__ieee754_atan2f+0xd6>
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	2f00      	cmp	r7, #0
 8008c9e:	d0e3      	beq.n	8008c68 <__ieee754_atan2f+0x3c>
 8008ca0:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 8008ca4:	f2c3 31bb 	movt	r1, #13243	; 0x33bb
 8008ca8:	f7fe fe56 	bl	8007958 <__addsf3>
 8008cac:	f640 71db 	movw	r1, #4059	; 0xfdb
 8008cb0:	f2c4 0149 	movt	r1, #16457	; 0x4049
 8008cb4:	f7fe fe4e 	bl	8007954 <__aeabi_fsub>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	e7d5      	b.n	8008c68 <__ieee754_atan2f+0x3c>
 8008cbc:	2d00      	cmp	r5, #0
 8008cbe:	f640 73db 	movw	r3, #4059	; 0xfdb
 8008cc2:	bfb8      	it	lt
 8008cc4:	f6cb 73c9 	movtlt	r3, #49097	; 0xbfc9
 8008cc8:	dbce      	blt.n	8008c68 <__ieee754_atan2f+0x3c>
 8008cca:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8008cce:	4618      	mov	r0, r3
 8008cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cd2:	f7fe fe41 	bl	8007958 <__addsf3>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	4618      	mov	r0, r3
 8008cda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cdc:	f640 73db 	movw	r3, #4059	; 0xfdb
 8008ce0:	f2c4 0349 	movt	r3, #16457	; 0x4049
 8008ce4:	e7c0      	b.n	8008c68 <__ieee754_atan2f+0x3c>
 8008ce6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008cea:	f001 b895 	b.w	8009e18 <atanf>
 8008cee:	f114 0f3c 	cmn.w	r4, #60	; 0x3c
 8008cf2:	bfac      	ite	ge
 8008cf4:	2400      	movge	r4, #0
 8008cf6:	2401      	movlt	r4, #1
 8008cf8:	ea14 74d1 	ands.w	r4, r4, r1, lsr #31
 8008cfc:	d01d      	beq.n	8008d3a <__ieee754_atan2f+0x10e>
 8008cfe:	2000      	movs	r0, #0
 8008d00:	e7c4      	b.n	8008c8c <__ieee754_atan2f+0x60>
 8008d02:	f64b 512e 	movw	r1, #48430	; 0xbd2e
 8008d06:	f2c3 31bb 	movt	r1, #13243	; 0x33bb
 8008d0a:	f7fe fe25 	bl	8007958 <__addsf3>
 8008d0e:	4601      	mov	r1, r0
 8008d10:	f640 70db 	movw	r0, #4059	; 0xfdb
 8008d14:	f2c4 0049 	movt	r0, #16457	; 0x4049
 8008d18:	f7fe fe1c 	bl	8007954 <__aeabi_fsub>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	e7a3      	b.n	8008c68 <__ieee754_atan2f+0x3c>
 8008d20:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008d24:	d010      	beq.n	8008d48 <__ieee754_atan2f+0x11c>
 8008d26:	2f02      	cmp	r7, #2
 8008d28:	d0d8      	beq.n	8008cdc <__ieee754_atan2f+0xb0>
 8008d2a:	2f03      	cmp	r7, #3
 8008d2c:	d098      	beq.n	8008c60 <__ieee754_atan2f+0x34>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	2f01      	cmp	r7, #1
 8008d32:	d199      	bne.n	8008c68 <__ieee754_atan2f+0x3c>
 8008d34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008d38:	e796      	b.n	8008c68 <__ieee754_atan2f+0x3c>
 8008d3a:	f7fe ffc9 	bl	8007cd0 <__aeabi_fdiv>
 8008d3e:	f001 f989 	bl	800a054 <fabsf>
 8008d42:	f001 f869 	bl	8009e18 <atanf>
 8008d46:	e7a1      	b.n	8008c8c <__ieee754_atan2f+0x60>
 8008d48:	2f02      	cmp	r7, #2
 8008d4a:	d00b      	beq.n	8008d64 <__ieee754_atan2f+0x138>
 8008d4c:	2f03      	cmp	r7, #3
 8008d4e:	d00e      	beq.n	8008d6e <__ieee754_atan2f+0x142>
 8008d50:	2f01      	cmp	r7, #1
 8008d52:	f640 73db 	movw	r3, #4059	; 0xfdb
 8008d56:	bf18      	it	ne
 8008d58:	f6c3 7349 	movtne	r3, #16201	; 0x3f49
 8008d5c:	d184      	bne.n	8008c68 <__ieee754_atan2f+0x3c>
 8008d5e:	f6cb 7349 	movt	r3, #48969	; 0xbf49
 8008d62:	e781      	b.n	8008c68 <__ieee754_atan2f+0x3c>
 8008d64:	f64c 33e4 	movw	r3, #52196	; 0xcbe4
 8008d68:	f2c4 0316 	movt	r3, #16406	; 0x4016
 8008d6c:	e77c      	b.n	8008c68 <__ieee754_atan2f+0x3c>
 8008d6e:	f64c 33e4 	movw	r3, #52196	; 0xcbe4
 8008d72:	f2cc 0316 	movt	r3, #49174	; 0xc016
 8008d76:	e777      	b.n	8008c68 <__ieee754_atan2f+0x3c>

08008d78 <__ieee754_rem_pio2f>:
 8008d78:	f640 73d8 	movw	r3, #4056	; 0xfd8
 8008d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d80:	f6c3 7349 	movt	r3, #16201	; 0x3f49
 8008d84:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8008d88:	b089      	sub	sp, #36	; 0x24
 8008d8a:	429c      	cmp	r4, r3
 8008d8c:	4606      	mov	r6, r0
 8008d8e:	460d      	mov	r5, r1
 8008d90:	f340 8088 	ble.w	8008ea4 <__ieee754_rem_pio2f+0x12c>
 8008d94:	f64c 33e3 	movw	r3, #52195	; 0xcbe3
 8008d98:	f2c4 0316 	movt	r3, #16406	; 0x4016
 8008d9c:	429c      	cmp	r4, r3
 8008d9e:	dc25      	bgt.n	8008dec <__ieee754_rem_pio2f+0x74>
 8008da0:	2800      	cmp	r0, #0
 8008da2:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 8008da6:	f6c3 71c9 	movt	r1, #16329	; 0x3fc9
 8008daa:	f340 814d 	ble.w	8009048 <__ieee754_rem_pio2f+0x2d0>
 8008dae:	f7fe fdd1 	bl	8007954 <__aeabi_fsub>
 8008db2:	f44f 637d 	mov.w	r3, #4048	; 0xfd0
 8008db6:	f024 040f 	bic.w	r4, r4, #15
 8008dba:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8008dbe:	429c      	cmp	r4, r3
 8008dc0:	4606      	mov	r6, r0
 8008dc2:	d07e      	beq.n	8008ec2 <__ieee754_rem_pio2f+0x14a>
 8008dc4:	f244 4143 	movw	r1, #17475	; 0x4443
 8008dc8:	2701      	movs	r7, #1
 8008dca:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8008dce:	f7fe fdc1 	bl	8007954 <__aeabi_fsub>
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	6028      	str	r0, [r5, #0]
 8008dd6:	4630      	mov	r0, r6
 8008dd8:	f7fe fdbc 	bl	8007954 <__aeabi_fsub>
 8008ddc:	f244 4143 	movw	r1, #17475	; 0x4443
 8008de0:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8008de4:	f7fe fdb6 	bl	8007954 <__aeabi_fsub>
 8008de8:	6068      	str	r0, [r5, #4]
 8008dea:	e05f      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008dec:	f44f 6378 	mov.w	r3, #3968	; 0xf80
 8008df0:	f2c4 3349 	movt	r3, #17225	; 0x4349
 8008df4:	429c      	cmp	r4, r3
 8008df6:	dd7f      	ble.n	8008ef8 <__ieee754_rem_pio2f+0x180>
 8008df8:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008dfc:	da5a      	bge.n	8008eb4 <__ieee754_rem_pio2f+0x13c>
 8008dfe:	ea4f 59e4 	mov.w	r9, r4, asr #23
 8008e02:	f1a9 0986 	sub.w	r9, r9, #134	; 0x86
 8008e06:	eba4 54c9 	sub.w	r4, r4, r9, lsl #23
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	f7ff f872 	bl	8007ef4 <__aeabi_f2iz>
 8008e10:	f7fe fe56 	bl	8007ac0 <__aeabi_i2f>
 8008e14:	4603      	mov	r3, r0
 8008e16:	4601      	mov	r1, r0
 8008e18:	4620      	mov	r0, r4
 8008e1a:	9305      	str	r3, [sp, #20]
 8008e1c:	f7fe fd9a 	bl	8007954 <__aeabi_fsub>
 8008e20:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8008e24:	f7fe fea0 	bl	8007b68 <__aeabi_fmul>
 8008e28:	4607      	mov	r7, r0
 8008e2a:	f7ff f863 	bl	8007ef4 <__aeabi_f2iz>
 8008e2e:	f7fe fe47 	bl	8007ac0 <__aeabi_i2f>
 8008e32:	4601      	mov	r1, r0
 8008e34:	4604      	mov	r4, r0
 8008e36:	4638      	mov	r0, r7
 8008e38:	9406      	str	r4, [sp, #24]
 8008e3a:	f7fe fd8b 	bl	8007954 <__aeabi_fsub>
 8008e3e:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8008e42:	f7fe fe91 	bl	8007b68 <__aeabi_fmul>
 8008e46:	2100      	movs	r1, #0
 8008e48:	2703      	movs	r7, #3
 8008e4a:	9007      	str	r0, [sp, #28]
 8008e4c:	f7ff f820 	bl	8007e90 <__aeabi_fcmpeq>
 8008e50:	b188      	cbz	r0, 8008e76 <__ieee754_rem_pio2f+0xfe>
 8008e52:	2703      	movs	r7, #3
 8008e54:	4620      	mov	r0, r4
 8008e56:	2100      	movs	r1, #0
 8008e58:	f10d 0818 	add.w	r8, sp, #24
 8008e5c:	3f01      	subs	r7, #1
 8008e5e:	f7ff f817 	bl	8007e90 <__aeabi_fcmpeq>
 8008e62:	b140      	cbz	r0, 8008e76 <__ieee754_rem_pio2f+0xfe>
 8008e64:	f858 4d04 	ldr.w	r4, [r8, #-4]!
 8008e68:	2100      	movs	r1, #0
 8008e6a:	3f01      	subs	r7, #1
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f7ff f80f 	bl	8007e90 <__aeabi_fcmpeq>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	d1f6      	bne.n	8008e64 <__ieee754_rem_pio2f+0xec>
 8008e76:	2302      	movs	r3, #2
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	4b91      	ldr	r3, [pc, #580]	; (80090c0 <__ieee754_rem_pio2f+0x348>)
 8008e7c:	a805      	add	r0, sp, #20
 8008e7e:	4629      	mov	r1, r5
 8008e80:	464a      	mov	r2, r9
 8008e82:	9301      	str	r3, [sp, #4]
 8008e84:	463b      	mov	r3, r7
 8008e86:	f000 fa4d 	bl	8009324 <__kernel_rem_pio2f>
 8008e8a:	2e00      	cmp	r6, #0
 8008e8c:	4607      	mov	r7, r0
 8008e8e:	da0d      	bge.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008e90:	682a      	ldr	r2, [r5, #0]
 8008e92:	4247      	negs	r7, r0
 8008e94:	686b      	ldr	r3, [r5, #4]
 8008e96:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8008e9a:	602a      	str	r2, [r5, #0]
 8008e9c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008ea0:	606b      	str	r3, [r5, #4]
 8008ea2:	e003      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008ea4:	2700      	movs	r7, #0
 8008ea6:	6028      	str	r0, [r5, #0]
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	604b      	str	r3, [r1, #4]
 8008eac:	4638      	mov	r0, r7
 8008eae:	b009      	add	sp, #36	; 0x24
 8008eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb4:	4601      	mov	r1, r0
 8008eb6:	2700      	movs	r7, #0
 8008eb8:	f7fe fd4c 	bl	8007954 <__aeabi_fsub>
 8008ebc:	6068      	str	r0, [r5, #4]
 8008ebe:	6028      	str	r0, [r5, #0]
 8008ec0:	e7f4      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008ec2:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8008ec6:	2701      	movs	r7, #1
 8008ec8:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8008ecc:	f7fe fd42 	bl	8007954 <__aeabi_fsub>
 8008ed0:	f24a 3108 	movw	r1, #41736	; 0xa308
 8008ed4:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 8008ed8:	4604      	mov	r4, r0
 8008eda:	f7fe fd3b 	bl	8007954 <__aeabi_fsub>
 8008ede:	4601      	mov	r1, r0
 8008ee0:	6028      	str	r0, [r5, #0]
 8008ee2:	4620      	mov	r0, r4
 8008ee4:	f7fe fd36 	bl	8007954 <__aeabi_fsub>
 8008ee8:	f24a 3108 	movw	r1, #41736	; 0xa308
 8008eec:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 8008ef0:	f7fe fd30 	bl	8007954 <__aeabi_fsub>
 8008ef4:	6068      	str	r0, [r5, #4]
 8008ef6:	e7d9      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008ef8:	f001 f8ac 	bl	800a054 <fabsf>
 8008efc:	f64f 1184 	movw	r1, #63876	; 0xf984
 8008f00:	f6c3 7122 	movt	r1, #16162	; 0x3f22
 8008f04:	4680      	mov	r8, r0
 8008f06:	f7fe fe2f 	bl	8007b68 <__aeabi_fmul>
 8008f0a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008f0e:	f7fe fd23 	bl	8007958 <__addsf3>
 8008f12:	f7fe ffef 	bl	8007ef4 <__aeabi_f2iz>
 8008f16:	4607      	mov	r7, r0
 8008f18:	f7fe fdd2 	bl	8007ac0 <__aeabi_i2f>
 8008f1c:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 8008f20:	f6c3 71c9 	movt	r1, #16329	; 0x3fc9
 8008f24:	4683      	mov	fp, r0
 8008f26:	f7fe fe1f 	bl	8007b68 <__aeabi_fmul>
 8008f2a:	4601      	mov	r1, r0
 8008f2c:	4640      	mov	r0, r8
 8008f2e:	f7fe fd11 	bl	8007954 <__aeabi_fsub>
 8008f32:	f244 4143 	movw	r1, #17475	; 0x4443
 8008f36:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8008f3a:	4681      	mov	r9, r0
 8008f3c:	4658      	mov	r0, fp
 8008f3e:	f7fe fe13 	bl	8007b68 <__aeabi_fmul>
 8008f42:	2f1f      	cmp	r7, #31
 8008f44:	4682      	mov	sl, r0
 8008f46:	4648      	mov	r0, r9
 8008f48:	dc23      	bgt.n	8008f92 <__ieee754_rem_pio2f+0x21a>
 8008f4a:	f64a 037c 	movw	r3, #43132	; 0xa87c
 8008f4e:	1e79      	subs	r1, r7, #1
 8008f50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008f54:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8008f58:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d018      	beq.n	8008f92 <__ieee754_rem_pio2f+0x21a>
 8008f60:	4651      	mov	r1, sl
 8008f62:	f7fe fcf7 	bl	8007954 <__aeabi_fsub>
 8008f66:	4680      	mov	r8, r0
 8008f68:	f8c5 8000 	str.w	r8, [r5]
 8008f6c:	4641      	mov	r1, r8
 8008f6e:	4648      	mov	r0, r9
 8008f70:	f7fe fcf0 	bl	8007954 <__aeabi_fsub>
 8008f74:	4651      	mov	r1, sl
 8008f76:	f7fe fced 	bl	8007954 <__aeabi_fsub>
 8008f7a:	2e00      	cmp	r6, #0
 8008f7c:	6068      	str	r0, [r5, #4]
 8008f7e:	da95      	bge.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008f80:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
 8008f84:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008f88:	f8c5 8000 	str.w	r8, [r5]
 8008f8c:	427f      	negs	r7, r7
 8008f8e:	6068      	str	r0, [r5, #4]
 8008f90:	e78c      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 8008f92:	4651      	mov	r1, sl
 8008f94:	f7fe fcde 	bl	8007954 <__aeabi_fsub>
 8008f98:	15e3      	asrs	r3, r4, #23
 8008f9a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008f9e:	4680      	mov	r8, r0
 8008fa0:	1a9a      	subs	r2, r3, r2
 8008fa2:	2a08      	cmp	r2, #8
 8008fa4:	dde0      	ble.n	8008f68 <__ieee754_rem_pio2f+0x1f0>
 8008fa6:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8008faa:	4658      	mov	r0, fp
 8008fac:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8008fb0:	9303      	str	r3, [sp, #12]
 8008fb2:	f7fe fdd9 	bl	8007b68 <__aeabi_fmul>
 8008fb6:	4680      	mov	r8, r0
 8008fb8:	4648      	mov	r0, r9
 8008fba:	4641      	mov	r1, r8
 8008fbc:	f7fe fcca 	bl	8007954 <__aeabi_fsub>
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	4648      	mov	r0, r9
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	f7fe fcc5 	bl	8007954 <__aeabi_fsub>
 8008fca:	4641      	mov	r1, r8
 8008fcc:	f7fe fcc2 	bl	8007954 <__aeabi_fsub>
 8008fd0:	f24a 3108 	movw	r1, #41736	; 0xa308
 8008fd4:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 8008fd8:	4680      	mov	r8, r0
 8008fda:	4658      	mov	r0, fp
 8008fdc:	f7fe fdc4 	bl	8007b68 <__aeabi_fmul>
 8008fe0:	4641      	mov	r1, r8
 8008fe2:	f7fe fcb7 	bl	8007954 <__aeabi_fsub>
 8008fe6:	4682      	mov	sl, r0
 8008fe8:	4620      	mov	r0, r4
 8008fea:	4651      	mov	r1, sl
 8008fec:	f7fe fcb2 	bl	8007954 <__aeabi_fsub>
 8008ff0:	9b03      	ldr	r3, [sp, #12]
 8008ff2:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8008ff6:	4680      	mov	r8, r0
 8008ff8:	1a9b      	subs	r3, r3, r2
 8008ffa:	2b19      	cmp	r3, #25
 8008ffc:	bfdc      	itt	le
 8008ffe:	6028      	strle	r0, [r5, #0]
 8009000:	46a1      	movle	r9, r4
 8009002:	ddb3      	ble.n	8008f6c <__ieee754_rem_pio2f+0x1f4>
 8009004:	f44f 4123 	mov.w	r1, #41728	; 0xa300
 8009008:	4658      	mov	r0, fp
 800900a:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 800900e:	f7fe fdab 	bl	8007b68 <__aeabi_fmul>
 8009012:	4680      	mov	r8, r0
 8009014:	4620      	mov	r0, r4
 8009016:	4641      	mov	r1, r8
 8009018:	f7fe fc9c 	bl	8007954 <__aeabi_fsub>
 800901c:	4681      	mov	r9, r0
 800901e:	4620      	mov	r0, r4
 8009020:	4649      	mov	r1, r9
 8009022:	f7fe fc97 	bl	8007954 <__aeabi_fsub>
 8009026:	4641      	mov	r1, r8
 8009028:	f7fe fc94 	bl	8007954 <__aeabi_fsub>
 800902c:	f243 1132 	movw	r1, #12594	; 0x3132
 8009030:	f2c2 418d 	movt	r1, #9357	; 0x248d
 8009034:	4604      	mov	r4, r0
 8009036:	4658      	mov	r0, fp
 8009038:	f7fe fd96 	bl	8007b68 <__aeabi_fmul>
 800903c:	4621      	mov	r1, r4
 800903e:	f7fe fc89 	bl	8007954 <__aeabi_fsub>
 8009042:	4682      	mov	sl, r0
 8009044:	4648      	mov	r0, r9
 8009046:	e78b      	b.n	8008f60 <__ieee754_rem_pio2f+0x1e8>
 8009048:	f7fe fc86 	bl	8007958 <__addsf3>
 800904c:	f44f 637d 	mov.w	r3, #4048	; 0xfd0
 8009050:	f024 040f 	bic.w	r4, r4, #15
 8009054:	f6c3 73c9 	movt	r3, #16329	; 0x3fc9
 8009058:	429c      	cmp	r4, r3
 800905a:	4606      	mov	r6, r0
 800905c:	d014      	beq.n	8009088 <__ieee754_rem_pio2f+0x310>
 800905e:	f244 4143 	movw	r1, #17475	; 0x4443
 8009062:	f04f 37ff 	mov.w	r7, #4294967295
 8009066:	f2c3 7135 	movt	r1, #14133	; 0x3735
 800906a:	f7fe fc75 	bl	8007958 <__addsf3>
 800906e:	4601      	mov	r1, r0
 8009070:	6028      	str	r0, [r5, #0]
 8009072:	4630      	mov	r0, r6
 8009074:	f7fe fc6e 	bl	8007954 <__aeabi_fsub>
 8009078:	f244 4143 	movw	r1, #17475	; 0x4443
 800907c:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8009080:	f7fe fc6a 	bl	8007958 <__addsf3>
 8009084:	6068      	str	r0, [r5, #4]
 8009086:	e711      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 8009088:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 800908c:	f04f 37ff 	mov.w	r7, #4294967295
 8009090:	f2c3 7135 	movt	r1, #14133	; 0x3735
 8009094:	f7fe fc60 	bl	8007958 <__addsf3>
 8009098:	f24a 3108 	movw	r1, #41736	; 0xa308
 800909c:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 80090a0:	4604      	mov	r4, r0
 80090a2:	f7fe fc59 	bl	8007958 <__addsf3>
 80090a6:	4601      	mov	r1, r0
 80090a8:	6028      	str	r0, [r5, #0]
 80090aa:	4620      	mov	r0, r4
 80090ac:	f7fe fc52 	bl	8007954 <__aeabi_fsub>
 80090b0:	f24a 3108 	movw	r1, #41736	; 0xa308
 80090b4:	f6c2 6185 	movt	r1, #11909	; 0x2e85
 80090b8:	f7fe fc4e 	bl	8007958 <__addsf3>
 80090bc:	6068      	str	r0, [r5, #4]
 80090be:	e6f5      	b.n	8008eac <__ieee754_rem_pio2f+0x134>
 80090c0:	0800a8fc 	.word	0x0800a8fc

080090c4 <__ieee754_sqrtf>:
 80090c4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80090c8:	4603      	mov	r3, r0
 80090ca:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80090ce:	b570      	push	{r4, r5, r6, lr}
 80090d0:	4604      	mov	r4, r0
 80090d2:	d237      	bcs.n	8009144 <__ieee754_sqrtf+0x80>
 80090d4:	b3a2      	cbz	r2, 8009140 <__ieee754_sqrtf+0x7c>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	db3e      	blt.n	8009158 <__ieee754_sqrtf+0x94>
 80090da:	15c4      	asrs	r4, r0, #23
 80090dc:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80090e0:	d209      	bcs.n	80090f6 <__ieee754_sqrtf+0x32>
 80090e2:	f410 0200 	ands.w	r2, r0, #8388608	; 0x800000
 80090e6:	d13f      	bne.n	8009168 <__ieee754_sqrtf+0xa4>
 80090e8:	005b      	lsls	r3, r3, #1
 80090ea:	3201      	adds	r2, #1
 80090ec:	0219      	lsls	r1, r3, #8
 80090ee:	d5fb      	bpl.n	80090e8 <__ieee754_sqrtf+0x24>
 80090f0:	f1c2 0201 	rsb	r2, r2, #1
 80090f4:	18a4      	adds	r4, r4, r2
 80090f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80090fa:	3c7f      	subs	r4, #127	; 0x7f
 80090fc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009100:	07e2      	lsls	r2, r4, #31
 8009102:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009106:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800910a:	bf48      	it	mi
 800910c:	005b      	lslmi	r3, r3, #1
 800910e:	2600      	movs	r6, #0
 8009110:	1060      	asrs	r0, r4, #1
 8009112:	2119      	movs	r1, #25
 8009114:	005b      	lsls	r3, r3, #1
 8009116:	4635      	mov	r5, r6
 8009118:	18ac      	adds	r4, r5, r2
 800911a:	429c      	cmp	r4, r3
 800911c:	bfde      	ittt	le
 800911e:	ebc4 0303 	rsble	r3, r4, r3
 8009122:	18a5      	addle	r5, r4, r2
 8009124:	18b6      	addle	r6, r6, r2
 8009126:	0852      	lsrs	r2, r2, #1
 8009128:	005b      	lsls	r3, r3, #1
 800912a:	3901      	subs	r1, #1
 800912c:	d1f4      	bne.n	8009118 <__ieee754_sqrtf+0x54>
 800912e:	b113      	cbz	r3, 8009136 <__ieee754_sqrtf+0x72>
 8009130:	f006 0301 	and.w	r3, r6, #1
 8009134:	18f6      	adds	r6, r6, r3
 8009136:	1076      	asrs	r6, r6, #1
 8009138:	f106 567c 	add.w	r6, r6, #1056964608	; 0x3f000000
 800913c:	eb06 54c0 	add.w	r4, r6, r0, lsl #23
 8009140:	4620      	mov	r0, r4
 8009142:	bd70      	pop	{r4, r5, r6, pc}
 8009144:	4601      	mov	r1, r0
 8009146:	f7fe fd0f 	bl	8007b68 <__aeabi_fmul>
 800914a:	4601      	mov	r1, r0
 800914c:	4620      	mov	r0, r4
 800914e:	f7fe fc03 	bl	8007958 <__addsf3>
 8009152:	4604      	mov	r4, r0
 8009154:	4620      	mov	r0, r4
 8009156:	bd70      	pop	{r4, r5, r6, pc}
 8009158:	4601      	mov	r1, r0
 800915a:	f7fe fbfb 	bl	8007954 <__aeabi_fsub>
 800915e:	4601      	mov	r1, r0
 8009160:	f7fe fdb6 	bl	8007cd0 <__aeabi_fdiv>
 8009164:	4604      	mov	r4, r0
 8009166:	e7eb      	b.n	8009140 <__ieee754_sqrtf+0x7c>
 8009168:	2201      	movs	r2, #1
 800916a:	e7c3      	b.n	80090f4 <__ieee754_sqrtf+0x30>

0800916c <__kernel_cosf>:
 800916c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009170:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8009174:	f1b6 5f48 	cmp.w	r6, #838860800	; 0x32000000
 8009178:	4605      	mov	r5, r0
 800917a:	460f      	mov	r7, r1
 800917c:	da5b      	bge.n	8009236 <__kernel_cosf+0xca>
 800917e:	f7fe feb9 	bl	8007ef4 <__aeabi_f2iz>
 8009182:	2800      	cmp	r0, #0
 8009184:	f000 80ca 	beq.w	800931c <__kernel_cosf+0x1b0>
 8009188:	4629      	mov	r1, r5
 800918a:	4628      	mov	r0, r5
 800918c:	f7fe fcec 	bl	8007b68 <__aeabi_fmul>
 8009190:	f24d 714e 	movw	r1, #55118	; 0xd74e
 8009194:	f6ca 5147 	movt	r1, #44359	; 0xad47
 8009198:	4604      	mov	r4, r0
 800919a:	f7fe fce5 	bl	8007b68 <__aeabi_fmul>
 800919e:	f247 41f6 	movw	r1, #29942	; 0x74f6
 80091a2:	f2c3 110f 	movt	r1, #12559	; 0x310f
 80091a6:	f7fe fbd7 	bl	8007958 <__addsf3>
 80091aa:	4621      	mov	r1, r4
 80091ac:	f7fe fcdc 	bl	8007b68 <__aeabi_fmul>
 80091b0:	f24f 217c 	movw	r1, #62076	; 0xf27c
 80091b4:	f2c3 4193 	movt	r1, #13459	; 0x3493
 80091b8:	f7fe fbcc 	bl	8007954 <__aeabi_fsub>
 80091bc:	4621      	mov	r1, r4
 80091be:	f7fe fcd3 	bl	8007b68 <__aeabi_fmul>
 80091c2:	f640 5101 	movw	r1, #3329	; 0xd01
 80091c6:	f2c3 71d0 	movt	r1, #14288	; 0x37d0
 80091ca:	f7fe fbc5 	bl	8007958 <__addsf3>
 80091ce:	4621      	mov	r1, r4
 80091d0:	f7fe fcca 	bl	8007b68 <__aeabi_fmul>
 80091d4:	f640 3161 	movw	r1, #2913	; 0xb61
 80091d8:	f6c3 21b6 	movt	r1, #15030	; 0x3ab6
 80091dc:	f7fe fbba 	bl	8007954 <__aeabi_fsub>
 80091e0:	4621      	mov	r1, r4
 80091e2:	f7fe fcc1 	bl	8007b68 <__aeabi_fmul>
 80091e6:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 80091ea:	f6c3 512a 	movt	r1, #15658	; 0x3d2a
 80091ee:	f7fe fbb3 	bl	8007958 <__addsf3>
 80091f2:	4621      	mov	r1, r4
 80091f4:	f7fe fcb8 	bl	8007b68 <__aeabi_fmul>
 80091f8:	4680      	mov	r8, r0
 80091fa:	4620      	mov	r0, r4
 80091fc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009200:	f7fe fcb2 	bl	8007b68 <__aeabi_fmul>
 8009204:	4641      	mov	r1, r8
 8009206:	4606      	mov	r6, r0
 8009208:	4620      	mov	r0, r4
 800920a:	f7fe fcad 	bl	8007b68 <__aeabi_fmul>
 800920e:	4639      	mov	r1, r7
 8009210:	4604      	mov	r4, r0
 8009212:	4628      	mov	r0, r5
 8009214:	f7fe fca8 	bl	8007b68 <__aeabi_fmul>
 8009218:	4601      	mov	r1, r0
 800921a:	4620      	mov	r0, r4
 800921c:	f7fe fb9a 	bl	8007954 <__aeabi_fsub>
 8009220:	4601      	mov	r1, r0
 8009222:	4630      	mov	r0, r6
 8009224:	f7fe fb96 	bl	8007954 <__aeabi_fsub>
 8009228:	4601      	mov	r1, r0
 800922a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800922e:	f7fe fb91 	bl	8007954 <__aeabi_fsub>
 8009232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009236:	4601      	mov	r1, r0
 8009238:	f7fe fc96 	bl	8007b68 <__aeabi_fmul>
 800923c:	f24d 714e 	movw	r1, #55118	; 0xd74e
 8009240:	f6ca 5147 	movt	r1, #44359	; 0xad47
 8009244:	4604      	mov	r4, r0
 8009246:	f7fe fc8f 	bl	8007b68 <__aeabi_fmul>
 800924a:	f247 41f6 	movw	r1, #29942	; 0x74f6
 800924e:	f2c3 110f 	movt	r1, #12559	; 0x310f
 8009252:	f7fe fb81 	bl	8007958 <__addsf3>
 8009256:	4621      	mov	r1, r4
 8009258:	f7fe fc86 	bl	8007b68 <__aeabi_fmul>
 800925c:	f24f 217c 	movw	r1, #62076	; 0xf27c
 8009260:	f2c3 4193 	movt	r1, #13459	; 0x3493
 8009264:	f7fe fb76 	bl	8007954 <__aeabi_fsub>
 8009268:	4621      	mov	r1, r4
 800926a:	f7fe fc7d 	bl	8007b68 <__aeabi_fmul>
 800926e:	f640 5101 	movw	r1, #3329	; 0xd01
 8009272:	f2c3 71d0 	movt	r1, #14288	; 0x37d0
 8009276:	f7fe fb6f 	bl	8007958 <__addsf3>
 800927a:	4621      	mov	r1, r4
 800927c:	f7fe fc74 	bl	8007b68 <__aeabi_fmul>
 8009280:	f640 3161 	movw	r1, #2913	; 0xb61
 8009284:	f6c3 21b6 	movt	r1, #15030	; 0x3ab6
 8009288:	f7fe fb64 	bl	8007954 <__aeabi_fsub>
 800928c:	4621      	mov	r1, r4
 800928e:	f7fe fc6b 	bl	8007b68 <__aeabi_fmul>
 8009292:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8009296:	f6c3 512a 	movt	r1, #15658	; 0x3d2a
 800929a:	f7fe fb5d 	bl	8007958 <__addsf3>
 800929e:	4621      	mov	r1, r4
 80092a0:	f7fe fc62 	bl	8007b68 <__aeabi_fmul>
 80092a4:	f649 1399 	movw	r3, #39321	; 0x9999
 80092a8:	f6c3 6399 	movt	r3, #16025	; 0x3e99
 80092ac:	429e      	cmp	r6, r3
 80092ae:	4680      	mov	r8, r0
 80092b0:	dda3      	ble.n	80091fa <__kernel_cosf+0x8e>
 80092b2:	2300      	movs	r3, #0
 80092b4:	f6c3 7348 	movt	r3, #16200	; 0x3f48
 80092b8:	429e      	cmp	r6, r3
 80092ba:	dc27      	bgt.n	800930c <__kernel_cosf+0x1a0>
 80092bc:	f106 467f 	add.w	r6, r6, #4278190080	; 0xff000000
 80092c0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80092c4:	4631      	mov	r1, r6
 80092c6:	f7fe fb45 	bl	8007954 <__aeabi_fsub>
 80092ca:	4681      	mov	r9, r0
 80092cc:	4620      	mov	r0, r4
 80092ce:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80092d2:	f7fe fc49 	bl	8007b68 <__aeabi_fmul>
 80092d6:	4631      	mov	r1, r6
 80092d8:	f7fe fb3c 	bl	8007954 <__aeabi_fsub>
 80092dc:	4641      	mov	r1, r8
 80092de:	4606      	mov	r6, r0
 80092e0:	4620      	mov	r0, r4
 80092e2:	f7fe fc41 	bl	8007b68 <__aeabi_fmul>
 80092e6:	4639      	mov	r1, r7
 80092e8:	4604      	mov	r4, r0
 80092ea:	4628      	mov	r0, r5
 80092ec:	f7fe fc3c 	bl	8007b68 <__aeabi_fmul>
 80092f0:	4601      	mov	r1, r0
 80092f2:	4620      	mov	r0, r4
 80092f4:	f7fe fb2e 	bl	8007954 <__aeabi_fsub>
 80092f8:	4601      	mov	r1, r0
 80092fa:	4630      	mov	r0, r6
 80092fc:	f7fe fb2a 	bl	8007954 <__aeabi_fsub>
 8009300:	4601      	mov	r1, r0
 8009302:	4648      	mov	r0, r9
 8009304:	f7fe fb26 	bl	8007954 <__aeabi_fsub>
 8009308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800930c:	f04f 0900 	mov.w	r9, #0
 8009310:	2600      	movs	r6, #0
 8009312:	f6c3 7938 	movt	r9, #16184	; 0x3f38
 8009316:	f6c3 6690 	movt	r6, #16016	; 0x3e90
 800931a:	e7d7      	b.n	80092cc <__kernel_cosf+0x160>
 800931c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08009324 <__kernel_rem_pio2f>:
 8009324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009328:	b0df      	sub	sp, #380	; 0x17c
 800932a:	1d15      	adds	r5, r2, #4
 800932c:	1ed4      	subs	r4, r2, #3
 800932e:	bf58      	it	pl
 8009330:	4625      	movpl	r5, r4
 8009332:	930b      	str	r3, [sp, #44]	; 0x2c
 8009334:	f64a 4414 	movw	r4, #44052	; 0xac14
 8009338:	3b01      	subs	r3, #1
 800933a:	9303      	str	r3, [sp, #12]
 800933c:	f6c0 0400 	movt	r4, #2048	; 0x800
 8009340:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 8009342:	10ed      	asrs	r5, r5, #3
 8009344:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8009348:	950c      	str	r5, [sp, #48]	; 0x30
 800934a:	4606      	mov	r6, r0
 800934c:	9109      	str	r1, [sp, #36]	; 0x24
 800934e:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8009352:	43eb      	mvns	r3, r5
 8009354:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009358:	9307      	str	r3, [sp, #28]
 800935a:	9408      	str	r4, [sp, #32]
 800935c:	9a08      	ldr	r2, [sp, #32]
 800935e:	9c03      	ldr	r4, [sp, #12]
 8009360:	1b2f      	subs	r7, r5, r4
 8009362:	18a5      	adds	r5, r4, r2
 8009364:	d415      	bmi.n	8009392 <__kernel_rem_pio2f+0x6e>
 8009366:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 8009368:	197d      	adds	r5, r7, r5
 800936a:	3501      	adds	r5, #1
 800936c:	f04f 0800 	mov.w	r8, #0
 8009370:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009374:	ac22      	add	r4, sp, #136	; 0x88
 8009376:	2000      	movs	r0, #0
 8009378:	2f00      	cmp	r7, #0
 800937a:	db03      	blt.n	8009384 <__kernel_rem_pio2f+0x60>
 800937c:	f859 0008 	ldr.w	r0, [r9, r8]
 8009380:	f7fe fb9e 	bl	8007ac0 <__aeabi_i2f>
 8009384:	3701      	adds	r7, #1
 8009386:	f844 0008 	str.w	r0, [r4, r8]
 800938a:	42af      	cmp	r7, r5
 800938c:	f108 0804 	add.w	r8, r8, #4
 8009390:	d1f1      	bne.n	8009376 <__kernel_rem_pio2f+0x52>
 8009392:	9b08      	ldr	r3, [sp, #32]
 8009394:	2b00      	cmp	r3, #0
 8009396:	f2c0 82de 	blt.w	8009956 <__kernel_rem_pio2f+0x632>
 800939a:	9b08      	ldr	r3, [sp, #32]
 800939c:	a84a      	add	r0, sp, #296	; 0x128
 800939e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80093a0:	ad49      	add	r5, sp, #292	; 0x124
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	9302      	str	r3, [sp, #8]
 80093a6:	18c7      	adds	r7, r0, r3
 80093a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80093ac:	9a03      	ldr	r2, [sp, #12]
 80093ae:	2a00      	cmp	r2, #0
 80093b0:	f2c0 8208 	blt.w	80097c4 <__kernel_rem_pio2f+0x4a0>
 80093b4:	ab22      	add	r3, sp, #136	; 0x88
 80093b6:	f04f 0800 	mov.w	r8, #0
 80093ba:	eb03 0a84 	add.w	sl, r3, r4, lsl #2
 80093be:	f04f 0900 	mov.w	r9, #0
 80093c2:	f856 0008 	ldr.w	r0, [r6, r8]
 80093c6:	f108 0804 	add.w	r8, r8, #4
 80093ca:	f85a 1d04 	ldr.w	r1, [sl, #-4]!
 80093ce:	f7fe fbcb 	bl	8007b68 <__aeabi_fmul>
 80093d2:	4601      	mov	r1, r0
 80093d4:	4648      	mov	r0, r9
 80093d6:	f7fe fabf 	bl	8007958 <__addsf3>
 80093da:	45d8      	cmp	r8, fp
 80093dc:	4681      	mov	r9, r0
 80093de:	d1f0      	bne.n	80093c2 <__kernel_rem_pio2f+0x9e>
 80093e0:	f845 9f04 	str.w	r9, [r5, #4]!
 80093e4:	3401      	adds	r4, #1
 80093e6:	42bd      	cmp	r5, r7
 80093e8:	d1e0      	bne.n	80093ac <__kernel_rem_pio2f+0x88>
 80093ea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093ee:	ac0e      	add	r4, sp, #56	; 0x38
 80093f0:	9a02      	ldr	r2, [sp, #8]
 80093f2:	18a4      	adds	r4, r4, r2
 80093f4:	940d      	str	r4, [sp, #52]	; 0x34
 80093f6:	ea4f 0488 	mov.w	r4, r8, lsl #2
 80093fa:	a85e      	add	r0, sp, #376	; 0x178
 80093fc:	1903      	adds	r3, r0, r4
 80093fe:	f1b8 0f00 	cmp.w	r8, #0
 8009402:	9402      	str	r4, [sp, #8]
 8009404:	f853 ac50 	ldr.w	sl, [r3, #-80]
 8009408:	dd22      	ble.n	8009450 <__kernel_rem_pio2f+0x12c>
 800940a:	9a02      	ldr	r2, [sp, #8]
 800940c:	ac0d      	add	r4, sp, #52	; 0x34
 800940e:	ab4a      	add	r3, sp, #296	; 0x128
 8009410:	189d      	adds	r5, r3, r2
 8009412:	18a7      	adds	r7, r4, r2
 8009414:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8009418:	4650      	mov	r0, sl
 800941a:	f7fe fba5 	bl	8007b68 <__aeabi_fmul>
 800941e:	f7fe fd69 	bl	8007ef4 <__aeabi_f2iz>
 8009422:	f7fe fb4d 	bl	8007ac0 <__aeabi_i2f>
 8009426:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800942a:	4681      	mov	r9, r0
 800942c:	f7fe fb9c 	bl	8007b68 <__aeabi_fmul>
 8009430:	4601      	mov	r1, r0
 8009432:	4650      	mov	r0, sl
 8009434:	f7fe fa8e 	bl	8007954 <__aeabi_fsub>
 8009438:	f7fe fd5c 	bl	8007ef4 <__aeabi_f2iz>
 800943c:	4649      	mov	r1, r9
 800943e:	f844 0f04 	str.w	r0, [r4, #4]!
 8009442:	f855 0d04 	ldr.w	r0, [r5, #-4]!
 8009446:	f7fe fa87 	bl	8007958 <__addsf3>
 800944a:	42bc      	cmp	r4, r7
 800944c:	4682      	mov	sl, r0
 800944e:	d1e1      	bne.n	8009414 <__kernel_rem_pio2f+0xf0>
 8009450:	9907      	ldr	r1, [sp, #28]
 8009452:	4650      	mov	r0, sl
 8009454:	f000 fe64 	bl	800a120 <scalbnf>
 8009458:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800945c:	4604      	mov	r4, r0
 800945e:	f7fe fb83 	bl	8007b68 <__aeabi_fmul>
 8009462:	f000 fdfb 	bl	800a05c <floorf>
 8009466:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800946a:	f7fe fb7d 	bl	8007b68 <__aeabi_fmul>
 800946e:	4601      	mov	r1, r0
 8009470:	4620      	mov	r0, r4
 8009472:	f7fe fa6f 	bl	8007954 <__aeabi_fsub>
 8009476:	4604      	mov	r4, r0
 8009478:	f7fe fd3c 	bl	8007ef4 <__aeabi_f2iz>
 800947c:	4605      	mov	r5, r0
 800947e:	f7fe fb1f 	bl	8007ac0 <__aeabi_i2f>
 8009482:	4601      	mov	r1, r0
 8009484:	4620      	mov	r0, r4
 8009486:	f7fe fa65 	bl	8007954 <__aeabi_fsub>
 800948a:	9a07      	ldr	r2, [sp, #28]
 800948c:	2a00      	cmp	r2, #0
 800948e:	4607      	mov	r7, r0
 8009490:	f340 8173 	ble.w	800977a <__kernel_rem_pio2f+0x456>
 8009494:	9b07      	ldr	r3, [sp, #28]
 8009496:	f108 32ff 	add.w	r2, r8, #4294967295
 800949a:	ac0e      	add	r4, sp, #56	; 0x38
 800949c:	f1c3 0108 	rsb	r1, r3, #8
 80094a0:	f1c3 0007 	rsb	r0, r3, #7
 80094a4:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 80094a8:	fa43 f401 	asr.w	r4, r3, r1
 80094ac:	192d      	adds	r5, r5, r4
 80094ae:	fa04 f101 	lsl.w	r1, r4, r1
 80094b2:	1a5b      	subs	r3, r3, r1
 80094b4:	a90e      	add	r1, sp, #56	; 0x38
 80094b6:	fa43 fa00 	asr.w	sl, r3, r0
 80094ba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80094be:	f1ba 0f00 	cmp.w	sl, #0
 80094c2:	dd30      	ble.n	8009526 <__kernel_rem_pio2f+0x202>
 80094c4:	3501      	adds	r5, #1
 80094c6:	f1b8 0f00 	cmp.w	r8, #0
 80094ca:	f340 8179 	ble.w	80097c0 <__kernel_rem_pio2f+0x49c>
 80094ce:	9c02      	ldr	r4, [sp, #8]
 80094d0:	ab0e      	add	r3, sp, #56	; 0x38
 80094d2:	1919      	adds	r1, r3, r4
 80094d4:	2400      	movs	r4, #0
 80094d6:	e007      	b.n	80094e8 <__kernel_rem_pio2f+0x1c4>
 80094d8:	b122      	cbz	r2, 80094e4 <__kernel_rem_pio2f+0x1c0>
 80094da:	2401      	movs	r4, #1
 80094dc:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 80094e0:	f843 2c04 	str.w	r2, [r3, #-4]
 80094e4:	428b      	cmp	r3, r1
 80094e6:	d00a      	beq.n	80094fe <__kernel_rem_pio2f+0x1da>
 80094e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80094ec:	2c00      	cmp	r4, #0
 80094ee:	d0f3      	beq.n	80094d8 <__kernel_rem_pio2f+0x1b4>
 80094f0:	2401      	movs	r4, #1
 80094f2:	428b      	cmp	r3, r1
 80094f4:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 80094f8:	f843 2c04 	str.w	r2, [r3, #-4]
 80094fc:	d1f4      	bne.n	80094e8 <__kernel_rem_pio2f+0x1c4>
 80094fe:	9a07      	ldr	r2, [sp, #28]
 8009500:	2a00      	cmp	r2, #0
 8009502:	dd0d      	ble.n	8009520 <__kernel_rem_pio2f+0x1fc>
 8009504:	2a01      	cmp	r2, #1
 8009506:	f000 8141 	beq.w	800978c <__kernel_rem_pio2f+0x468>
 800950a:	2a02      	cmp	r2, #2
 800950c:	d108      	bne.n	8009520 <__kernel_rem_pio2f+0x1fc>
 800950e:	f108 33ff 	add.w	r3, r8, #4294967295
 8009512:	a90e      	add	r1, sp, #56	; 0x38
 8009514:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8009518:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800951c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009520:	f1ba 0f02 	cmp.w	sl, #2
 8009524:	d078      	beq.n	8009618 <__kernel_rem_pio2f+0x2f4>
 8009526:	4638      	mov	r0, r7
 8009528:	2100      	movs	r1, #0
 800952a:	f7fe fcb1 	bl	8007e90 <__aeabi_fcmpeq>
 800952e:	2800      	cmp	r0, #0
 8009530:	f000 808c 	beq.w	800964c <__kernel_rem_pio2f+0x328>
 8009534:	9a08      	ldr	r2, [sp, #32]
 8009536:	f108 30ff 	add.w	r0, r8, #4294967295
 800953a:	4282      	cmp	r2, r0
 800953c:	dc0d      	bgt.n	800955a <__kernel_rem_pio2f+0x236>
 800953e:	9c02      	ldr	r4, [sp, #8]
 8009540:	a90e      	add	r1, sp, #56	; 0x38
 8009542:	2200      	movs	r2, #0
 8009544:	190b      	adds	r3, r1, r4
 8009546:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009548:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800954c:	42a3      	cmp	r3, r4
 800954e:	ea42 0201 	orr.w	r2, r2, r1
 8009552:	d1f9      	bne.n	8009548 <__kernel_rem_pio2f+0x224>
 8009554:	2a00      	cmp	r2, #0
 8009556:	f040 81e7 	bne.w	8009928 <__kernel_rem_pio2f+0x604>
 800955a:	9b08      	ldr	r3, [sp, #32]
 800955c:	ac0e      	add	r4, sp, #56	; 0x38
 800955e:	1e5a      	subs	r2, r3, #1
 8009560:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
 8009564:	2b00      	cmp	r3, #0
 8009566:	f040 81f4 	bne.w	8009952 <__kernel_rem_pio2f+0x62e>
 800956a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800956e:	2301      	movs	r3, #1
 8009570:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009574:	3301      	adds	r3, #1
 8009576:	2900      	cmp	r1, #0
 8009578:	d0fa      	beq.n	8009570 <__kernel_rem_pio2f+0x24c>
 800957a:	4443      	add	r3, r8
 800957c:	f108 0201 	add.w	r2, r8, #1
 8009580:	429a      	cmp	r2, r3
 8009582:	930a      	str	r3, [sp, #40]	; 0x28
 8009584:	dc45      	bgt.n	8009612 <__kernel_rem_pio2f+0x2ee>
 8009586:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009588:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800958a:	ebc8 0a04 	rsb	sl, r8, r4
 800958e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009590:	eb08 0103 	add.w	r1, r8, r3
 8009594:	9802      	ldr	r0, [sp, #8]
 8009596:	eb04 0308 	add.w	r3, r4, r8
 800959a:	9c03      	ldr	r4, [sp, #12]
 800959c:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80095a0:	f8cd a014 	str.w	sl, [sp, #20]
 80095a4:	18a2      	adds	r2, r4, r2
 80095a6:	ac22      	add	r4, sp, #136	; 0x88
 80095a8:	9406      	str	r4, [sp, #24]
 80095aa:	1c55      	adds	r5, r2, #1
 80095ac:	9c69      	ldr	r4, [sp, #420]	; 0x1a4
 80095ae:	9a06      	ldr	r2, [sp, #24]
 80095b0:	eb04 0881 	add.w	r8, r4, r1, lsl #2
 80095b4:	ac4a      	add	r4, sp, #296	; 0x128
 80095b6:	1824      	adds	r4, r4, r0
 80095b8:	9402      	str	r4, [sp, #8]
 80095ba:	2400      	movs	r4, #0
 80095bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80095c0:	9304      	str	r3, [sp, #16]
 80095c2:	f858 0f04 	ldr.w	r0, [r8, #4]!
 80095c6:	f04f 0900 	mov.w	r9, #0
 80095ca:	f7fe fa79 	bl	8007ac0 <__aeabi_i2f>
 80095ce:	9a03      	ldr	r2, [sp, #12]
 80095d0:	9b04      	ldr	r3, [sp, #16]
 80095d2:	2a00      	cmp	r2, #0
 80095d4:	5118      	str	r0, [r3, r4]
 80095d6:	db13      	blt.n	8009600 <__kernel_rem_pio2f+0x2dc>
 80095d8:	9b06      	ldr	r3, [sp, #24]
 80095da:	f04f 0a00 	mov.w	sl, #0
 80095de:	eb03 0785 	add.w	r7, r3, r5, lsl #2
 80095e2:	f856 000a 	ldr.w	r0, [r6, sl]
 80095e6:	f10a 0a04 	add.w	sl, sl, #4
 80095ea:	f857 1d04 	ldr.w	r1, [r7, #-4]!
 80095ee:	f7fe fabb 	bl	8007b68 <__aeabi_fmul>
 80095f2:	4601      	mov	r1, r0
 80095f4:	4648      	mov	r0, r9
 80095f6:	f7fe f9af 	bl	8007958 <__addsf3>
 80095fa:	45da      	cmp	sl, fp
 80095fc:	4681      	mov	r9, r0
 80095fe:	d1f0      	bne.n	80095e2 <__kernel_rem_pio2f+0x2be>
 8009600:	9b05      	ldr	r3, [sp, #20]
 8009602:	3404      	adds	r4, #4
 8009604:	9a02      	ldr	r2, [sp, #8]
 8009606:	3501      	adds	r5, #1
 8009608:	429c      	cmp	r4, r3
 800960a:	f842 9f04 	str.w	r9, [r2, #4]!
 800960e:	9202      	str	r2, [sp, #8]
 8009610:	d1d7      	bne.n	80095c2 <__kernel_rem_pio2f+0x29e>
 8009612:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8009616:	e6ee      	b.n	80093f6 <__kernel_rem_pio2f+0xd2>
 8009618:	4639      	mov	r1, r7
 800961a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800961e:	f7fe f999 	bl	8007954 <__aeabi_fsub>
 8009622:	4607      	mov	r7, r0
 8009624:	2c00      	cmp	r4, #0
 8009626:	f43f af7e 	beq.w	8009526 <__kernel_rem_pio2f+0x202>
 800962a:	9907      	ldr	r1, [sp, #28]
 800962c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009630:	f000 fd76 	bl	800a120 <scalbnf>
 8009634:	4601      	mov	r1, r0
 8009636:	4638      	mov	r0, r7
 8009638:	f7fe f98c 	bl	8007954 <__aeabi_fsub>
 800963c:	2100      	movs	r1, #0
 800963e:	4607      	mov	r7, r0
 8009640:	4638      	mov	r0, r7
 8009642:	f7fe fc25 	bl	8007e90 <__aeabi_fcmpeq>
 8009646:	2800      	cmp	r0, #0
 8009648:	f47f af74 	bne.w	8009534 <__kernel_rem_pio2f+0x210>
 800964c:	9b07      	ldr	r3, [sp, #28]
 800964e:	4638      	mov	r0, r7
 8009650:	9502      	str	r5, [sp, #8]
 8009652:	4654      	mov	r4, sl
 8009654:	4259      	negs	r1, r3
 8009656:	f000 fd63 	bl	800a120 <scalbnf>
 800965a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800965e:	4605      	mov	r5, r0
 8009660:	f7fe fc34 	bl	8007ecc <__aeabi_fcmpge>
 8009664:	2800      	cmp	r0, #0
 8009666:	f000 817c 	beq.w	8009962 <__kernel_rem_pio2f+0x63e>
 800966a:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800966e:	4628      	mov	r0, r5
 8009670:	f7fe fa7a 	bl	8007b68 <__aeabi_fmul>
 8009674:	9a07      	ldr	r2, [sp, #28]
 8009676:	3208      	adds	r2, #8
 8009678:	9207      	str	r2, [sp, #28]
 800967a:	f7fe fc3b 	bl	8007ef4 <__aeabi_f2iz>
 800967e:	f7fe fa1f 	bl	8007ac0 <__aeabi_i2f>
 8009682:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8009686:	4606      	mov	r6, r0
 8009688:	f7fe fa6e 	bl	8007b68 <__aeabi_fmul>
 800968c:	4601      	mov	r1, r0
 800968e:	4628      	mov	r0, r5
 8009690:	f7fe f960 	bl	8007954 <__aeabi_fsub>
 8009694:	f7fe fc2e 	bl	8007ef4 <__aeabi_f2iz>
 8009698:	ab0e      	add	r3, sp, #56	; 0x38
 800969a:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800969e:	4630      	mov	r0, r6
 80096a0:	f7fe fc28 	bl	8007ef4 <__aeabi_f2iz>
 80096a4:	f108 0801 	add.w	r8, r8, #1
 80096a8:	a90e      	add	r1, sp, #56	; 0x38
 80096aa:	f841 0028 	str.w	r0, [r1, r8, lsl #2]
 80096ae:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80096b2:	9907      	ldr	r1, [sp, #28]
 80096b4:	f000 fd34 	bl	800a120 <scalbnf>
 80096b8:	f1b8 0f00 	cmp.w	r8, #0
 80096bc:	4605      	mov	r5, r0
 80096be:	db53      	blt.n	8009768 <__kernel_rem_pio2f+0x444>
 80096c0:	ebc8 7788 	rsb	r7, r8, r8, lsl #30
 80096c4:	ea4f 0688 	mov.w	r6, r8, lsl #2
 80096c8:	ab0e      	add	r3, sp, #56	; 0x38
 80096ca:	a84a      	add	r0, sp, #296	; 0x128
 80096cc:	00bf      	lsls	r7, r7, #2
 80096ce:	eb03 0906 	add.w	r9, r3, r6
 80096d2:	3f04      	subs	r7, #4
 80096d4:	1986      	adds	r6, r0, r6
 80096d6:	f04f 0b00 	mov.w	fp, #0
 80096da:	f859 000b 	ldr.w	r0, [r9, fp]
 80096de:	f7fe f9ef 	bl	8007ac0 <__aeabi_i2f>
 80096e2:	4629      	mov	r1, r5
 80096e4:	f7fe fa40 	bl	8007b68 <__aeabi_fmul>
 80096e8:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 80096ec:	f846 000b 	str.w	r0, [r6, fp]
 80096f0:	4628      	mov	r0, r5
 80096f2:	f7fe fa39 	bl	8007b68 <__aeabi_fmul>
 80096f6:	f1ab 0b04 	sub.w	fp, fp, #4
 80096fa:	45bb      	cmp	fp, r7
 80096fc:	4605      	mov	r5, r0
 80096fe:	d1ec      	bne.n	80096da <__kernel_rem_pio2f+0x3b6>
 8009700:	4f9d      	ldr	r7, [pc, #628]	; (8009978 <__kernel_rem_pio2f+0x654>)
 8009702:	f108 0b01 	add.w	fp, r8, #1
 8009706:	f8dd a020 	ldr.w	sl, [sp, #32]
 800970a:	2500      	movs	r5, #0
 800970c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009710:	9404      	str	r4, [sp, #16]
 8009712:	f1ba 0f00 	cmp.w	sl, #0
 8009716:	f2c0 8105 	blt.w	8009924 <__kernel_rem_pio2f+0x600>
 800971a:	2d00      	cmp	r5, #0
 800971c:	f2c0 8102 	blt.w	8009924 <__kernel_rem_pio2f+0x600>
 8009720:	f04f 0900 	mov.w	r9, #0
 8009724:	2400      	movs	r4, #0
 8009726:	46c8      	mov	r8, r9
 8009728:	e001      	b.n	800972e <__kernel_rem_pio2f+0x40a>
 800972a:	45a8      	cmp	r8, r5
 800972c:	dc10      	bgt.n	8009750 <__kernel_rem_pio2f+0x42c>
 800972e:	f856 1009 	ldr.w	r1, [r6, r9]
 8009732:	f108 0801 	add.w	r8, r8, #1
 8009736:	f857 0009 	ldr.w	r0, [r7, r9]
 800973a:	f109 0904 	add.w	r9, r9, #4
 800973e:	f7fe fa13 	bl	8007b68 <__aeabi_fmul>
 8009742:	4601      	mov	r1, r0
 8009744:	4620      	mov	r0, r4
 8009746:	f7fe f907 	bl	8007958 <__addsf3>
 800974a:	45c2      	cmp	sl, r8
 800974c:	4604      	mov	r4, r0
 800974e:	daec      	bge.n	800972a <__kernel_rem_pio2f+0x406>
 8009750:	a95e      	add	r1, sp, #376	; 0x178
 8009752:	3e04      	subs	r6, #4
 8009754:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8009758:	3501      	adds	r5, #1
 800975a:	455d      	cmp	r5, fp
 800975c:	f843 4ca0 	str.w	r4, [r3, #-160]
 8009760:	d1d7      	bne.n	8009712 <__kernel_rem_pio2f+0x3ee>
 8009762:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009766:	9c04      	ldr	r4, [sp, #16]
 8009768:	9a68      	ldr	r2, [sp, #416]	; 0x1a0
 800976a:	2a03      	cmp	r2, #3
 800976c:	d843      	bhi.n	80097f6 <__kernel_rem_pio2f+0x4d2>
 800976e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009772:	00c4      	.short	0x00c4
 8009774:	00980098 	.word	0x00980098
 8009778:	0048      	.short	0x0048
 800977a:	d111      	bne.n	80097a0 <__kernel_rem_pio2f+0x47c>
 800977c:	f108 33ff 	add.w	r3, r8, #4294967295
 8009780:	aa0e      	add	r2, sp, #56	; 0x38
 8009782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009786:	ea4f 2a23 	mov.w	sl, r3, asr #8
 800978a:	e698      	b.n	80094be <__kernel_rem_pio2f+0x19a>
 800978c:	f108 33ff 	add.w	r3, r8, #4294967295
 8009790:	a80e      	add	r0, sp, #56	; 0x38
 8009792:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8009796:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800979a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800979e:	e6bf      	b.n	8009520 <__kernel_rem_pio2f+0x1fc>
 80097a0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80097a4:	f04f 0a00 	mov.w	sl, #0
 80097a8:	f7fe fb90 	bl	8007ecc <__aeabi_fcmpge>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	f43f aeba 	beq.w	8009526 <__kernel_rem_pio2f+0x202>
 80097b2:	3501      	adds	r5, #1
 80097b4:	f1b8 0f00 	cmp.w	r8, #0
 80097b8:	f04f 0a02 	mov.w	sl, #2
 80097bc:	f73f ae87 	bgt.w	80094ce <__kernel_rem_pio2f+0x1aa>
 80097c0:	2400      	movs	r4, #0
 80097c2:	e69c      	b.n	80094fe <__kernel_rem_pio2f+0x1da>
 80097c4:	f04f 0900 	mov.w	r9, #0
 80097c8:	3401      	adds	r4, #1
 80097ca:	f845 9f04 	str.w	r9, [r5, #4]!
 80097ce:	42bd      	cmp	r5, r7
 80097d0:	f47f adec 	bne.w	80093ac <__kernel_rem_pio2f+0x88>
 80097d4:	e609      	b.n	80093ea <__kernel_rem_pio2f+0xc6>
 80097d6:	2000      	movs	r0, #0
 80097d8:	2c00      	cmp	r4, #0
 80097da:	d05b      	beq.n	8009894 <__kernel_rem_pio2f+0x570>
 80097dc:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 80097de:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80097e2:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80097e4:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 80097e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ea:	6098      	str	r0, [r3, #8]
 80097ec:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 80097ee:	6022      	str	r2, [r4, #0]
 80097f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80097f4:	6063      	str	r3, [r4, #4]
 80097f6:	9a02      	ldr	r2, [sp, #8]
 80097f8:	f002 0007 	and.w	r0, r2, #7
 80097fc:	b05f      	add	sp, #380	; 0x17c
 80097fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009802:	f1b8 0f00 	cmp.w	r8, #0
 8009806:	dde6      	ble.n	80097d6 <__kernel_rem_pio2f+0x4b2>
 8009808:	f108 35ff 	add.w	r5, r8, #4294967295
 800980c:	af36      	add	r7, sp, #216	; 0xd8
 800980e:	aa35      	add	r2, sp, #212	; 0xd4
 8009810:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009814:	462e      	mov	r6, r5
 8009816:	f856 b904 	ldr.w	fp, [r6], #-4
 800981a:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800981e:	4658      	mov	r0, fp
 8009820:	9201      	str	r2, [sp, #4]
 8009822:	4651      	mov	r1, sl
 8009824:	f7fe f898 	bl	8007958 <__addsf3>
 8009828:	4681      	mov	r9, r0
 800982a:	4658      	mov	r0, fp
 800982c:	4649      	mov	r1, r9
 800982e:	f7fe f891 	bl	8007954 <__aeabi_fsub>
 8009832:	4601      	mov	r1, r0
 8009834:	4650      	mov	r0, sl
 8009836:	f7fe f88f 	bl	8007958 <__addsf3>
 800983a:	9a01      	ldr	r2, [sp, #4]
 800983c:	f8c6 9004 	str.w	r9, [r6, #4]
 8009840:	4296      	cmp	r6, r2
 8009842:	60b0      	str	r0, [r6, #8]
 8009844:	d1e7      	bne.n	8009816 <__kernel_rem_pio2f+0x4f2>
 8009846:	f1b8 0f01 	cmp.w	r8, #1
 800984a:	ddc4      	ble.n	80097d6 <__kernel_rem_pio2f+0x4b2>
 800984c:	f855 a904 	ldr.w	sl, [r5], #-4
 8009850:	f8d5 9008 	ldr.w	r9, [r5, #8]
 8009854:	4650      	mov	r0, sl
 8009856:	4649      	mov	r1, r9
 8009858:	f7fe f87e 	bl	8007958 <__addsf3>
 800985c:	4606      	mov	r6, r0
 800985e:	4650      	mov	r0, sl
 8009860:	4631      	mov	r1, r6
 8009862:	f7fe f877 	bl	8007954 <__aeabi_fsub>
 8009866:	4601      	mov	r1, r0
 8009868:	4648      	mov	r0, r9
 800986a:	f7fe f875 	bl	8007958 <__addsf3>
 800986e:	42bd      	cmp	r5, r7
 8009870:	606e      	str	r6, [r5, #4]
 8009872:	60a8      	str	r0, [r5, #8]
 8009874:	d1ea      	bne.n	800984c <__kernel_rem_pio2f+0x528>
 8009876:	f108 0801 	add.w	r8, r8, #1
 800987a:	f105 0608 	add.w	r6, r5, #8
 800987e:	2000      	movs	r0, #0
 8009880:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 8009884:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 8009888:	f7fe f866 	bl	8007958 <__addsf3>
 800988c:	42b5      	cmp	r5, r6
 800988e:	d1f9      	bne.n	8009884 <__kernel_rem_pio2f+0x560>
 8009890:	2c00      	cmp	r4, #0
 8009892:	d1a3      	bne.n	80097dc <__kernel_rem_pio2f+0x4b8>
 8009894:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009896:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8009898:	60a0      	str	r0, [r4, #8]
 800989a:	6023      	str	r3, [r4, #0]
 800989c:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800989e:	6063      	str	r3, [r4, #4]
 80098a0:	e7a9      	b.n	80097f6 <__kernel_rem_pio2f+0x4d2>
 80098a2:	2000      	movs	r0, #0
 80098a4:	f1b8 0f00 	cmp.w	r8, #0
 80098a8:	db0b      	blt.n	80098c2 <__kernel_rem_pio2f+0x59e>
 80098aa:	f108 0501 	add.w	r5, r8, #1
 80098ae:	ae36      	add	r6, sp, #216	; 0xd8
 80098b0:	2000      	movs	r0, #0
 80098b2:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 80098b6:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 80098ba:	f7fe f84d 	bl	8007958 <__addsf3>
 80098be:	42b5      	cmp	r5, r6
 80098c0:	d1f9      	bne.n	80098b6 <__kernel_rem_pio2f+0x592>
 80098c2:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 80098c6:	b904      	cbnz	r4, 80098ca <__kernel_rem_pio2f+0x5a6>
 80098c8:	4603      	mov	r3, r0
 80098ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098cc:	4601      	mov	r1, r0
 80098ce:	9836      	ldr	r0, [sp, #216]	; 0xd8
 80098d0:	6013      	str	r3, [r2, #0]
 80098d2:	f7fe f83f 	bl	8007954 <__aeabi_fsub>
 80098d6:	f1b8 0f00 	cmp.w	r8, #0
 80098da:	dd08      	ble.n	80098ee <__kernel_rem_pio2f+0x5ca>
 80098dc:	ad36      	add	r5, sp, #216	; 0xd8
 80098de:	eb05 0888 	add.w	r8, r5, r8, lsl #2
 80098e2:	f855 1f04 	ldr.w	r1, [r5, #4]!
 80098e6:	f7fe f837 	bl	8007958 <__addsf3>
 80098ea:	4545      	cmp	r5, r8
 80098ec:	d1f9      	bne.n	80098e2 <__kernel_rem_pio2f+0x5be>
 80098ee:	b10c      	cbz	r4, 80098f4 <__kernel_rem_pio2f+0x5d0>
 80098f0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80098f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098f6:	6058      	str	r0, [r3, #4]
 80098f8:	e77d      	b.n	80097f6 <__kernel_rem_pio2f+0x4d2>
 80098fa:	f1b8 0f00 	cmp.w	r8, #0
 80098fe:	db39      	blt.n	8009974 <__kernel_rem_pio2f+0x650>
 8009900:	f108 0501 	add.w	r5, r8, #1
 8009904:	ae36      	add	r6, sp, #216	; 0xd8
 8009906:	2000      	movs	r0, #0
 8009908:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 800990c:	f855 1d04 	ldr.w	r1, [r5, #-4]!
 8009910:	f7fe f822 	bl	8007958 <__addsf3>
 8009914:	42b5      	cmp	r5, r6
 8009916:	d1f9      	bne.n	800990c <__kernel_rem_pio2f+0x5e8>
 8009918:	b10c      	cbz	r4, 800991e <__kernel_rem_pio2f+0x5fa>
 800991a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800991e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8009920:	6020      	str	r0, [r4, #0]
 8009922:	e768      	b.n	80097f6 <__kernel_rem_pio2f+0x4d2>
 8009924:	2400      	movs	r4, #0
 8009926:	e713      	b.n	8009750 <__kernel_rem_pio2f+0x42c>
 8009928:	a90e      	add	r1, sp, #56	; 0x38
 800992a:	9a07      	ldr	r2, [sp, #28]
 800992c:	9502      	str	r5, [sp, #8]
 800992e:	4654      	mov	r4, sl
 8009930:	f851 3020 	ldr.w	r3, [r1, r0, lsl #2]
 8009934:	3a08      	subs	r2, #8
 8009936:	9207      	str	r2, [sp, #28]
 8009938:	b9d3      	cbnz	r3, 8009970 <__kernel_rem_pio2f+0x64c>
 800993a:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 800993e:	4680      	mov	r8, r0
 8009940:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009944:	f108 38ff 	add.w	r8, r8, #4294967295
 8009948:	3a08      	subs	r2, #8
 800994a:	2900      	cmp	r1, #0
 800994c:	d0f8      	beq.n	8009940 <__kernel_rem_pio2f+0x61c>
 800994e:	9207      	str	r2, [sp, #28]
 8009950:	e6ad      	b.n	80096ae <__kernel_rem_pio2f+0x38a>
 8009952:	2301      	movs	r3, #1
 8009954:	e611      	b.n	800957a <__kernel_rem_pio2f+0x256>
 8009956:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009958:	009c      	lsls	r4, r3, #2
 800995a:	9402      	str	r4, [sp, #8]
 800995c:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8009960:	e543      	b.n	80093ea <__kernel_rem_pio2f+0xc6>
 8009962:	4628      	mov	r0, r5
 8009964:	f7fe fac6 	bl	8007ef4 <__aeabi_f2iz>
 8009968:	aa0e      	add	r2, sp, #56	; 0x38
 800996a:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 800996e:	e69e      	b.n	80096ae <__kernel_rem_pio2f+0x38a>
 8009970:	4680      	mov	r8, r0
 8009972:	e69c      	b.n	80096ae <__kernel_rem_pio2f+0x38a>
 8009974:	2000      	movs	r0, #0
 8009976:	e7cf      	b.n	8009918 <__kernel_rem_pio2f+0x5f4>
 8009978:	0800ac20 	.word	0x0800ac20

0800997c <__kernel_sinf>:
 800997c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009980:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009984:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8009988:	4604      	mov	r4, r0
 800998a:	460f      	mov	r7, r1
 800998c:	4690      	mov	r8, r2
 800998e:	da03      	bge.n	8009998 <__kernel_sinf+0x1c>
 8009990:	f7fe fab0 	bl	8007ef4 <__aeabi_f2iz>
 8009994:	2800      	cmp	r0, #0
 8009996:	d059      	beq.n	8009a4c <__kernel_sinf+0xd0>
 8009998:	4621      	mov	r1, r4
 800999a:	4620      	mov	r0, r4
 800999c:	f7fe f8e4 	bl	8007b68 <__aeabi_fmul>
 80099a0:	4621      	mov	r1, r4
 80099a2:	4605      	mov	r5, r0
 80099a4:	f7fe f8e0 	bl	8007b68 <__aeabi_fmul>
 80099a8:	f64c 11d3 	movw	r1, #51667	; 0xc9d3
 80099ac:	f6c2 712e 	movt	r1, #12078	; 0x2f2e
 80099b0:	4606      	mov	r6, r0
 80099b2:	4628      	mov	r0, r5
 80099b4:	f7fe f8d8 	bl	8007b68 <__aeabi_fmul>
 80099b8:	f642 7134 	movw	r1, #12084	; 0x2f34
 80099bc:	f2c3 21d7 	movt	r1, #13015	; 0x32d7
 80099c0:	f7fd ffc8 	bl	8007954 <__aeabi_fsub>
 80099c4:	4629      	mov	r1, r5
 80099c6:	f7fe f8cf 	bl	8007b68 <__aeabi_fmul>
 80099ca:	f64e 711b 	movw	r1, #61211	; 0xef1b
 80099ce:	f2c3 6138 	movt	r1, #13880	; 0x3638
 80099d2:	f7fd ffc1 	bl	8007958 <__addsf3>
 80099d6:	4629      	mov	r1, r5
 80099d8:	f7fe f8c6 	bl	8007b68 <__aeabi_fmul>
 80099dc:	f640 5101 	movw	r1, #3329	; 0xd01
 80099e0:	f6c3 1150 	movt	r1, #14672	; 0x3950
 80099e4:	f7fd ffb6 	bl	8007954 <__aeabi_fsub>
 80099e8:	4629      	mov	r1, r5
 80099ea:	f7fe f8bd 	bl	8007b68 <__aeabi_fmul>
 80099ee:	f648 0189 	movw	r1, #34953	; 0x8889
 80099f2:	f6c3 4108 	movt	r1, #15368	; 0x3c08
 80099f6:	f7fd ffaf 	bl	8007958 <__addsf3>
 80099fa:	4681      	mov	r9, r0
 80099fc:	f1b8 0f00 	cmp.w	r8, #0
 8009a00:	d027      	beq.n	8009a52 <__kernel_sinf+0xd6>
 8009a02:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009a06:	4638      	mov	r0, r7
 8009a08:	f7fe f8ae 	bl	8007b68 <__aeabi_fmul>
 8009a0c:	4649      	mov	r1, r9
 8009a0e:	4680      	mov	r8, r0
 8009a10:	4630      	mov	r0, r6
 8009a12:	f7fe f8a9 	bl	8007b68 <__aeabi_fmul>
 8009a16:	4601      	mov	r1, r0
 8009a18:	4640      	mov	r0, r8
 8009a1a:	f7fd ff9b 	bl	8007954 <__aeabi_fsub>
 8009a1e:	4629      	mov	r1, r5
 8009a20:	f7fe f8a2 	bl	8007b68 <__aeabi_fmul>
 8009a24:	4639      	mov	r1, r7
 8009a26:	f7fd ff95 	bl	8007954 <__aeabi_fsub>
 8009a2a:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8009a2e:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8009a32:	4605      	mov	r5, r0
 8009a34:	4630      	mov	r0, r6
 8009a36:	f7fe f897 	bl	8007b68 <__aeabi_fmul>
 8009a3a:	4601      	mov	r1, r0
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	f7fd ff8b 	bl	8007958 <__addsf3>
 8009a42:	4601      	mov	r1, r0
 8009a44:	4620      	mov	r0, r4
 8009a46:	f7fd ff85 	bl	8007954 <__aeabi_fsub>
 8009a4a:	4604      	mov	r4, r0
 8009a4c:	4620      	mov	r0, r4
 8009a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a52:	4601      	mov	r1, r0
 8009a54:	4628      	mov	r0, r5
 8009a56:	f7fe f887 	bl	8007b68 <__aeabi_fmul>
 8009a5a:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8009a5e:	f6c3 612a 	movt	r1, #15914	; 0x3e2a
 8009a62:	f7fd ff77 	bl	8007954 <__aeabi_fsub>
 8009a66:	4631      	mov	r1, r6
 8009a68:	f7fe f87e 	bl	8007b68 <__aeabi_fmul>
 8009a6c:	4601      	mov	r1, r0
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f7fd ff72 	bl	8007958 <__addsf3>
 8009a74:	4604      	mov	r4, r0
 8009a76:	4620      	mov	r0, r4
 8009a78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a7c:	0000      	movs	r0, r0
	...

08009a80 <atan>:
 8009a80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a84:	4689      	mov	r9, r1
 8009a86:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009a8a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8009a8e:	f2c4 410f 	movt	r1, #17423	; 0x440f
 8009a92:	4680      	mov	r8, r0
 8009a94:	428c      	cmp	r4, r1
 8009a96:	464a      	mov	r2, r9
 8009a98:	46ca      	mov	sl, r9
 8009a9a:	dd1f      	ble.n	8009adc <atan+0x5c>
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8009aa2:	429c      	cmp	r4, r3
 8009aa4:	f300 80c0 	bgt.w	8009c28 <atan+0x1a8>
 8009aa8:	bf14      	ite	ne
 8009aaa:	2300      	movne	r3, #0
 8009aac:	2301      	moveq	r3, #1
 8009aae:	2800      	cmp	r0, #0
 8009ab0:	bf0c      	ite	eq
 8009ab2:	2100      	moveq	r1, #0
 8009ab4:	f003 0101 	andne.w	r1, r3, #1
 8009ab8:	2900      	cmp	r1, #0
 8009aba:	f040 80b5 	bne.w	8009c28 <atan+0x1a8>
 8009abe:	f242 19fb 	movw	r9, #8699	; 0x21fb
 8009ac2:	f642 5818 	movw	r8, #11544	; 0x2d18
 8009ac6:	464b      	mov	r3, r9
 8009ac8:	f6cb 79f9 	movt	r9, #49145	; 0xbff9
 8009acc:	f6c3 73f9 	movt	r3, #16377	; 0x3ff9
 8009ad0:	f2c5 4844 	movt	r8, #21572	; 0x5444
 8009ad4:	2a00      	cmp	r2, #0
 8009ad6:	bfc8      	it	gt
 8009ad8:	4699      	movgt	r9, r3
 8009ada:	e0ad      	b.n	8009c38 <atan+0x1b8>
 8009adc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009ae0:	f6c3 73db 	movt	r3, #16347	; 0x3fdb
 8009ae4:	429c      	cmp	r4, r3
 8009ae6:	f300 80ba 	bgt.w	8009c5e <atan+0x1de>
 8009aea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009aee:	f6c3 631f 	movt	r3, #15903	; 0x3e1f
 8009af2:	429c      	cmp	r4, r3
 8009af4:	f340 80a4 	ble.w	8009c40 <atan+0x1c0>
 8009af8:	f04f 3bff 	mov.w	fp, #4294967295
 8009afc:	4642      	mov	r2, r8
 8009afe:	464b      	mov	r3, r9
 8009b00:	4640      	mov	r0, r8
 8009b02:	4649      	mov	r1, r9
 8009b04:	f000 fb7a 	bl	800a1fc <__aeabi_dmul>
 8009b08:	4602      	mov	r2, r0
 8009b0a:	460b      	mov	r3, r1
 8009b0c:	4606      	mov	r6, r0
 8009b0e:	460f      	mov	r7, r1
 8009b10:	f000 fb74 	bl	800a1fc <__aeabi_dmul>
 8009b14:	a38e      	add	r3, pc, #568	; (adr r3, 8009d50 <atan+0x2d0>)
 8009b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	460d      	mov	r5, r1
 8009b1e:	f000 fb6d 	bl	800a1fc <__aeabi_dmul>
 8009b22:	a38d      	add	r3, pc, #564	; (adr r3, 8009d58 <atan+0x2d8>)
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f7fd fce6 	bl	80074f8 <__adddf3>
 8009b2c:	4622      	mov	r2, r4
 8009b2e:	462b      	mov	r3, r5
 8009b30:	f000 fb64 	bl	800a1fc <__aeabi_dmul>
 8009b34:	a38a      	add	r3, pc, #552	; (adr r3, 8009d60 <atan+0x2e0>)
 8009b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3a:	f7fd fcdd 	bl	80074f8 <__adddf3>
 8009b3e:	4622      	mov	r2, r4
 8009b40:	462b      	mov	r3, r5
 8009b42:	f000 fb5b 	bl	800a1fc <__aeabi_dmul>
 8009b46:	a388      	add	r3, pc, #544	; (adr r3, 8009d68 <atan+0x2e8>)
 8009b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4c:	f7fd fcd4 	bl	80074f8 <__adddf3>
 8009b50:	4622      	mov	r2, r4
 8009b52:	462b      	mov	r3, r5
 8009b54:	f000 fb52 	bl	800a1fc <__aeabi_dmul>
 8009b58:	a385      	add	r3, pc, #532	; (adr r3, 8009d70 <atan+0x2f0>)
 8009b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5e:	f7fd fccb 	bl	80074f8 <__adddf3>
 8009b62:	4622      	mov	r2, r4
 8009b64:	462b      	mov	r3, r5
 8009b66:	f000 fb49 	bl	800a1fc <__aeabi_dmul>
 8009b6a:	a383      	add	r3, pc, #524	; (adr r3, 8009d78 <atan+0x2f8>)
 8009b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b70:	f7fd fcc2 	bl	80074f8 <__adddf3>
 8009b74:	4632      	mov	r2, r6
 8009b76:	463b      	mov	r3, r7
 8009b78:	f000 fb40 	bl	800a1fc <__aeabi_dmul>
 8009b7c:	a380      	add	r3, pc, #512	; (adr r3, 8009d80 <atan+0x300>)
 8009b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b82:	4606      	mov	r6, r0
 8009b84:	460f      	mov	r7, r1
 8009b86:	4620      	mov	r0, r4
 8009b88:	4629      	mov	r1, r5
 8009b8a:	f000 fb37 	bl	800a1fc <__aeabi_dmul>
 8009b8e:	a37e      	add	r3, pc, #504	; (adr r3, 8009d88 <atan+0x308>)
 8009b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b94:	f7fd fcae 	bl	80074f4 <__aeabi_dsub>
 8009b98:	4622      	mov	r2, r4
 8009b9a:	462b      	mov	r3, r5
 8009b9c:	f000 fb2e 	bl	800a1fc <__aeabi_dmul>
 8009ba0:	a37b      	add	r3, pc, #492	; (adr r3, 8009d90 <atan+0x310>)
 8009ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba6:	f7fd fca5 	bl	80074f4 <__aeabi_dsub>
 8009baa:	4622      	mov	r2, r4
 8009bac:	462b      	mov	r3, r5
 8009bae:	f000 fb25 	bl	800a1fc <__aeabi_dmul>
 8009bb2:	a379      	add	r3, pc, #484	; (adr r3, 8009d98 <atan+0x318>)
 8009bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb8:	f7fd fc9c 	bl	80074f4 <__aeabi_dsub>
 8009bbc:	4622      	mov	r2, r4
 8009bbe:	462b      	mov	r3, r5
 8009bc0:	f000 fb1c 	bl	800a1fc <__aeabi_dmul>
 8009bc4:	a376      	add	r3, pc, #472	; (adr r3, 8009da0 <atan+0x320>)
 8009bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bca:	f7fd fc93 	bl	80074f4 <__aeabi_dsub>
 8009bce:	4622      	mov	r2, r4
 8009bd0:	462b      	mov	r3, r5
 8009bd2:	f000 fb13 	bl	800a1fc <__aeabi_dmul>
 8009bd6:	f1bb 3fff 	cmp.w	fp, #4294967295
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	d063      	beq.n	8009ca8 <atan+0x228>
 8009be0:	f64a 4450 	movw	r4, #44112	; 0xac50
 8009be4:	4630      	mov	r0, r6
 8009be6:	f6c0 0400 	movt	r4, #2048	; 0x800
 8009bea:	4639      	mov	r1, r7
 8009bec:	eb04 0bcb 	add.w	fp, r4, fp, lsl #3
 8009bf0:	f7fd fc82 	bl	80074f8 <__adddf3>
 8009bf4:	464b      	mov	r3, r9
 8009bf6:	4642      	mov	r2, r8
 8009bf8:	f000 fb00 	bl	800a1fc <__aeabi_dmul>
 8009bfc:	e9db 2308 	ldrd	r2, r3, [fp, #32]
 8009c00:	f7fd fc78 	bl	80074f4 <__aeabi_dsub>
 8009c04:	464b      	mov	r3, r9
 8009c06:	4642      	mov	r2, r8
 8009c08:	f7fd fc74 	bl	80074f4 <__aeabi_dsub>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	e9db 0100 	ldrd	r0, r1, [fp]
 8009c14:	f7fd fc6e 	bl	80074f4 <__aeabi_dsub>
 8009c18:	f1ba 0f00 	cmp.w	sl, #0
 8009c1c:	4680      	mov	r8, r0
 8009c1e:	bfb4      	ite	lt
 8009c20:	f101 4900 	addlt.w	r9, r1, #2147483648	; 0x80000000
 8009c24:	4689      	movge	r9, r1
 8009c26:	e007      	b.n	8009c38 <atan+0x1b8>
 8009c28:	4640      	mov	r0, r8
 8009c2a:	4642      	mov	r2, r8
 8009c2c:	4649      	mov	r1, r9
 8009c2e:	464b      	mov	r3, r9
 8009c30:	f7fd fc62 	bl	80074f8 <__adddf3>
 8009c34:	4680      	mov	r8, r0
 8009c36:	4689      	mov	r9, r1
 8009c38:	4640      	mov	r0, r8
 8009c3a:	4649      	mov	r1, r9
 8009c3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c40:	a359      	add	r3, pc, #356	; (adr r3, 8009da8 <atan+0x328>)
 8009c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c46:	4649      	mov	r1, r9
 8009c48:	f7fd fc56 	bl	80074f8 <__adddf3>
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	2200      	movs	r2, #0
 8009c50:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8009c54:	f000 fd62 	bl	800a71c <__aeabi_dcmpgt>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d1ed      	bne.n	8009c38 <atan+0x1b8>
 8009c5c:	e74c      	b.n	8009af8 <atan+0x78>
 8009c5e:	4649      	mov	r1, r9
 8009c60:	f000 f8a6 	bl	8009db0 <fabs>
 8009c64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009c68:	f6c3 73f2 	movt	r3, #16370	; 0x3ff2
 8009c6c:	429c      	cmp	r4, r3
 8009c6e:	4606      	mov	r6, r0
 8009c70:	460f      	mov	r7, r1
 8009c72:	dc2a      	bgt.n	8009cca <atan+0x24a>
 8009c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009c78:	f6c3 73e5 	movt	r3, #16357	; 0x3fe5
 8009c7c:	429c      	cmp	r4, r3
 8009c7e:	dc58      	bgt.n	8009d32 <atan+0x2b2>
 8009c80:	4602      	mov	r2, r0
 8009c82:	460b      	mov	r3, r1
 8009c84:	f7fd fc38 	bl	80074f8 <__adddf3>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8009c90:	f7fd fc30 	bl	80074f4 <__aeabi_dsub>
 8009c94:	f04f 0b00 	mov.w	fp, #0
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	460d      	mov	r5, r1
 8009ca2:	4630      	mov	r0, r6
 8009ca4:	4639      	mov	r1, r7
 8009ca6:	e02c      	b.n	8009d02 <atan+0x282>
 8009ca8:	4630      	mov	r0, r6
 8009caa:	4639      	mov	r1, r7
 8009cac:	f7fd fc24 	bl	80074f8 <__adddf3>
 8009cb0:	4642      	mov	r2, r8
 8009cb2:	464b      	mov	r3, r9
 8009cb4:	f000 faa2 	bl	800a1fc <__aeabi_dmul>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	4640      	mov	r0, r8
 8009cbe:	4649      	mov	r1, r9
 8009cc0:	f7fd fc18 	bl	80074f4 <__aeabi_dsub>
 8009cc4:	4680      	mov	r8, r0
 8009cc6:	4689      	mov	r9, r1
 8009cc8:	e7b6      	b.n	8009c38 <atan+0x1b8>
 8009cca:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8009cce:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009cd2:	429c      	cmp	r4, r3
 8009cd4:	dc20      	bgt.n	8009d18 <atan+0x298>
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8009cde:	f04f 0b02 	mov.w	fp, #2
 8009ce2:	f7fd fc07 	bl	80074f4 <__aeabi_dsub>
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8009cee:	4604      	mov	r4, r0
 8009cf0:	460d      	mov	r5, r1
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	4639      	mov	r1, r7
 8009cf6:	f000 fa81 	bl	800a1fc <__aeabi_dmul>
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8009d02:	f7fd fbf9 	bl	80074f8 <__adddf3>
 8009d06:	4602      	mov	r2, r0
 8009d08:	460b      	mov	r3, r1
 8009d0a:	4620      	mov	r0, r4
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	f000 fb9f 	bl	800a450 <__aeabi_ddiv>
 8009d12:	4680      	mov	r8, r0
 8009d14:	4689      	mov	r9, r1
 8009d16:	e6f1      	b.n	8009afc <atan+0x7c>
 8009d18:	2100      	movs	r1, #0
 8009d1a:	2000      	movs	r0, #0
 8009d1c:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 8009d20:	4632      	mov	r2, r6
 8009d22:	463b      	mov	r3, r7
 8009d24:	f04f 0b03 	mov.w	fp, #3
 8009d28:	f000 fb92 	bl	800a450 <__aeabi_ddiv>
 8009d2c:	4680      	mov	r8, r0
 8009d2e:	4689      	mov	r9, r1
 8009d30:	e6e4      	b.n	8009afc <atan+0x7c>
 8009d32:	2300      	movs	r3, #0
 8009d34:	2200      	movs	r2, #0
 8009d36:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8009d3a:	f04f 0b01 	mov.w	fp, #1
 8009d3e:	f7fd fbd9 	bl	80074f4 <__aeabi_dsub>
 8009d42:	4604      	mov	r4, r0
 8009d44:	460d      	mov	r5, r1
 8009d46:	4630      	mov	r0, r6
 8009d48:	4639      	mov	r1, r7
 8009d4a:	e7d6      	b.n	8009cfa <atan+0x27a>
 8009d4c:	f3af 8000 	nop.w
 8009d50:	e322da11 	.word	0xe322da11
 8009d54:	3f90ad3a 	.word	0x3f90ad3a
 8009d58:	24760deb 	.word	0x24760deb
 8009d5c:	3fa97b4b 	.word	0x3fa97b4b
 8009d60:	a0d03d51 	.word	0xa0d03d51
 8009d64:	3fb10d66 	.word	0x3fb10d66
 8009d68:	c54c206e 	.word	0xc54c206e
 8009d6c:	3fb745cd 	.word	0x3fb745cd
 8009d70:	920083ff 	.word	0x920083ff
 8009d74:	3fc24924 	.word	0x3fc24924
 8009d78:	5555550d 	.word	0x5555550d
 8009d7c:	3fd55555 	.word	0x3fd55555
 8009d80:	2c6a6c2f 	.word	0x2c6a6c2f
 8009d84:	bfa2b444 	.word	0xbfa2b444
 8009d88:	52defd9a 	.word	0x52defd9a
 8009d8c:	3fadde2d 	.word	0x3fadde2d
 8009d90:	af749a6d 	.word	0xaf749a6d
 8009d94:	3fb3b0f2 	.word	0x3fb3b0f2
 8009d98:	fe231671 	.word	0xfe231671
 8009d9c:	3fbc71c6 	.word	0x3fbc71c6
 8009da0:	9998ebc4 	.word	0x9998ebc4
 8009da4:	3fc99999 	.word	0x3fc99999
 8009da8:	8800759c 	.word	0x8800759c
 8009dac:	7e37e43c 	.word	0x7e37e43c

08009db0 <fabs>:
 8009db0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop

08009db8 <__fpclassifyd>:
 8009db8:	ea50 0201 	orrs.w	r2, r0, r1
 8009dbc:	d101      	bne.n	8009dc2 <__fpclassifyd+0xa>
 8009dbe:	2002      	movs	r0, #2
 8009dc0:	4770      	bx	lr
 8009dc2:	f1d0 0201 	rsbs	r2, r0, #1
 8009dc6:	bf38      	it	cc
 8009dc8:	2200      	movcc	r2, #0
 8009dca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8009dce:	bf08      	it	eq
 8009dd0:	2800      	cmpeq	r0, #0
 8009dd2:	d0f4      	beq.n	8009dbe <__fpclassifyd+0x6>
 8009dd4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009dd8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009ddc:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 8009de0:	f6c7 71df 	movt	r1, #32735	; 0x7fdf
 8009de4:	4288      	cmp	r0, r1
 8009de6:	d801      	bhi.n	8009dec <__fpclassifyd+0x34>
 8009de8:	2004      	movs	r0, #4
 8009dea:	4770      	bx	lr
 8009dec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009df0:	d201      	bcs.n	8009df6 <__fpclassifyd+0x3e>
 8009df2:	2003      	movs	r0, #3
 8009df4:	4770      	bx	lr
 8009df6:	2000      	movs	r0, #0
 8009df8:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 8009dfc:	4283      	cmp	r3, r0
 8009dfe:	bf14      	ite	ne
 8009e00:	2000      	movne	r0, #0
 8009e02:	f002 0001 	andeq.w	r0, r2, #1
 8009e06:	4770      	bx	lr

08009e08 <matherr>:
 8009e08:	2000      	movs	r0, #0
 8009e0a:	4770      	bx	lr

08009e0c <nan>:
 8009e0c:	2100      	movs	r1, #0
 8009e0e:	2000      	movs	r0, #0
 8009e10:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8009e14:	4770      	bx	lr
 8009e16:	bf00      	nop

08009e18 <atanf>:
 8009e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e1c:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8009e20:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8009e24:	4604      	mov	r4, r0
 8009e26:	4606      	mov	r6, r0
 8009e28:	db0e      	blt.n	8009e48 <atanf+0x30>
 8009e2a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009e2e:	f300 80a4 	bgt.w	8009f7a <atanf+0x162>
 8009e32:	2800      	cmp	r0, #0
 8009e34:	f640 74db 	movw	r4, #4059	; 0xfdb
 8009e38:	bfc8      	it	gt
 8009e3a:	f6c3 74c9 	movtgt	r4, #16329	; 0x3fc9
 8009e3e:	f340 80cf 	ble.w	8009fe0 <atanf+0x1c8>
 8009e42:	4620      	mov	r0, r4
 8009e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e4c:	f6c3 63df 	movt	r3, #16095	; 0x3edf
 8009e50:	429d      	cmp	r5, r3
 8009e52:	f300 80a9 	bgt.w	8009fa8 <atanf+0x190>
 8009e56:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8009e5a:	f2c0 8095 	blt.w	8009f88 <atanf+0x170>
 8009e5e:	f04f 37ff 	mov.w	r7, #4294967295
 8009e62:	4621      	mov	r1, r4
 8009e64:	4620      	mov	r0, r4
 8009e66:	f7fd fe7f 	bl	8007b68 <__aeabi_fmul>
 8009e6a:	4601      	mov	r1, r0
 8009e6c:	4680      	mov	r8, r0
 8009e6e:	f7fd fe7b 	bl	8007b68 <__aeabi_fmul>
 8009e72:	f646 11d7 	movw	r1, #27095	; 0x69d7
 8009e76:	f6c3 4185 	movt	r1, #15493	; 0x3c85
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	f7fd fe74 	bl	8007b68 <__aeabi_fmul>
 8009e80:	f64d 2159 	movw	r1, #55897	; 0xda59
 8009e84:	f6c3 514b 	movt	r1, #15691	; 0x3d4b
 8009e88:	f7fd fd66 	bl	8007958 <__addsf3>
 8009e8c:	4629      	mov	r1, r5
 8009e8e:	f7fd fe6b 	bl	8007b68 <__aeabi_fmul>
 8009e92:	f646 3135 	movw	r1, #27445	; 0x6b35
 8009e96:	f6c3 5188 	movt	r1, #15752	; 0x3d88
 8009e9a:	f7fd fd5d 	bl	8007958 <__addsf3>
 8009e9e:	4629      	mov	r1, r5
 8009ea0:	f7fd fe62 	bl	8007b68 <__aeabi_fmul>
 8009ea4:	f642 616e 	movw	r1, #11886	; 0x2e6e
 8009ea8:	f6c3 51ba 	movt	r1, #15802	; 0x3dba
 8009eac:	f7fd fd54 	bl	8007958 <__addsf3>
 8009eb0:	4629      	mov	r1, r5
 8009eb2:	f7fd fe59 	bl	8007b68 <__aeabi_fmul>
 8009eb6:	f644 1125 	movw	r1, #18725	; 0x4925
 8009eba:	f6c3 6112 	movt	r1, #15890	; 0x3e12
 8009ebe:	f7fd fd4b 	bl	8007958 <__addsf3>
 8009ec2:	4629      	mov	r1, r5
 8009ec4:	f7fd fe50 	bl	8007b68 <__aeabi_fmul>
 8009ec8:	f64a 21ab 	movw	r1, #43691	; 0xaaab
 8009ecc:	f6c3 61aa 	movt	r1, #16042	; 0x3eaa
 8009ed0:	f7fd fd42 	bl	8007958 <__addsf3>
 8009ed4:	4641      	mov	r1, r8
 8009ed6:	f7fd fe47 	bl	8007b68 <__aeabi_fmul>
 8009eda:	f24a 2121 	movw	r1, #41505	; 0xa221
 8009ede:	f6cb 5115 	movt	r1, #48405	; 0xbd15
 8009ee2:	4680      	mov	r8, r0
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	f7fd fe3f 	bl	8007b68 <__aeabi_fmul>
 8009eea:	f24f 116b 	movw	r1, #61803	; 0xf16b
 8009eee:	f6c3 516e 	movt	r1, #15726	; 0x3d6e
 8009ef2:	f7fd fd2f 	bl	8007954 <__aeabi_fsub>
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	f7fd fe36 	bl	8007b68 <__aeabi_fmul>
 8009efc:	f248 7195 	movw	r1, #34709	; 0x8795
 8009f00:	f6c3 519d 	movt	r1, #15773	; 0x3d9d
 8009f04:	f7fd fd26 	bl	8007954 <__aeabi_fsub>
 8009f08:	4629      	mov	r1, r5
 8009f0a:	f7fd fe2d 	bl	8007b68 <__aeabi_fmul>
 8009f0e:	f648 6138 	movw	r1, #36408	; 0x8e38
 8009f12:	f6c3 51e3 	movt	r1, #15843	; 0x3de3
 8009f16:	f7fd fd1d 	bl	8007954 <__aeabi_fsub>
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	f7fd fe24 	bl	8007b68 <__aeabi_fmul>
 8009f20:	f64c 41cd 	movw	r1, #52429	; 0xcccd
 8009f24:	f6c3 614c 	movt	r1, #15948	; 0x3e4c
 8009f28:	f7fd fd14 	bl	8007954 <__aeabi_fsub>
 8009f2c:	4629      	mov	r1, r5
 8009f2e:	f7fd fe1b 	bl	8007b68 <__aeabi_fmul>
 8009f32:	1c7b      	adds	r3, r7, #1
 8009f34:	4601      	mov	r1, r0
 8009f36:	d056      	beq.n	8009fe6 <atanf+0x1ce>
 8009f38:	f64a 4590 	movw	r5, #44176	; 0xac90
 8009f3c:	4640      	mov	r0, r8
 8009f3e:	f7fd fd0b 	bl	8007958 <__addsf3>
 8009f42:	f6c0 0500 	movt	r5, #2048	; 0x800
 8009f46:	4621      	mov	r1, r4
 8009f48:	f7fd fe0e 	bl	8007b68 <__aeabi_fmul>
 8009f4c:	eb05 0387 	add.w	r3, r5, r7, lsl #2
 8009f50:	6919      	ldr	r1, [r3, #16]
 8009f52:	f7fd fcff 	bl	8007954 <__aeabi_fsub>
 8009f56:	4621      	mov	r1, r4
 8009f58:	f7fd fcfc 	bl	8007954 <__aeabi_fsub>
 8009f5c:	4601      	mov	r1, r0
 8009f5e:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
 8009f62:	f7fd fcf7 	bl	8007954 <__aeabi_fsub>
 8009f66:	2e00      	cmp	r6, #0
 8009f68:	bfb8      	it	lt
 8009f6a:	f100 4400 	addlt.w	r4, r0, #2147483648	; 0x80000000
 8009f6e:	f6ff af68 	blt.w	8009e42 <atanf+0x2a>
 8009f72:	4604      	mov	r4, r0
 8009f74:	4620      	mov	r0, r4
 8009f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f7a:	4601      	mov	r1, r0
 8009f7c:	f7fd fcec 	bl	8007958 <__addsf3>
 8009f80:	4604      	mov	r4, r0
 8009f82:	4620      	mov	r0, r4
 8009f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f88:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 8009f8c:	f2c7 1149 	movt	r1, #29001	; 0x7149
 8009f90:	f7fd fce2 	bl	8007958 <__addsf3>
 8009f94:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009f98:	f7fd ffa2 	bl	8007ee0 <__aeabi_fcmpgt>
 8009f9c:	2800      	cmp	r0, #0
 8009f9e:	f43f af5e 	beq.w	8009e5e <atanf+0x46>
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fa8:	f000 f854 	bl	800a054 <fabsf>
 8009fac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009fb0:	f6c3 7397 	movt	r3, #16279	; 0x3f97
 8009fb4:	429d      	cmp	r5, r3
 8009fb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009fba:	4604      	mov	r4, r0
 8009fbc:	dc1f      	bgt.n	8009ffe <atanf+0x1e6>
 8009fbe:	f6c3 732f 	movt	r3, #16175	; 0x3f2f
 8009fc2:	429d      	cmp	r5, r3
 8009fc4:	dc3d      	bgt.n	800a042 <atanf+0x22a>
 8009fc6:	4601      	mov	r1, r0
 8009fc8:	2700      	movs	r7, #0
 8009fca:	f7fd fcc5 	bl	8007958 <__addsf3>
 8009fce:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009fd2:	f7fd fcbf 	bl	8007954 <__aeabi_fsub>
 8009fd6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009fda:	4605      	mov	r5, r0
 8009fdc:	4620      	mov	r0, r4
 8009fde:	e01f      	b.n	800a020 <atanf+0x208>
 8009fe0:	f6cb 74c9 	movt	r4, #49097	; 0xbfc9
 8009fe4:	e72d      	b.n	8009e42 <atanf+0x2a>
 8009fe6:	4640      	mov	r0, r8
 8009fe8:	f7fd fcb6 	bl	8007958 <__addsf3>
 8009fec:	4621      	mov	r1, r4
 8009fee:	f7fd fdbb 	bl	8007b68 <__aeabi_fmul>
 8009ff2:	4601      	mov	r1, r0
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	f7fd fcad 	bl	8007954 <__aeabi_fsub>
 8009ffa:	4604      	mov	r4, r0
 8009ffc:	e721      	b.n	8009e42 <atanf+0x2a>
 8009ffe:	f2c4 031b 	movt	r3, #16411	; 0x401b
 800a002:	429d      	cmp	r5, r3
 800a004:	dc14      	bgt.n	800a030 <atanf+0x218>
 800a006:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800a00a:	2702      	movs	r7, #2
 800a00c:	f7fd fca2 	bl	8007954 <__aeabi_fsub>
 800a010:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800a014:	4605      	mov	r5, r0
 800a016:	4620      	mov	r0, r4
 800a018:	f7fd fda6 	bl	8007b68 <__aeabi_fmul>
 800a01c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a020:	f7fd fc9a 	bl	8007958 <__addsf3>
 800a024:	4601      	mov	r1, r0
 800a026:	4628      	mov	r0, r5
 800a028:	f7fd fe52 	bl	8007cd0 <__aeabi_fdiv>
 800a02c:	4604      	mov	r4, r0
 800a02e:	e718      	b.n	8009e62 <atanf+0x4a>
 800a030:	2000      	movs	r0, #0
 800a032:	4621      	mov	r1, r4
 800a034:	f6cb 7080 	movt	r0, #49024	; 0xbf80
 800a038:	2703      	movs	r7, #3
 800a03a:	f7fd fe49 	bl	8007cd0 <__aeabi_fdiv>
 800a03e:	4604      	mov	r4, r0
 800a040:	e70f      	b.n	8009e62 <atanf+0x4a>
 800a042:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a046:	2701      	movs	r7, #1
 800a048:	f7fd fc84 	bl	8007954 <__aeabi_fsub>
 800a04c:	4605      	mov	r5, r0
 800a04e:	4620      	mov	r0, r4
 800a050:	e7e4      	b.n	800a01c <atanf+0x204>
 800a052:	bf00      	nop

0800a054 <fabsf>:
 800a054:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop

0800a05c <floorf>:
 800a05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800a062:	4601      	mov	r1, r0
 800a064:	4604      	mov	r4, r0
 800a066:	0df5      	lsrs	r5, r6, #23
 800a068:	3d7f      	subs	r5, #127	; 0x7f
 800a06a:	2d16      	cmp	r5, #22
 800a06c:	dc20      	bgt.n	800a0b0 <floorf+0x54>
 800a06e:	2d00      	cmp	r5, #0
 800a070:	4607      	mov	r7, r0
 800a072:	db25      	blt.n	800a0c0 <floorf+0x64>
 800a074:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a078:	f2c0 037f 	movt	r3, #127	; 0x7f
 800a07c:	fa43 f605 	asr.w	r6, r3, r5
 800a080:	4206      	tst	r6, r0
 800a082:	d013      	beq.n	800a0ac <floorf+0x50>
 800a084:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 800a088:	f2c7 1149 	movt	r1, #29001	; 0x7149
 800a08c:	f7fd fc64 	bl	8007958 <__addsf3>
 800a090:	2100      	movs	r1, #0
 800a092:	f7fd ff25 	bl	8007ee0 <__aeabi_fcmpgt>
 800a096:	b140      	cbz	r0, 800a0aa <floorf+0x4e>
 800a098:	2c00      	cmp	r4, #0
 800a09a:	bfbe      	ittt	lt
 800a09c:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800a0a0:	fa43 f505 	asrlt.w	r5, r3, r5
 800a0a4:	1967      	addlt	r7, r4, r5
 800a0a6:	ea27 0406 	bic.w	r4, r7, r6
 800a0aa:	4621      	mov	r1, r4
 800a0ac:	4608      	mov	r0, r1
 800a0ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0b0:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800a0b4:	d3fa      	bcc.n	800a0ac <floorf+0x50>
 800a0b6:	f7fd fc4f 	bl	8007958 <__addsf3>
 800a0ba:	4601      	mov	r1, r0
 800a0bc:	4608      	mov	r0, r1
 800a0be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0c0:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 800a0c4:	f2c7 1149 	movt	r1, #29001	; 0x7149
 800a0c8:	f7fd fc46 	bl	8007958 <__addsf3>
 800a0cc:	2100      	movs	r1, #0
 800a0ce:	f7fd ff07 	bl	8007ee0 <__aeabi_fcmpgt>
 800a0d2:	2800      	cmp	r0, #0
 800a0d4:	d0e9      	beq.n	800a0aa <floorf+0x4e>
 800a0d6:	2c00      	cmp	r4, #0
 800a0d8:	db01      	blt.n	800a0de <floorf+0x82>
 800a0da:	2400      	movs	r4, #0
 800a0dc:	e7e5      	b.n	800a0aa <floorf+0x4e>
 800a0de:	2300      	movs	r3, #0
 800a0e0:	f6cb 7380 	movt	r3, #49024	; 0xbf80
 800a0e4:	2e00      	cmp	r6, #0
 800a0e6:	bf18      	it	ne
 800a0e8:	461c      	movne	r4, r3
 800a0ea:	e7de      	b.n	800a0aa <floorf+0x4e>

0800a0ec <__fpclassifyf>:
 800a0ec:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
 800a0f0:	d101      	bne.n	800a0f6 <__fpclassifyf+0xa>
 800a0f2:	2002      	movs	r0, #2
 800a0f4:	4770      	bx	lr
 800a0f6:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800a0fa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800a0fe:	d201      	bcs.n	800a104 <__fpclassifyf+0x18>
 800a100:	2004      	movs	r0, #4
 800a102:	4770      	bx	lr
 800a104:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800a108:	1e42      	subs	r2, r0, #1
 800a10a:	f2c0 037f 	movt	r3, #127	; 0x7f
 800a10e:	429a      	cmp	r2, r3
 800a110:	d801      	bhi.n	800a116 <__fpclassifyf+0x2a>
 800a112:	2003      	movs	r0, #3
 800a114:	4770      	bx	lr
 800a116:	f1b0 43ff 	subs.w	r3, r0, #2139095040	; 0x7f800000
 800a11a:	4258      	negs	r0, r3
 800a11c:	4158      	adcs	r0, r3
 800a11e:	4770      	bx	lr

0800a120 <scalbnf>:
 800a120:	b538      	push	{r3, r4, r5, lr}
 800a122:	f030 4400 	bics.w	r4, r0, #2147483648	; 0x80000000
 800a126:	4603      	mov	r3, r0
 800a128:	4602      	mov	r2, r0
 800a12a:	460d      	mov	r5, r1
 800a12c:	d011      	beq.n	800a152 <scalbnf+0x32>
 800a12e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a132:	d210      	bcs.n	800a156 <scalbnf+0x36>
 800a134:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800a138:	d313      	bcc.n	800a162 <scalbnf+0x42>
 800a13a:	0de4      	lsrs	r4, r4, #23
 800a13c:	1964      	adds	r4, r4, r5
 800a13e:	2cfe      	cmp	r4, #254	; 0xfe
 800a140:	bfc8      	it	gt
 800a142:	4619      	movgt	r1, r3
 800a144:	dc33      	bgt.n	800a1ae <scalbnf+0x8e>
 800a146:	2c00      	cmp	r4, #0
 800a148:	dd1b      	ble.n	800a182 <scalbnf+0x62>
 800a14a:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800a14e:	ea42 53c4 	orr.w	r3, r2, r4, lsl #23
 800a152:	4618      	mov	r0, r3
 800a154:	bd38      	pop	{r3, r4, r5, pc}
 800a156:	4601      	mov	r1, r0
 800a158:	f7fd fbfe 	bl	8007958 <__addsf3>
 800a15c:	4603      	mov	r3, r0
 800a15e:	4618      	mov	r0, r3
 800a160:	bd38      	pop	{r3, r4, r5, pc}
 800a162:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800a166:	f7fd fcff 	bl	8007b68 <__aeabi_fmul>
 800a16a:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 800a16e:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 800a172:	4295      	cmp	r5, r2
 800a174:	4603      	mov	r3, r0
 800a176:	db12      	blt.n	800a19e <scalbnf+0x7e>
 800a178:	f3c0 54c7 	ubfx	r4, r0, #23, #8
 800a17c:	4602      	mov	r2, r0
 800a17e:	3c19      	subs	r4, #25
 800a180:	e7dc      	b.n	800a13c <scalbnf+0x1c>
 800a182:	f114 0f16 	cmn.w	r4, #22
 800a186:	da20      	bge.n	800a1ca <scalbnf+0xaa>
 800a188:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a18c:	4619      	mov	r1, r3
 800a18e:	4295      	cmp	r5, r2
 800a190:	dc0d      	bgt.n	800a1ae <scalbnf+0x8e>
 800a192:	f244 2060 	movw	r0, #16992	; 0x4260
 800a196:	f6c0 50a2 	movt	r0, #3490	; 0xda2
 800a19a:	f000 f823 	bl	800a1e4 <copysignf>
 800a19e:	f244 2160 	movw	r1, #16992	; 0x4260
 800a1a2:	f6c0 51a2 	movt	r1, #3490	; 0xda2
 800a1a6:	f7fd fcdf 	bl	8007b68 <__aeabi_fmul>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	e7d1      	b.n	800a152 <scalbnf+0x32>
 800a1ae:	f24f 20ca 	movw	r0, #62154	; 0xf2ca
 800a1b2:	f2c7 1049 	movt	r0, #29001	; 0x7149
 800a1b6:	f000 f815 	bl	800a1e4 <copysignf>
 800a1ba:	f24f 21ca 	movw	r1, #62154	; 0xf2ca
 800a1be:	f2c7 1149 	movt	r1, #29001	; 0x7149
 800a1c2:	f7fd fcd1 	bl	8007b68 <__aeabi_fmul>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	e7c3      	b.n	800a152 <scalbnf+0x32>
 800a1ca:	f104 0019 	add.w	r0, r4, #25
 800a1ce:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800a1d2:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800a1d6:	ea42 50c0 	orr.w	r0, r2, r0, lsl #23
 800a1da:	f7fd fcc5 	bl	8007b68 <__aeabi_fmul>
 800a1de:	4603      	mov	r3, r0
 800a1e0:	e7b7      	b.n	800a152 <scalbnf+0x32>
 800a1e2:	bf00      	nop

0800a1e4 <copysignf>:
 800a1e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a1e8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a1ec:	4308      	orrs	r0, r1
 800a1ee:	4770      	bx	lr

0800a1f0 <__errno>:
 800a1f0:	f240 034c 	movw	r3, #76	; 0x4c
 800a1f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1f8:	6818      	ldr	r0, [r3, #0]
 800a1fa:	4770      	bx	lr

0800a1fc <__aeabi_dmul>:
 800a1fc:	b570      	push	{r4, r5, r6, lr}
 800a1fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a202:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a206:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a20a:	bf1d      	ittte	ne
 800a20c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a210:	ea94 0f0c 	teqne	r4, ip
 800a214:	ea95 0f0c 	teqne	r5, ip
 800a218:	f000 f8de 	bleq	800a3d8 <__aeabi_dmul+0x1dc>
 800a21c:	442c      	add	r4, r5
 800a21e:	ea81 0603 	eor.w	r6, r1, r3
 800a222:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800a226:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800a22a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800a22e:	bf18      	it	ne
 800a230:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800a234:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a238:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a23c:	d038      	beq.n	800a2b0 <__aeabi_dmul+0xb4>
 800a23e:	fba0 ce02 	umull	ip, lr, r0, r2
 800a242:	f04f 0500 	mov.w	r5, #0
 800a246:	fbe1 e502 	umlal	lr, r5, r1, r2
 800a24a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800a24e:	fbe0 e503 	umlal	lr, r5, r0, r3
 800a252:	f04f 0600 	mov.w	r6, #0
 800a256:	fbe1 5603 	umlal	r5, r6, r1, r3
 800a25a:	f09c 0f00 	teq	ip, #0
 800a25e:	bf18      	it	ne
 800a260:	f04e 0e01 	orrne.w	lr, lr, #1
 800a264:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800a268:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800a26c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800a270:	d204      	bcs.n	800a27c <__aeabi_dmul+0x80>
 800a272:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800a276:	416d      	adcs	r5, r5
 800a278:	eb46 0606 	adc.w	r6, r6, r6
 800a27c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800a280:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800a284:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800a288:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800a28c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800a290:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a294:	bf88      	it	hi
 800a296:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a29a:	d81e      	bhi.n	800a2da <__aeabi_dmul+0xde>
 800a29c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800a2a0:	bf08      	it	eq
 800a2a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800a2a6:	f150 0000 	adcs.w	r0, r0, #0
 800a2aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a2ae:	bd70      	pop	{r4, r5, r6, pc}
 800a2b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800a2b4:	ea46 0101 	orr.w	r1, r6, r1
 800a2b8:	ea40 0002 	orr.w	r0, r0, r2
 800a2bc:	ea81 0103 	eor.w	r1, r1, r3
 800a2c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800a2c4:	bfc2      	ittt	gt
 800a2c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a2ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a2ce:	bd70      	popgt	{r4, r5, r6, pc}
 800a2d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a2d4:	f04f 0e00 	mov.w	lr, #0
 800a2d8:	3c01      	subs	r4, #1
 800a2da:	f300 80ab 	bgt.w	800a434 <__aeabi_dmul+0x238>
 800a2de:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800a2e2:	bfde      	ittt	le
 800a2e4:	2000      	movle	r0, #0
 800a2e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800a2ea:	bd70      	pople	{r4, r5, r6, pc}
 800a2ec:	f1c4 0400 	rsb	r4, r4, #0
 800a2f0:	3c20      	subs	r4, #32
 800a2f2:	da35      	bge.n	800a360 <__aeabi_dmul+0x164>
 800a2f4:	340c      	adds	r4, #12
 800a2f6:	dc1b      	bgt.n	800a330 <__aeabi_dmul+0x134>
 800a2f8:	f104 0414 	add.w	r4, r4, #20
 800a2fc:	f1c4 0520 	rsb	r5, r4, #32
 800a300:	fa00 f305 	lsl.w	r3, r0, r5
 800a304:	fa20 f004 	lsr.w	r0, r0, r4
 800a308:	fa01 f205 	lsl.w	r2, r1, r5
 800a30c:	ea40 0002 	orr.w	r0, r0, r2
 800a310:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800a314:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800a318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800a31c:	fa21 f604 	lsr.w	r6, r1, r4
 800a320:	eb42 0106 	adc.w	r1, r2, r6
 800a324:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a328:	bf08      	it	eq
 800a32a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a32e:	bd70      	pop	{r4, r5, r6, pc}
 800a330:	f1c4 040c 	rsb	r4, r4, #12
 800a334:	f1c4 0520 	rsb	r5, r4, #32
 800a338:	fa00 f304 	lsl.w	r3, r0, r4
 800a33c:	fa20 f005 	lsr.w	r0, r0, r5
 800a340:	fa01 f204 	lsl.w	r2, r1, r4
 800a344:	ea40 0002 	orr.w	r0, r0, r2
 800a348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a34c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800a350:	f141 0100 	adc.w	r1, r1, #0
 800a354:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a358:	bf08      	it	eq
 800a35a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a35e:	bd70      	pop	{r4, r5, r6, pc}
 800a360:	f1c4 0520 	rsb	r5, r4, #32
 800a364:	fa00 f205 	lsl.w	r2, r0, r5
 800a368:	ea4e 0e02 	orr.w	lr, lr, r2
 800a36c:	fa20 f304 	lsr.w	r3, r0, r4
 800a370:	fa01 f205 	lsl.w	r2, r1, r5
 800a374:	ea43 0302 	orr.w	r3, r3, r2
 800a378:	fa21 f004 	lsr.w	r0, r1, r4
 800a37c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a380:	fa21 f204 	lsr.w	r2, r1, r4
 800a384:	ea20 0002 	bic.w	r0, r0, r2
 800a388:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800a38c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800a390:	bf08      	it	eq
 800a392:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800a396:	bd70      	pop	{r4, r5, r6, pc}
 800a398:	f094 0f00 	teq	r4, #0
 800a39c:	d10f      	bne.n	800a3be <__aeabi_dmul+0x1c2>
 800a39e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800a3a2:	0040      	lsls	r0, r0, #1
 800a3a4:	eb41 0101 	adc.w	r1, r1, r1
 800a3a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a3ac:	bf08      	it	eq
 800a3ae:	3c01      	subeq	r4, #1
 800a3b0:	d0f7      	beq.n	800a3a2 <__aeabi_dmul+0x1a6>
 800a3b2:	ea41 0106 	orr.w	r1, r1, r6
 800a3b6:	f095 0f00 	teq	r5, #0
 800a3ba:	bf18      	it	ne
 800a3bc:	4770      	bxne	lr
 800a3be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800a3c2:	0052      	lsls	r2, r2, #1
 800a3c4:	eb43 0303 	adc.w	r3, r3, r3
 800a3c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800a3cc:	bf08      	it	eq
 800a3ce:	3d01      	subeq	r5, #1
 800a3d0:	d0f7      	beq.n	800a3c2 <__aeabi_dmul+0x1c6>
 800a3d2:	ea43 0306 	orr.w	r3, r3, r6
 800a3d6:	4770      	bx	lr
 800a3d8:	ea94 0f0c 	teq	r4, ip
 800a3dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a3e0:	bf18      	it	ne
 800a3e2:	ea95 0f0c 	teqne	r5, ip
 800a3e6:	d00c      	beq.n	800a402 <__aeabi_dmul+0x206>
 800a3e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a3ec:	bf18      	it	ne
 800a3ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a3f2:	d1d1      	bne.n	800a398 <__aeabi_dmul+0x19c>
 800a3f4:	ea81 0103 	eor.w	r1, r1, r3
 800a3f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a3fc:	f04f 0000 	mov.w	r0, #0
 800a400:	bd70      	pop	{r4, r5, r6, pc}
 800a402:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a406:	bf06      	itte	eq
 800a408:	4610      	moveq	r0, r2
 800a40a:	4619      	moveq	r1, r3
 800a40c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a410:	d019      	beq.n	800a446 <__aeabi_dmul+0x24a>
 800a412:	ea94 0f0c 	teq	r4, ip
 800a416:	d102      	bne.n	800a41e <__aeabi_dmul+0x222>
 800a418:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800a41c:	d113      	bne.n	800a446 <__aeabi_dmul+0x24a>
 800a41e:	ea95 0f0c 	teq	r5, ip
 800a422:	d105      	bne.n	800a430 <__aeabi_dmul+0x234>
 800a424:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800a428:	bf1c      	itt	ne
 800a42a:	4610      	movne	r0, r2
 800a42c:	4619      	movne	r1, r3
 800a42e:	d10a      	bne.n	800a446 <__aeabi_dmul+0x24a>
 800a430:	ea81 0103 	eor.w	r1, r1, r3
 800a434:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800a438:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a43c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a440:	f04f 0000 	mov.w	r0, #0
 800a444:	bd70      	pop	{r4, r5, r6, pc}
 800a446:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800a44a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800a44e:	bd70      	pop	{r4, r5, r6, pc}

0800a450 <__aeabi_ddiv>:
 800a450:	b570      	push	{r4, r5, r6, lr}
 800a452:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800a456:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800a45a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800a45e:	bf1d      	ittte	ne
 800a460:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800a464:	ea94 0f0c 	teqne	r4, ip
 800a468:	ea95 0f0c 	teqne	r5, ip
 800a46c:	f000 f8a7 	bleq	800a5be <__aeabi_ddiv+0x16e>
 800a470:	eba4 0405 	sub.w	r4, r4, r5
 800a474:	ea81 0e03 	eor.w	lr, r1, r3
 800a478:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a47c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800a480:	f000 8088 	beq.w	800a594 <__aeabi_ddiv+0x144>
 800a484:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800a488:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800a48c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800a490:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800a494:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800a498:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800a49c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800a4a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800a4a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800a4a8:	429d      	cmp	r5, r3
 800a4aa:	bf08      	it	eq
 800a4ac:	4296      	cmpeq	r6, r2
 800a4ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800a4b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800a4b6:	d202      	bcs.n	800a4be <__aeabi_ddiv+0x6e>
 800a4b8:	085b      	lsrs	r3, r3, #1
 800a4ba:	ea4f 0232 	mov.w	r2, r2, rrx
 800a4be:	1ab6      	subs	r6, r6, r2
 800a4c0:	eb65 0503 	sbc.w	r5, r5, r3
 800a4c4:	085b      	lsrs	r3, r3, #1
 800a4c6:	ea4f 0232 	mov.w	r2, r2, rrx
 800a4ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800a4ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800a4d2:	ebb6 0e02 	subs.w	lr, r6, r2
 800a4d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a4da:	bf22      	ittt	cs
 800a4dc:	1ab6      	subcs	r6, r6, r2
 800a4de:	4675      	movcs	r5, lr
 800a4e0:	ea40 000c 	orrcs.w	r0, r0, ip
 800a4e4:	085b      	lsrs	r3, r3, #1
 800a4e6:	ea4f 0232 	mov.w	r2, r2, rrx
 800a4ea:	ebb6 0e02 	subs.w	lr, r6, r2
 800a4ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a4f2:	bf22      	ittt	cs
 800a4f4:	1ab6      	subcs	r6, r6, r2
 800a4f6:	4675      	movcs	r5, lr
 800a4f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800a4fc:	085b      	lsrs	r3, r3, #1
 800a4fe:	ea4f 0232 	mov.w	r2, r2, rrx
 800a502:	ebb6 0e02 	subs.w	lr, r6, r2
 800a506:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a50a:	bf22      	ittt	cs
 800a50c:	1ab6      	subcs	r6, r6, r2
 800a50e:	4675      	movcs	r5, lr
 800a510:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800a514:	085b      	lsrs	r3, r3, #1
 800a516:	ea4f 0232 	mov.w	r2, r2, rrx
 800a51a:	ebb6 0e02 	subs.w	lr, r6, r2
 800a51e:	eb75 0e03 	sbcs.w	lr, r5, r3
 800a522:	bf22      	ittt	cs
 800a524:	1ab6      	subcs	r6, r6, r2
 800a526:	4675      	movcs	r5, lr
 800a528:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800a52c:	ea55 0e06 	orrs.w	lr, r5, r6
 800a530:	d018      	beq.n	800a564 <__aeabi_ddiv+0x114>
 800a532:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800a536:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800a53a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800a53e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800a542:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800a546:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800a54a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800a54e:	d1c0      	bne.n	800a4d2 <__aeabi_ddiv+0x82>
 800a550:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a554:	d10b      	bne.n	800a56e <__aeabi_ddiv+0x11e>
 800a556:	ea41 0100 	orr.w	r1, r1, r0
 800a55a:	f04f 0000 	mov.w	r0, #0
 800a55e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800a562:	e7b6      	b.n	800a4d2 <__aeabi_ddiv+0x82>
 800a564:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800a568:	bf04      	itt	eq
 800a56a:	4301      	orreq	r1, r0
 800a56c:	2000      	moveq	r0, #0
 800a56e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800a572:	bf88      	it	hi
 800a574:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800a578:	f63f aeaf 	bhi.w	800a2da <__aeabi_dmul+0xde>
 800a57c:	ebb5 0c03 	subs.w	ip, r5, r3
 800a580:	bf04      	itt	eq
 800a582:	ebb6 0c02 	subseq.w	ip, r6, r2
 800a586:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800a58a:	f150 0000 	adcs.w	r0, r0, #0
 800a58e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800a592:	bd70      	pop	{r4, r5, r6, pc}
 800a594:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800a598:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800a59c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800a5a0:	bfc2      	ittt	gt
 800a5a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 800a5a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800a5aa:	bd70      	popgt	{r4, r5, r6, pc}
 800a5ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a5b0:	f04f 0e00 	mov.w	lr, #0
 800a5b4:	3c01      	subs	r4, #1
 800a5b6:	e690      	b.n	800a2da <__aeabi_dmul+0xde>
 800a5b8:	ea45 0e06 	orr.w	lr, r5, r6
 800a5bc:	e68d      	b.n	800a2da <__aeabi_dmul+0xde>
 800a5be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800a5c2:	ea94 0f0c 	teq	r4, ip
 800a5c6:	bf08      	it	eq
 800a5c8:	ea95 0f0c 	teqeq	r5, ip
 800a5cc:	f43f af3b 	beq.w	800a446 <__aeabi_dmul+0x24a>
 800a5d0:	ea94 0f0c 	teq	r4, ip
 800a5d4:	d10a      	bne.n	800a5ec <__aeabi_ddiv+0x19c>
 800a5d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800a5da:	f47f af34 	bne.w	800a446 <__aeabi_dmul+0x24a>
 800a5de:	ea95 0f0c 	teq	r5, ip
 800a5e2:	f47f af25 	bne.w	800a430 <__aeabi_dmul+0x234>
 800a5e6:	4610      	mov	r0, r2
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	e72c      	b.n	800a446 <__aeabi_dmul+0x24a>
 800a5ec:	ea95 0f0c 	teq	r5, ip
 800a5f0:	d106      	bne.n	800a600 <__aeabi_ddiv+0x1b0>
 800a5f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800a5f6:	f43f aefd 	beq.w	800a3f4 <__aeabi_dmul+0x1f8>
 800a5fa:	4610      	mov	r0, r2
 800a5fc:	4619      	mov	r1, r3
 800a5fe:	e722      	b.n	800a446 <__aeabi_dmul+0x24a>
 800a600:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800a604:	bf18      	it	ne
 800a606:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800a60a:	f47f aec5 	bne.w	800a398 <__aeabi_dmul+0x19c>
 800a60e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800a612:	f47f af0d 	bne.w	800a430 <__aeabi_dmul+0x234>
 800a616:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800a61a:	f47f aeeb 	bne.w	800a3f4 <__aeabi_dmul+0x1f8>
 800a61e:	e712      	b.n	800a446 <__aeabi_dmul+0x24a>

0800a620 <__gedf2>:
 800a620:	f04f 3cff 	mov.w	ip, #4294967295
 800a624:	e006      	b.n	800a634 <__cmpdf2+0x4>
 800a626:	bf00      	nop

0800a628 <__ledf2>:
 800a628:	f04f 0c01 	mov.w	ip, #1
 800a62c:	e002      	b.n	800a634 <__cmpdf2+0x4>
 800a62e:	bf00      	nop

0800a630 <__cmpdf2>:
 800a630:	f04f 0c01 	mov.w	ip, #1
 800a634:	f84d cd04 	str.w	ip, [sp, #-4]!
 800a638:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a63c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a640:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a644:	bf18      	it	ne
 800a646:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800a64a:	d01b      	beq.n	800a684 <__cmpdf2+0x54>
 800a64c:	b001      	add	sp, #4
 800a64e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800a652:	bf0c      	ite	eq
 800a654:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800a658:	ea91 0f03 	teqne	r1, r3
 800a65c:	bf02      	ittt	eq
 800a65e:	ea90 0f02 	teqeq	r0, r2
 800a662:	2000      	moveq	r0, #0
 800a664:	4770      	bxeq	lr
 800a666:	f110 0f00 	cmn.w	r0, #0
 800a66a:	ea91 0f03 	teq	r1, r3
 800a66e:	bf58      	it	pl
 800a670:	4299      	cmppl	r1, r3
 800a672:	bf08      	it	eq
 800a674:	4290      	cmpeq	r0, r2
 800a676:	bf2c      	ite	cs
 800a678:	17d8      	asrcs	r0, r3, #31
 800a67a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800a67e:	f040 0001 	orr.w	r0, r0, #1
 800a682:	4770      	bx	lr
 800a684:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800a688:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a68c:	d102      	bne.n	800a694 <__cmpdf2+0x64>
 800a68e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800a692:	d107      	bne.n	800a6a4 <__cmpdf2+0x74>
 800a694:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a698:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800a69c:	d1d6      	bne.n	800a64c <__cmpdf2+0x1c>
 800a69e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800a6a2:	d0d3      	beq.n	800a64c <__cmpdf2+0x1c>
 800a6a4:	f85d 0b04 	ldr.w	r0, [sp], #4
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop

0800a6ac <__aeabi_cdrcmple>:
 800a6ac:	4684      	mov	ip, r0
 800a6ae:	4610      	mov	r0, r2
 800a6b0:	4662      	mov	r2, ip
 800a6b2:	468c      	mov	ip, r1
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	4663      	mov	r3, ip
 800a6b8:	e000      	b.n	800a6bc <__aeabi_cdcmpeq>
 800a6ba:	bf00      	nop

0800a6bc <__aeabi_cdcmpeq>:
 800a6bc:	b501      	push	{r0, lr}
 800a6be:	f7ff ffb7 	bl	800a630 <__cmpdf2>
 800a6c2:	2800      	cmp	r0, #0
 800a6c4:	bf48      	it	mi
 800a6c6:	f110 0f00 	cmnmi.w	r0, #0
 800a6ca:	bd01      	pop	{r0, pc}

0800a6cc <__aeabi_dcmpeq>:
 800a6cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a6d0:	f7ff fff4 	bl	800a6bc <__aeabi_cdcmpeq>
 800a6d4:	bf0c      	ite	eq
 800a6d6:	2001      	moveq	r0, #1
 800a6d8:	2000      	movne	r0, #0
 800a6da:	f85d fb08 	ldr.w	pc, [sp], #8
 800a6de:	bf00      	nop

0800a6e0 <__aeabi_dcmplt>:
 800a6e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a6e4:	f7ff ffea 	bl	800a6bc <__aeabi_cdcmpeq>
 800a6e8:	bf34      	ite	cc
 800a6ea:	2001      	movcc	r0, #1
 800a6ec:	2000      	movcs	r0, #0
 800a6ee:	f85d fb08 	ldr.w	pc, [sp], #8
 800a6f2:	bf00      	nop

0800a6f4 <__aeabi_dcmple>:
 800a6f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a6f8:	f7ff ffe0 	bl	800a6bc <__aeabi_cdcmpeq>
 800a6fc:	bf94      	ite	ls
 800a6fe:	2001      	movls	r0, #1
 800a700:	2000      	movhi	r0, #0
 800a702:	f85d fb08 	ldr.w	pc, [sp], #8
 800a706:	bf00      	nop

0800a708 <__aeabi_dcmpge>:
 800a708:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a70c:	f7ff ffce 	bl	800a6ac <__aeabi_cdrcmple>
 800a710:	bf94      	ite	ls
 800a712:	2001      	movls	r0, #1
 800a714:	2000      	movhi	r0, #0
 800a716:	f85d fb08 	ldr.w	pc, [sp], #8
 800a71a:	bf00      	nop

0800a71c <__aeabi_dcmpgt>:
 800a71c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800a720:	f7ff ffc4 	bl	800a6ac <__aeabi_cdrcmple>
 800a724:	bf34      	ite	cc
 800a726:	2001      	movcc	r0, #1
 800a728:	2000      	movcs	r0, #0
 800a72a:	f85d fb08 	ldr.w	pc, [sp], #8
 800a72e:	bf00      	nop

0800a730 <main>:
/************ COM ***************/
int loopcnt = 0;


int main()
{
 800a730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a732:	4b2d      	ldr	r3, [pc, #180]	; (800a7e8 <main+0xb8>)
	CTRLSTATES_init(&CtrlStates);

	xCoRoutineCreate( vLedCtrlCoRoutine, 0, 0 );
	xCoRoutineCreate( vRemoteCtrlWatchdogCoRoutine, 1, 0 );

	xTaskCreate( IMU_Calculation, ( signed char * ) "IMU_Gyro", configMINIMAL_STACK_SIZE, NULL, 4, NULL );
 800a734:	2400      	movs	r4, #0
int loopcnt = 0;


int main()
{
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a736:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800a73a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800a73e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	RCC_Configuration();
 800a742:	f7f7 fe8b 	bl	800245c <RCC_Configuration>
	NVIC_Configuration();
 800a746:	f7f7 fea1 	bl	800248c <NVIC_Configuration>
	GPIO_Configuration();
 800a74a:	f7f7 fed3 	bl	80024f4 <GPIO_Configuration>
	USART_Configuration();
 800a74e:	f7f8 f80b 	bl	8002768 <USART_Configuration>
	setup_xBeeS6();
 800a752:	f7f8 fb9d 	bl	8002e90 <setup_xBeeS6>
	SPI_Configuration();
 800a756:	f7f8 f849 	bl	80027ec <SPI_Configuration>
	I2C_Configuration();
 800a75a:	f7f8 f879 	bl	8002850 <I2C_Configuration>
	TIM2_PWM_Configuration();
 800a75e:	f7f8 f8b9 	bl	80028d4 <TIM2_PWM_Configuration>
	TIM3_PWM_Configuration();
 800a762:	f7f8 f91f 	bl	80029a4 <TIM3_PWM_Configuration>
	TIM4_Configuration();
 800a766:	f7f8 f983 	bl	8002a70 <TIM4_Configuration>
	ADC_Configuration();
 800a76a:	f7f8 f9f3 	bl	8002b54 <ADC_Configuration>
	EXTI_Configuration();
 800a76e:	f7f8 f9a7 	bl	8002ac0 <EXTI_Configuration>
	DMA_Configuration(&accBuffer[0]);
 800a772:	481e      	ldr	r0, [pc, #120]	; (800a7ec <main+0xbc>)
 800a774:	f7f8 f88a 	bl	800288c <DMA_Configuration>
	//TIM4_PWM_INPUT_Configuration();

	SETTINGS_init(&GlobalSettings);
 800a778:	481d      	ldr	r0, [pc, #116]	; (800a7f0 <main+0xc0>)
 800a77a:	f7f7 fbe9 	bl	8001f50 <SETTINGS_init>
	CTRLSTATES_init(&CtrlStates);
 800a77e:	481d      	ldr	r0, [pc, #116]	; (800a7f4 <main+0xc4>)
 800a780:	f7f7 fc24 	bl	8001fcc <CTRLSTATES_init>

	xCoRoutineCreate( vLedCtrlCoRoutine, 0, 0 );
 800a784:	2100      	movs	r1, #0
 800a786:	460a      	mov	r2, r1
 800a788:	481b      	ldr	r0, [pc, #108]	; (800a7f8 <main+0xc8>)
 800a78a:	f7fb fa41 	bl	8005c10 <xCoRoutineCreate>
	xCoRoutineCreate( vRemoteCtrlWatchdogCoRoutine, 1, 0 );
 800a78e:	2101      	movs	r1, #1
 800a790:	2200      	movs	r2, #0
 800a792:	481a      	ldr	r0, [pc, #104]	; (800a7fc <main+0xcc>)
 800a794:	f7fb fa3c 	bl	8005c10 <xCoRoutineCreate>

	xTaskCreate( IMU_Calculation, ( signed char * ) "IMU_Gyro", configMINIMAL_STACK_SIZE, NULL, 4, NULL );
 800a798:	2304      	movs	r3, #4
 800a79a:	e88d 0018 	stmia.w	sp, {r3, r4}
 800a79e:	4918      	ldr	r1, [pc, #96]	; (800a800 <main+0xd0>)
 800a7a0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a7a4:	4623      	mov	r3, r4
 800a7a6:	9402      	str	r4, [sp, #8]
 800a7a8:	9403      	str	r4, [sp, #12]
 800a7aa:	4816      	ldr	r0, [pc, #88]	; (800a804 <main+0xd4>)
 800a7ac:	f7fb ff2a 	bl	8006604 <xTaskGenericCreate>
	xTaskCreate( PID_Calculation, ( signed char * ) "PID_Calc", configMINIMAL_STACK_SIZE, NULL, 3, NULL );
 800a7b0:	2303      	movs	r3, #3
 800a7b2:	e88d 0018 	stmia.w	sp, {r3, r4}
 800a7b6:	4914      	ldr	r1, [pc, #80]	; (800a808 <main+0xd8>)
 800a7b8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a7bc:	4623      	mov	r3, r4
 800a7be:	9402      	str	r4, [sp, #8]
 800a7c0:	9403      	str	r4, [sp, #12]
 800a7c2:	4812      	ldr	r0, [pc, #72]	; (800a80c <main+0xdc>)
 800a7c4:	f7fb ff1e 	bl	8006604 <xTaskGenericCreate>
	xTaskCreate( IMU_Print_Values, ( signed char * ) "Print_Euler", configMINIMAL_STACK_SIZE, NULL, 2, NULL );
 800a7c8:	2302      	movs	r3, #2
 800a7ca:	e88d 0018 	stmia.w	sp, {r3, r4}
 800a7ce:	4910      	ldr	r1, [pc, #64]	; (800a810 <main+0xe0>)
 800a7d0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800a7d4:	4623      	mov	r3, r4
 800a7d6:	9402      	str	r4, [sp, #8]
 800a7d8:	9403      	str	r4, [sp, #12]
 800a7da:	480e      	ldr	r0, [pc, #56]	; (800a814 <main+0xe4>)
 800a7dc:	f7fb ff12 	bl	8006604 <xTaskGenericCreate>

	/* Start the tasks and timer running. */
	vTaskStartScheduler();
 800a7e0:	f7fc f8ee 	bl	80069c0 <vTaskStartScheduler>
 800a7e4:	e7fe      	b.n	800a7e4 <main+0xb4>
 800a7e6:	bf00      	nop
 800a7e8:	e000ed00 	.word	0xe000ed00
 800a7ec:	20002bd4 	.word	0x20002bd4
 800a7f0:	20002b88 	.word	0x20002b88
 800a7f4:	20002bc8 	.word	0x20002bc8
 800a7f8:	08001e9d 	.word	0x08001e9d
 800a7fc:	08001d2d 	.word	0x08001d2d
 800a800:	0800acf2 	.word	0x0800acf2
 800a804:	08001749 	.word	0x08001749
 800a808:	0800acfb 	.word	0x0800acfb
 800a80c:	08001391 	.word	0x08001391
 800a810:	0800ad04 	.word	0x0800ad04
 800a814:	08001371 	.word	0x08001371

0800a818 <Reset_Handler>:
 800a818:	2100      	movs	r1, #0
 800a81a:	f000 b804 	b.w	800a826 <LoopCopyDataInit>

0800a81e <CopyDataInit>:
 800a81e:	4b0c      	ldr	r3, [pc, #48]	; (800a850 <LoopFillZerobss+0x12>)
 800a820:	585b      	ldr	r3, [r3, r1]
 800a822:	5043      	str	r3, [r0, r1]
 800a824:	3104      	adds	r1, #4

0800a826 <LoopCopyDataInit>:
 800a826:	480b      	ldr	r0, [pc, #44]	; (800a854 <LoopFillZerobss+0x16>)
 800a828:	4b0b      	ldr	r3, [pc, #44]	; (800a858 <LoopFillZerobss+0x1a>)
 800a82a:	1842      	adds	r2, r0, r1
 800a82c:	429a      	cmp	r2, r3
 800a82e:	f4ff aff6 	bcc.w	800a81e <CopyDataInit>
 800a832:	4a0a      	ldr	r2, [pc, #40]	; (800a85c <LoopFillZerobss+0x1e>)
 800a834:	f000 b803 	b.w	800a83e <LoopFillZerobss>

0800a838 <FillZerobss>:
 800a838:	2300      	movs	r3, #0
 800a83a:	f842 3b04 	str.w	r3, [r2], #4

0800a83e <LoopFillZerobss>:
 800a83e:	4b08      	ldr	r3, [pc, #32]	; (800a860 <LoopFillZerobss+0x22>)
 800a840:	429a      	cmp	r2, r3
 800a842:	f4ff aff9 	bcc.w	800a838 <FillZerobss>
 800a846:	f7fc fda3 	bl	8007390 <SystemInit>
 800a84a:	f7ff ff71 	bl	800a730 <main>
 800a84e:	4770      	bx	lr
 800a850:	0800ad40 	.word	0x0800ad40
 800a854:	20000000 	.word	0x20000000
 800a858:	20000140 	.word	0x20000140
 800a85c:	20000140 	.word	0x20000140
 800a860:	20002e04 	.word	0x20002e04

0800a864 <ADC1_2_IRQHandler>:
 800a864:	f7ff bffe 	b.w	800a864 <ADC1_2_IRQHandler>

0800a868 <ucExpectedStackBytes.5909>:
 800a868:	a5a5 a5a5 a5a5 a5a5 a5a5 a5a5 a5a5 a5a5     ................
 800a878:	a5a5 a5a5                                   ....

0800a87c <npio2_hw>:
 800a87c:	0f00 3fc9 0f00 4049 cb00 4096 0f00 40c9     ...?..I@...@...@
 800a88c:	5300 40fb cb00 4116 ed00 412f 0f00 4149     .S.@...A../A..IA
 800a89c:	3100 4162 5300 417b 3a00 418a cb00 4196     .1bA.S{A.:.A...A
 800a8ac:	5c00 41a3 ed00 41af 7e00 41bc 0f00 41c9     .\.A...A.~.A...A
 800a8bc:	a000 41d5 3100 41e2 c200 41ee 5300 41fb     ...A.1.A...A.S.A
 800a8cc:	f200 4203 3a00 420a 8300 4210 cb00 4216     ...B.:.B...B...B
 800a8dc:	1400 421d 5c00 4223 a500 4229 ed00 422f     ...B.\#B..)B../B
 800a8ec:	3600 4236 7e00 423c c700 4242 0f00 4249     .66B.~<B..BB..IB

0800a8fc <two_over_pi>:
 800a8fc:	00a2 0000 00f9 0000 0083 0000 006e 0000     ............n...
 800a90c:	004e 0000 0044 0000 0015 0000 0029 0000     N...D.......)...
 800a91c:	00fc 0000 0027 0000 0057 0000 00d1 0000     ....'...W.......
 800a92c:	00f5 0000 0034 0000 00dd 0000 00c0 0000     ....4...........
 800a93c:	00db 0000 0062 0000 0095 0000 0099 0000     ....b...........
 800a94c:	003c 0000 0043 0000 0090 0000 0041 0000     <...C.......A...
 800a95c:	00fe 0000 0051 0000 0063 0000 00ab 0000     ....Q...c.......
 800a96c:	00de 0000 00bb 0000 00c5 0000 0061 0000     ............a...
 800a97c:	00b7 0000 0024 0000 006e 0000 003a 0000     ....$...n...:...
 800a98c:	0042 0000 004d 0000 00d2 0000 00e0 0000     B...M...........
 800a99c:	0006 0000 0049 0000 002e 0000 00ea 0000     ....I...........
 800a9ac:	0009 0000 00d1 0000 0092 0000 001c 0000     ................
 800a9bc:	00fe 0000 001d 0000 00eb 0000 001c 0000     ................
 800a9cc:	00b1 0000 0029 0000 00a7 0000 003e 0000     ....).......>...
 800a9dc:	00e8 0000 0082 0000 0035 0000 00f5 0000     ........5.......
 800a9ec:	002e 0000 00bb 0000 0044 0000 0084 0000     ........D.......
 800a9fc:	00e9 0000 009c 0000 0070 0000 0026 0000     ........p...&...
 800aa0c:	00b4 0000 005f 0000 007e 0000 0041 0000     ...._...~...A...
 800aa1c:	0039 0000 0091 0000 00d6 0000 0039 0000     9...........9...
 800aa2c:	0083 0000 0053 0000 0039 0000 00f4 0000     ....S...9.......
 800aa3c:	009c 0000 0084 0000 005f 0000 008b 0000     ........_.......
 800aa4c:	00bd 0000 00f9 0000 0028 0000 003b 0000     ........(...;...
 800aa5c:	001f 0000 00f8 0000 0097 0000 00ff 0000     ................
 800aa6c:	00de 0000 0005 0000 0098 0000 000f 0000     ................
 800aa7c:	00ef 0000 002f 0000 0011 0000 008b 0000     ..../...........
 800aa8c:	005a 0000 000a 0000 006d 0000 001f 0000     Z.......m.......
 800aa9c:	006d 0000 0036 0000 007e 0000 00cf 0000     m...6...~.......
 800aaac:	0027 0000 00cb 0000 0009 0000 00b7 0000     '...............
 800aabc:	004f 0000 0046 0000 003f 0000 0066 0000     O...F...?...f...
 800aacc:	009e 0000 005f 0000 00ea 0000 002d 0000     ...._.......-...
 800aadc:	0075 0000 0027 0000 00ba 0000 00c7 0000     u...'...........
 800aaec:	00eb 0000 00e5 0000 00f1 0000 007b 0000     ............{...
 800aafc:	003d 0000 0007 0000 0039 0000 00f7 0000     =.......9.......
 800ab0c:	008a 0000 0052 0000 0092 0000 00ea 0000     ....R...........
 800ab1c:	006b 0000 00fb 0000 005f 0000 00b1 0000     k......._.......
 800ab2c:	001f 0000 008d 0000 005d 0000 0008 0000     ........].......
 800ab3c:	0056 0000 0003 0000 0030 0000 0046 0000     V.......0...F...
 800ab4c:	00fc 0000 007b 0000 006b 0000 00ab 0000     ....{...k.......
 800ab5c:	00f0 0000 00cf 0000 00bc 0000 0020 0000     ............ ...
 800ab6c:	009a 0000 00f4 0000 0036 0000 001d 0000     ........6.......
 800ab7c:	00a9 0000 00e3 0000 0091 0000 0061 0000     ............a...
 800ab8c:	005e 0000 00e6 0000 001b 0000 0008 0000     ^...............
 800ab9c:	0065 0000 0099 0000 0085 0000 005f 0000     e..........._...
 800abac:	0014 0000 00a0 0000 0068 0000 0040 0000     ........h...@...
 800abbc:	008d 0000 00ff 0000 00d8 0000 0080 0000     ................
 800abcc:	004d 0000 0073 0000 0027 0000 0031 0000     M...s...'...1...
 800abdc:	0006 0000 0006 0000 0015 0000 0056 0000     ............V...
 800abec:	00ca 0000 0073 0000 00a8 0000 00c9 0000     ....s...........
 800abfc:	0060 0000 00e2 0000 007b 0000 00c0 0000     `.......{.......
 800ac0c:	008c 0000 006b 0000                         ....k...

0800ac14 <init_jk>:
 800ac14:	0004 0000 0007 0000 0009 0000               ............

0800ac20 <PIo2>:
 800ac20:	0000 3fc9 0000 39f0 0000 37da 0000 33a2     ...?...9...7...3
 800ac30:	0000 2e84 0000 2b50 0000 27c2 0000 22d0     ......P+...'..."
 800ac40:	0000 1fc4 0000 1bc6 0000 1744 0000 0000     ..........D.....

0800ac50 <atanhi>:
 800ac50:	bb4f 0561 ac67 3fdd 2d18 5444 21fb 3fe9     O.a.g..?.-DT.!.?
 800ac60:	f69b d281 730b 3fef 2d18 5444 21fb 3ff9     .....s.?.-DT.!.?

0800ac70 <atanlo>:
 800ac70:	65e2 222f 2b7f 3c7a 5c07 3314 a626 3c81     .e/".+z<.\.3&..<
 800ac80:	cbbd 7af0 0788 3c70 5c07 3314 a626 3c91     ...z..p<.\.3&..<

0800ac90 <atanhi>:
 800ac90:	6338 3eed 0fda 3f49 985e 3f7b 0fda 3fc9     8c.>..I?^.{?...?

0800aca0 <atanlo>:
 800aca0:	3769 31ac 2168 3322 0fb4 3314 2168 33a2     i7.1h!"3...3h!.3
 800acb0:	6574 7473 253a 2c64 6425 252c 0d64 000a     test:%d,%d,%d...
 800acc0:	7245 6f72 2072 7947 6f72 5420 7365 2174     Error Gyro Test!
 800acd0:	0d0a 2500 2064 6425 2520 0a64 000d 6157     ...%d %d %d...Wa
 800ace0:	6374 6468 676f 4520 7272 726f 2121 6425     tchdog Error!!%d
 800acf0:	000a 4d49 5f55 7947 6f72 5000 4449 435f     ..IMU_Gyro.PID_C
 800ad00:	6c61 0063 7250 6e69 5f74 7545 656c 0072     alc.Print_Euler.
 800ad10:	6e28 6c75 296c 4900 4c44 0045 6d54 2072     (null).IDLE.Tmr 
 800ad20:	7653 0063 7173 7472 0000 0000 7361 6e69     Svc.sqrt....asin
 800ad30:	0066 0000 7173 7472 0066 0000 0043 0000     f...sqrtf...C...
