#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000281c35a6850 .scope module, "ALU_tb" "ALU_tb" 2 2;
 .timescale -9 -11;
v00000281c35f74b0_0 .net "ALU_result", 7 0, v00000281c35f7b90_0;  1 drivers
v00000281c35f6c90_0 .var "input_a", 7 0;
v00000281c35f6ab0_0 .var "input_b", 7 0;
v00000281c35f7eb0_0 .var "opcode", 3 0;
S_00000281c35a69e0 .scope module, "ALU_instance" "ALU" 2 8, 3 1 0, S_00000281c35a6850;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 8 "result";
v00000281c35f5fa0_0 .net "A", 7 0, v00000281c35f6c90_0;  1 drivers
v00000281c35f5a00_0 .net "B", 7 0, v00000281c35f6ab0_0;  1 drivers
L_00000281c35f8918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000281c35f5dc0_0 .net/2s *"_ivl_0", 31 0, L_00000281c35f8918;  1 drivers
L_00000281c35f89f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000281c35f5e60_0 .net/2s *"_ivl_4", 31 0, L_00000281c35f89f0;  1 drivers
v00000281c35f5aa0_0 .net "and_result", 7 0, L_00000281c35f6d30;  1 drivers
v00000281c35f51e0_0 .net "op", 3 0, v00000281c35f7eb0_0;  1 drivers
v00000281c35f6e70_0 .net "or_result", 7 0, L_00000281c35f7af0;  1 drivers
v00000281c35f7b90_0 .var "result", 7 0;
E_00000281c35a85c0 .event anyedge, v00000281c35f51e0_0, v00000281c35f5d20_0, v00000281c35f50a0_0;
L_00000281c35f6830 .part L_00000281c35f8918, 0, 1;
L_00000281c35f7230 .part L_00000281c35f89f0, 0, 1;
S_00000281c35a6b70 .scope module, "and_instance" "and_or" 3 6, 4 1 0, S_00000281c35a69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "selection";
    .port_info 3 /OUTPUT 8 "result";
L_00000281c3599280 .functor AND 8, v00000281c35f6c90_0, v00000281c35f6ab0_0, C4<11111111>, C4<11111111>;
L_00000281c3599670 .functor OR 8, v00000281c35f6c90_0, v00000281c35f6ab0_0, C4<00000000>, C4<00000000>;
v00000281c3573500_0 .net "A", 7 0, v00000281c35f6c90_0;  alias, 1 drivers
v00000281c35f5820_0 .net "B", 7 0, v00000281c35f6ab0_0;  alias, 1 drivers
v00000281c35f5280_0 .net *"_ivl_0", 31 0, L_00000281c35f6790;  1 drivers
v00000281c35f5c80_0 .net *"_ivl_10", 7 0, L_00000281c3599670;  1 drivers
L_00000281c35f8888 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000281c35f5320_0 .net *"_ivl_3", 30 0, L_00000281c35f8888;  1 drivers
L_00000281c35f88d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000281c35f53c0_0 .net/2u *"_ivl_4", 31 0, L_00000281c35f88d0;  1 drivers
v00000281c35f5b40_0 .net *"_ivl_6", 0 0, L_00000281c35f60b0;  1 drivers
v00000281c35f5460_0 .net *"_ivl_8", 7 0, L_00000281c3599280;  1 drivers
v00000281c35f50a0_0 .net "result", 7 0, L_00000281c35f6d30;  alias, 1 drivers
v00000281c35f5140_0 .net "selection", 0 0, L_00000281c35f6830;  1 drivers
L_00000281c35f6790 .concat [ 1 31 0 0], L_00000281c35f6830, L_00000281c35f8888;
L_00000281c35f60b0 .cmp/eq 32, L_00000281c35f6790, L_00000281c35f88d0;
L_00000281c35f6d30 .functor MUXZ 8, L_00000281c3599670, L_00000281c3599280, L_00000281c35f60b0, C4<>;
S_00000281c3572ce0 .scope module, "or_instance" "and_or" 3 7, 4 1 0, S_00000281c35a69e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "selection";
    .port_info 3 /OUTPUT 8 "result";
L_00000281c35993d0 .functor AND 8, v00000281c35f6c90_0, v00000281c35f6ab0_0, C4<11111111>, C4<11111111>;
L_00000281c3599590 .functor OR 8, v00000281c35f6c90_0, v00000281c35f6ab0_0, C4<00000000>, C4<00000000>;
v00000281c35f5500_0 .net "A", 7 0, v00000281c35f6c90_0;  alias, 1 drivers
v00000281c35f5be0_0 .net "B", 7 0, v00000281c35f6ab0_0;  alias, 1 drivers
v00000281c35f55a0_0 .net *"_ivl_0", 31 0, L_00000281c35f7d70;  1 drivers
v00000281c35f5640_0 .net *"_ivl_10", 7 0, L_00000281c3599590;  1 drivers
L_00000281c35f8960 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000281c35f5780_0 .net *"_ivl_3", 30 0, L_00000281c35f8960;  1 drivers
L_00000281c35f89a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000281c35f58c0_0 .net/2u *"_ivl_4", 31 0, L_00000281c35f89a8;  1 drivers
v00000281c35f56e0_0 .net *"_ivl_6", 0 0, L_00000281c35f6290;  1 drivers
v00000281c35f5f00_0 .net *"_ivl_8", 7 0, L_00000281c35993d0;  1 drivers
v00000281c35f5d20_0 .net "result", 7 0, L_00000281c35f7af0;  alias, 1 drivers
v00000281c35f5960_0 .net "selection", 0 0, L_00000281c35f7230;  1 drivers
L_00000281c35f7d70 .concat [ 1 31 0 0], L_00000281c35f7230, L_00000281c35f8960;
L_00000281c35f6290 .cmp/eq 32, L_00000281c35f7d70, L_00000281c35f89a8;
L_00000281c35f7af0 .functor MUXZ 8, L_00000281c3599590, L_00000281c35993d0, L_00000281c35f6290, C4<>;
    .scope S_00000281c35a69e0;
T_0 ;
    %wait E_00000281c35a85c0;
    %load/vec4 v00000281c35f51e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v00000281c35f5aa0_0;
    %store/vec4 v00000281c35f7b90_0, 0, 8;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v00000281c35f6e70_0;
    %store/vec4 v00000281c35f7b90_0, 0, 8;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v00000281c35f5aa0_0;
    %store/vec4 v00000281c35f7b90_0, 0, 8;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000281c35a6850;
T_1 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000281c35f6c90_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000281c35f6ab0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000281c35f7eb0_0, 0, 4;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000281c35f7eb0_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "and_or.v";
