

================================================================
== Vivado HLS Report for 'Square_root_dup'
================================================================
* Date:           Thu Apr 20 11:51:13 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        root_explo
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  30.00|     25.86|        3.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    ?|    ?|        55|          -|          -|       ?|    no    |
        |- Loop 2  |    0|   20|         2|          -|          -| 0 ~ 10 |    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|     10|       0|     427|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     408|     484|
|Memory           |        0|      -|      10|       2|
|Multiplexer      |        -|      -|       -|     221|
|Register         |        -|      -|     403|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     11|     821|    1134|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Square_root_srem_51ns_5ns_5_55_seq_U1  |Square_root_srem_51ns_5ns_5_55_seq  |        0|      0|  408|  484|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                    |        0|      0|  408|  484|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +------------------------------------------+---------------------------------------+--------------+
    |                 Instance                 |                 Module                |  Expression  |
    +------------------------------------------+---------------------------------------+--------------+
    |Square_root_mac_muladd_5s_5s_15s_32_1_U2  |Square_root_mac_muladd_5s_5s_15s_32_1  | i0 * i0 + i1 |
    +------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    +-------+---------------------+---------+----+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+----+----+------+-----+------+-------------+
    |arr_U  |Square_root_dup_arr  |        0|  10|   2|    20|    5|     1|          100|
    +-------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                     |        0|  10|   2|    20|    5|     1|          100|
    +-------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+-----+------------+------------+
    |mul_fu_207_p2       |     *    |      9|  0|   37|          53|          51|
    |tmp_8_fu_344_p2     |     *    |      1|  0|    5|           5|           5|
    |cou1_fu_191_p2      |     +    |      0|  0|    5|           5|           1|
    |i_1_fu_320_p2       |     +    |      0|  0|    4|           4|           1|
    |tmp_6_fu_253_p2     |     +    |      0|  0|    6|           2|           6|
    |y_fu_171_p2         |     +    |      0|  0|   36|          36|          36|
    |z_1_fu_362_p2       |     +    |      0|  0|   15|          15|          15|
    |neg_mul_fu_259_p2   |     -    |      0|  0|  105|           1|         105|
    |neg_ti_fu_288_p2    |     -    |      0|  0|   52|           1|          52|
    |tmp_7_fu_326_p2     |     -    |      0|  0|    6|           6|           6|
    |exitcond_fu_315_p2  |   icmp   |      0|  0|    2|           4|           4|
    |tmp_fu_185_p2       |   icmp   |      0|  0|   18|          52|           1|
    |tmp_10_fu_281_p3    |  select  |      0|  0|   52|           1|          52|
    |tmp_13_fu_376_p3    |  select  |      0|  0|   32|           1|          32|
    |tmp_14_fu_294_p3    |  select  |      0|  0|   52|           1|          52|
    +--------------------+----------+-------+---+-----+------------+------------+
    |Total               |          |     10|  0|  427|         187|         419|
    +--------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  108|         60|    1|         60|
    |ap_return           |   32|          2|   32|         64|
    |arr_address0        |    5|          4|    5|         20|
    |i_reg_124           |    4|          2|    4|          8|
    |indvars_iv_reg_103  |    5|          2|    5|         10|
    |y1_reg_114          |   52|          2|   52|        104|
    |z_reg_135           |   15|          2|   15|         30|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  221|         74|  114|        296|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |   59|   0|   59|          0|
    |ap_return_preg         |   32|   0|   32|          0|
    |cou1_cast_reg_396      |    5|   0|   64|         59|
    |cou1_reg_404           |    5|   0|    5|          0|
    |i_1_reg_453            |    4|   0|    4|          0|
    |i_reg_124              |    4|   0|    4|          0|
    |indvars_iv_reg_103     |    5|   0|    5|          0|
    |mul_reg_409            |  105|   0|  105|          0|
    |p_lshr_f_cast_reg_430  |    4|   0|    4|          0|
    |tmp_14_reg_445         |   52|   0|   52|          0|
    |tmp_16_reg_414         |    1|   0|    1|          0|
    |tmp_18_reg_420         |   49|   0|   49|          0|
    |tmp_1_cast_reg_435     |    4|   0|   64|         60|
    |tmp_3_reg_425          |    1|   0|    1|          0|
    |tmp_6_reg_440          |    6|   0|    6|          0|
    |y1_reg_114             |   52|   0|   52|          0|
    |z_reg_135              |   15|   0|   15|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  |  403|   0|  522|        119|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | Square_root_dup | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | Square_root_dup | return value |
|ap_start   |  in |    1| ap_ctrl_hs | Square_root_dup | return value |
|ap_done    | out |    1| ap_ctrl_hs | Square_root_dup | return value |
|ap_idle    | out |    1| ap_ctrl_hs | Square_root_dup | return value |
|ap_ready   | out |    1| ap_ctrl_hs | Square_root_dup | return value |
|ap_return  | out |   32| ap_ctrl_hs | Square_root_dup | return value |
|x          |  in |   32|   ap_none  |        x        |    scalar    |
+-----------+-----+-----+------------+-----------------+--------------+

