Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\15.1\nios_audio_system.qsys --block-symbol-file --output-directory=C:\altera\15.1\nios_audio_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading 15.1/nios_audio_system.qsys
Progress: Reading input file
Progress: Adding ADC_rdy [altera_avalon_pio 15.1]
Progress: Parameterizing module ADC_rdy
Progress: Adding au_in [altera_avalon_pio 15.1]
Progress: Parameterizing module au_in
Progress: Adding au_out [altera_avalon_pio 15.1]
Progress: Parameterizing module au_out
Progress: Adding channel0 [altera_avalon_pio 15.1]
Progress: Parameterizing module channel0
Progress: Adding channel1 [altera_avalon_pio 15.1]
Progress: Parameterizing module channel1
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding smp_rdy [altera_avalon_pio 15.1]
Progress: Parameterizing module smp_rdy
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_audio_system.ADC_rdy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system.au_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system.channel0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system.channel1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_audio_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_audio_system.smp_rdy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\15.1\nios_audio_system.qsys --synthesis=VHDL --output-directory=C:\altera\15.1\nios_audio_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading 15.1/nios_audio_system.qsys
Progress: Reading input file
Progress: Adding ADC_rdy [altera_avalon_pio 15.1]
Progress: Parameterizing module ADC_rdy
Progress: Adding au_in [altera_avalon_pio 15.1]
Progress: Parameterizing module au_in
Progress: Adding au_out [altera_avalon_pio 15.1]
Progress: Parameterizing module au_out
Progress: Adding channel0 [altera_avalon_pio 15.1]
Progress: Parameterizing module channel0
Progress: Adding channel1 [altera_avalon_pio 15.1]
Progress: Parameterizing module channel1
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding smp_rdy [altera_avalon_pio 15.1]
Progress: Parameterizing module smp_rdy
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_audio_system.ADC_rdy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system.au_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system.channel0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system.channel1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_audio_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios_audio_system.smp_rdy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_audio_system: Generating nios_audio_system "nios_audio_system" for QUARTUS_SYNTH
Info: ADC_rdy: Starting RTL generation for module 'nios_audio_system_ADC_rdy'
Info: ADC_rdy:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_audio_system_ADC_rdy --dir=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0001_ADC_rdy_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0001_ADC_rdy_gen//nios_audio_system_ADC_rdy_component_configuration.pl  --do_build_sim=0  ]
Info: ADC_rdy: Done RTL generation for module 'nios_audio_system_ADC_rdy'
Info: ADC_rdy: "nios_audio_system" instantiated altera_avalon_pio "ADC_rdy"
Info: au_in: Starting RTL generation for module 'nios_audio_system_au_in'
Info: au_in:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_audio_system_au_in --dir=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0002_au_in_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0002_au_in_gen//nios_audio_system_au_in_component_configuration.pl  --do_build_sim=0  ]
Info: au_in: Done RTL generation for module 'nios_audio_system_au_in'
Info: au_in: "nios_audio_system" instantiated altera_avalon_pio "au_in"
Info: au_out: Starting RTL generation for module 'nios_audio_system_au_out'
Info: au_out:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_audio_system_au_out --dir=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0003_au_out_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0003_au_out_gen//nios_audio_system_au_out_component_configuration.pl  --do_build_sim=0  ]
Info: au_out: Done RTL generation for module 'nios_audio_system_au_out'
Info: au_out: "nios_audio_system" instantiated altera_avalon_pio "au_out"
Info: jtag_uart_0: Starting RTL generation for module 'nios_audio_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_audio_system_jtag_uart_0 --dir=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0004_jtag_uart_0_gen//nios_audio_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_audio_system_jtag_uart_0'
Info: jtag_uart_0: "nios_audio_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_audio_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/eperlcmd.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_audio_system_nios2_qsys_0 --dir=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64 --verilog --config=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0005_nios2_qsys_0_gen//nios_audio_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.06.27 10:59:28 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.06.27 10:59:28 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.06.27 10:59:41 (*)   Couldn't query license setup in Quartus directory C:/altera/15.1/quartus/bin64
Info: nios2_qsys_0: # 2017.06.27 10:59:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.06.27 10:59:42 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.06.27 10:59:42 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2017.06.27 10:59:42 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.06.27 10:59:42 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.06.27 10:59:44 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.06.27 10:59:44 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2017.06.27 10:59:48 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_audio_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_audio_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_audio_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_audio_system_onchip_memory2_0 --dir=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/JOSENG~1/AppData/Local/Temp/alt7344_332538551645340778.dir/0006_onchip_memory2_0_gen//nios_audio_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_audio_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_audio_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_audio_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_audio_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_audio_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/altera/15.1/nios_audio_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/15.1/nios_audio_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/altera/15.1/nios_audio_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_audio_system: Done "nios_audio_system" with 28 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
