strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc5158cecd0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc5158ce550>",
		fillcolor=turquoise,
		label="24:BL
q <= { q[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc515931050>]",
		style=filled,
		typ=Block];
	"23:IF" -> "24:BL"	[cond="['ena']",
		label=ena,
		lineno=23];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc5159371d0>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc515923210>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc515937090>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'data', 'q']"];
	"Leaf_18:AL" -> "18:AL";
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc515923ed0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "23:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc5159b50d0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"18:AL" -> "18:BL"	[cond="[]",
		lineno=None];
}
