Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov 13 17:29:38 2022
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file numero8_block_wrapper_timing_summary_routed.rpt -pb numero8_block_wrapper_timing_summary_routed.pb -rpx numero8_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : numero8_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  551         
CKBF-1     Warning           connects_I_driver_BUFR                       1           
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (551)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1133)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (551)
--------------------------
 There are 551 register/latch pins with no clock driven by root clock pin: hdmi_in_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1133)
---------------------------------------------------
 There are 1127 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.807        0.000                      0                  342        0.122        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk                                   {0.000 4.000}        8.000           125.000         
  clk_out1_numero8_block_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         
  clkfbout_numero8_block_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_numero8_block_clk_wiz_0_0        0.807        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_numero8_block_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_out1_numero8_block_clk_wiz_0_0  clk_out1_numero8_block_clk_wiz_0_0        3.283        0.000                      0                    3        0.483        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              clk_out1_numero8_block_clk_wiz_0_0                                      
(none)                                                                  clk_out1_numero8_block_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              clk_out1_numero8_block_clk_wiz_0_0                                      
(none)                              clkfbout_numero8_block_clk_wiz_0_0                                      
(none)                                                                  clk_out1_numero8_block_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_numero8_block_clk_wiz_0_0
  To Clock:  clk_out1_numero8_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.952ns (24.401%)  route 2.949ns (75.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.532     3.063    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.952ns (24.401%)  route 2.949ns (75.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.532     3.063    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.952ns (24.401%)  route 2.949ns (75.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.532     3.063    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.952ns (24.401%)  route 2.949ns (75.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.532     3.063    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y63        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.952ns (24.421%)  route 2.946ns (75.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.529     3.060    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y64        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.952ns (24.421%)  route 2.946ns (75.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.529     3.060    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y64        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.952ns (24.421%)  route 2.946ns (75.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.529     3.060    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y64        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.952ns (24.421%)  route 2.946ns (75.579%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.529     3.060    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.678     3.533    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism              0.608     4.141    
                         clock uncertainty           -0.065     4.076    
    SLICE_X107Y64        FDRE (Setup_fdre_C_CE)      -0.205     3.871    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.871    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.952ns (25.330%)  route 2.806ns (74.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.389     2.920    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y65        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     3.532    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y65        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism              0.608     4.140    
                         clock uncertainty           -0.065     4.075    
    SLICE_X107Y65        FDRE (Setup_fdre_C_CE)      -0.205     3.870    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.870    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.952ns (25.330%)  route 2.806ns (74.670%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 3.532 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.865     0.483    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y67        LUT4 (Prop_lut4_I1_O)        0.124     0.607 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.492     1.099    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.223 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.490     1.713    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I5_O)        0.124     1.837 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.571     2.407    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X106Y67        LUT6 (Prop_lut6_I0_O)        0.124     2.531 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.389     2.920    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/sel
    SLICE_X107Y65        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.677     3.532    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X107Y65        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism              0.608     4.140    
                         clock uncertainty           -0.065     4.075    
    SLICE_X107Y65        FDRE (Setup_fdre_C_CE)      -0.205     3.870    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.870    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  0.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.628    -0.580    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDPE (Prop_fdpe_C_Q)         0.141    -0.439 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.817    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X113Y69        FDPE (Hold_fdpe_C_D)         0.075    -0.505    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.576    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.379    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.812    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.075    -0.501    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.604    -0.604    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.407    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.874    -0.841    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X105Y64        FDRE (Hold_fdre_C_D)         0.075    -0.529    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.585    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.388    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.823    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.585    
    SLICE_X113Y75        FDRE (Hold_fdre_C_D)         0.075    -0.510    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.584    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.141    -0.443 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.387    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.822    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.239    -0.584    
    SLICE_X113Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.509    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.625    -0.583    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.442 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.386    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.823    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.241    -0.583    
    SLICE_X107Y77        FDPE (Hold_fdpe_C_D)         0.075    -0.508    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.586    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.445 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.379    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.826    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.241    -0.586    
    SLICE_X106Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.511    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.586    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y74        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141    -0.445 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.080    -0.364    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X106Y74        LUT6 (Prop_lut6_I4_O)        0.045    -0.319 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.319    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out_0
    SLICE_X106Y74        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.826    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y74        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X106Y74        FDCE (Hold_fdce_C_D)         0.091    -0.482    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.633    -0.575    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X107Y61        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.132    -0.301    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X108Y61        LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_1_in[4]
    SLICE_X108Y61        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.812    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y61        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.254    -0.559    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.120    -0.439    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_numero8_block_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.421%)  route 0.107ns (36.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.576    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.107    -0.327    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X111Y63        LUT6 (Prop_lut6_I0_O)        0.045    -0.282 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X111Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.812    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X111Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.252    -0.561    
    SLICE_X111Y63        FDRE (Hold_fdre_C_D)         0.091    -0.470    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_numero8_block_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   numero8_block_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y63    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y63    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y63    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y63    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y63    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y65    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X107Y66    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_numero8_block_clk_wiz_0_0
  To Clock:  clkfbout_numero8_block_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_numero8_block_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   numero8_block_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_numero8_block_clk_wiz_0_0
  To Clock:  clk_out1_numero8_block_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.419ns (39.506%)  route 0.642ns (60.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -0.849    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.419    -0.430 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.642     0.211    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     3.527    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.567     4.094    
                         clock uncertainty           -0.065     4.029    
    SLICE_X111Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     3.495    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.419ns (39.506%)  route 0.642ns (60.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -0.849    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.419    -0.430 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.642     0.211    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     3.527    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.567     4.094    
                         clock uncertainty           -0.065     4.029    
    SLICE_X111Y77        FDPE (Recov_fdpe_C_PRE)     -0.534     3.495    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@5.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.040%)  route 0.682ns (61.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -0.845    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.419    -0.426 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.682     0.256    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y76        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.764    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     3.526    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.607     4.133    
                         clock uncertainty           -0.065     4.068    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.494     3.574    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  3.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.352%)  route 0.245ns (65.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.586    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.458 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.245    -0.213    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.820    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.274    -0.547    
    SLICE_X111Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.696    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.352%)  route 0.245ns (65.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.622    -0.586    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.458 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.245    -0.213    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X111Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.820    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.274    -0.547    
    SLICE_X111Y77        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.696    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns - clk_out1_numero8_block_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.515%)  route 0.291ns (69.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.584    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.456 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.291    -0.164    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X112Y76        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.822    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.252    -0.571    
    SLICE_X112Y76        FDCE (Remov_fdce_C_CLR)     -0.121    -0.692    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.692    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.527    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.084ns  (logic 1.569ns (38.426%)  route 2.514ns (61.574%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  reset_IBUF_inst/O
                         net (fo=8, routed)           2.514     4.084    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y65        FDPE                                         f  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.084ns  (logic 1.569ns (38.426%)  route 2.514ns (61.574%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  reset_IBUF_inst/O
                         net (fo=8, routed)           2.514     4.084    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y65        FDPE                                         f  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.935ns  (logic 0.124ns (3.151%)  route 3.811ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.282     3.282    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.529     3.935    numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y108       FDPE                                         f  numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.935ns  (logic 0.124ns (3.151%)  route 3.811ns (96.849%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.282     3.282    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X112Y108       LUT1 (Prop_lut1_I0_O)        0.124     3.406 f  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.529     3.935    numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y108       FDPE                                         f  numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.951ns  (logic 0.478ns (24.500%)  route 1.473ns (75.500%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.473     1.951    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X105Y67        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.478ns (31.104%)  route 1.059ns (68.896%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.059     1.537    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.478ns (31.104%)  route 1.059ns (68.896%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.059     1.537    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.478ns (31.104%)  route 1.059ns (68.896%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.059     1.537    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.478ns (31.104%)  route 1.059ns (68.896%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.059     1.537    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.537ns  (logic 0.478ns (31.104%)  route 1.059ns (68.896%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.059     1.537    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X109Y68        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.148ns (41.242%)  route 0.211ns (58.758%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.211     0.359    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X109Y77        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.148ns (41.242%)  route 0.211ns (58.758%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.211     0.359    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X109Y77        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.402     0.402    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X112Y56        FDRE                                         r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.148ns (35.620%)  route 0.267ns (64.380%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.267     0.415    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X106Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.148ns (24.231%)  route 0.463ns (75.769%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.463     0.611    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.148ns (24.231%)  route 0.463ns (75.769%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.463     0.611    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.148ns (24.231%)  route 0.463ns (75.769%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.463     0.611    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.148ns (24.231%)  route 0.463ns (75.769%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.463     0.611    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X109Y68        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.148ns (24.231%)  route 0.463ns (75.769%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.463     0.611    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X109Y68        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.148ns (17.831%)  route 0.682ns (82.169%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.682     0.830    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X105Y67        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_numero8_block_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -0.845    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.518    -0.327 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.521     0.194    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X112Y76        LUT1 (Prop_lut1_I0_O)        0.124     0.318 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.549     0.867    numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.847    -0.845    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.518    -0.327 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.521     0.194    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X112Y76        LUT1 (Prop_lut1_I0_O)        0.124     0.318 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.549     0.867    numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.077ns  (logic 0.456ns (42.346%)  route 0.621ns (57.654%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.854    -0.838    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y67        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.456    -0.382 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.621     0.239    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X109Y68        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.071ns  (logic 0.456ns (42.584%)  route 0.615ns (57.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.843    -0.849    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y74        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDCE (Prop_fdce_C_Q)         0.456    -0.393 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.615     0.222    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X109Y77        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.897ns  (logic 0.456ns (50.862%)  route 0.441ns (49.138%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.853    -0.839    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X111Y69        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.441     0.057    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X109Y68        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.740ns  (logic 0.367ns (49.625%)  route 0.373ns (50.375%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.675    -1.470    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X111Y69        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDCE (Prop_fdce_C_Q)         0.367    -1.103 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.373    -0.731    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X109Y68        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.888ns  (logic 0.367ns (41.337%)  route 0.521ns (58.663%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.666    -1.479    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y74        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDCE (Prop_fdce_C_Q)         0.367    -1.112 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.521    -0.591    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X109Y77        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.894ns  (logic 0.367ns (41.059%)  route 0.527ns (58.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.675    -1.470    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y67        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.367    -1.103 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.527    -0.576    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X109Y68        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.518ns (37.103%)  route 0.878ns (62.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671    -1.474    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.418    -1.056 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.425    -0.631    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X112Y76        LUT1 (Prop_lut1_I0_O)        0.100    -0.531 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.453    -0.078    numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.518ns (37.103%)  route 0.878ns (62.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671    -1.474    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X112Y76        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.418    -1.056 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.425    -0.631    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X112Y76        LUT1 (Prop_lut1_I0_O)        0.100    -0.531 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.453    -0.078    numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_numero8_block_clk_wiz_0_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 1.569ns (51.498%)  route 1.478ns (48.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.478     3.047    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X106Y75        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.666    -1.479    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 1.569ns (51.498%)  route 1.478ns (48.502%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 f  reset_IBUF_inst/O
                         net (fo=8, routed)           1.478     3.047    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X106Y75        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.666    -1.479    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X106Y75        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.124ns (7.009%)  route 1.645ns (92.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           1.118     1.118    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X113Y76        LUT1 (Prop_lut1_I0_O)        0.124     1.242 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     1.769    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y76        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671    -1.474    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.124ns (7.009%)  route 1.645ns (92.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           1.118     1.118    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X113Y76        LUT1 (Prop_lut1_I0_O)        0.124     1.242 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     1.769    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y76        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671    -1.474    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.752ns  (logic 0.478ns (27.283%)  route 1.274ns (72.717%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.274     1.752    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X111Y69        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.675    -1.470    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X111Y69        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.478ns (27.805%)  route 1.241ns (72.195%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.241     1.719    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X106Y67        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.675    -1.470    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y67        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.478ns (27.805%)  route 1.241ns (72.195%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.241     1.719    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X106Y67        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.675    -1.470    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.478ns (27.805%)  route 1.241ns (72.195%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.241     1.719    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X106Y67        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.675    -1.470    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.350ns  (logic 0.478ns (35.406%)  route 0.872ns (64.594%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.872     1.350    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X106Y74        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.666    -1.479    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y74        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.478ns (40.231%)  route 0.710ns (59.769%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.710     1.188    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X107Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669    -1.476    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X106Y77        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.109     0.250    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.823    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.688%)  route 0.212ns (62.312%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X109Y68        FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.212     0.340    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.817    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.148ns (35.998%)  route 0.263ns (64.002%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.263     0.411    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X107Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.823    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.148ns (35.998%)  route 0.263ns (64.002%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.263     0.411    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X107Y77        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.823    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X107Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.932%)  route 0.288ns (66.068%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.288     0.436    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X113Y69        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.817    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.932%)  route 0.288ns (66.068%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.288     0.436    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X113Y69        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.898    -0.817    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X113Y69        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.233%)  route 0.296ns (67.767%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X105Y67        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.296     0.437    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X106Y67        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.818    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y67        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.148ns (28.134%)  route 0.378ns (71.866%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.378     0.526    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X106Y74        FDCE                                         f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.889    -0.826    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X106Y74        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.807%)  route 0.616ns (93.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.444     0.444    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X113Y76        LUT1 (Prop_lut1_I0_O)        0.045     0.489 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.661    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y76        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.822    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.045ns (6.807%)  route 0.616ns (93.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.444     0.444    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X113Y76        LUT1 (Prop_lut1_I0_O)        0.045     0.489 f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.661    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y76        FDPE                                         f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.822    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X113Y76        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1121 Endpoints
Min Delay          1121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_detect
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.131ns  (logic 4.136ns (50.874%)  route 3.994ns (49.126%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y73         FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[5]/C
    SLICE_X99Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[5]/Q
                         net (fo=7, routed)           1.016     1.472    numero8_block_i/color_detector_0/U0/rgb_vector[1]
    SLICE_X100Y74        LUT4 (Prop_lut4_I0_O)        0.124     1.596 r  numero8_block_i/color_detector_0/U0/blue_detect0/O
                         net (fo=1, routed)           2.979     4.574    blue_detect_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556     8.131 r  blue_detect_OBUF_inst/O
                         net (fo=0)                   0.000     8.131    blue_detect
    J15                                                               r  blue_detect (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_detect
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 4.243ns (53.609%)  route 3.672ns (46.391%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[20]/C
    SLICE_X102Y75        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[20]/Q
                         net (fo=7, routed)           1.148     1.666    numero8_block_i/color_detector_0/U0/rgb_vector[8]
    SLICE_X100Y77        LUT4 (Prop_lut4_I1_O)        0.124     1.790 r  numero8_block_i/color_detector_0/U0/red_detect0/O
                         net (fo=1, routed)           2.523     4.314    red_detect_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.601     7.915 r  red_detect_OBUF_inst/O
                         net (fo=0)                   0.000     7.915    red_detect
    V12                                                               r  red_detect (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_in_clk_n
                            (input port)
  Destination:            numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 2.278ns (30.721%)  route 5.138ns (69.279%))
  Logic Levels:           5  (BUFG=1 BUFR=1 IBUFDS=1 MMCME2_ADV=1 PLLE2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 f  hdmi_in_clk_n (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_n
    U18                  IBUFDS (Prop_ibufds_IB_O)    0.969     0.969 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.254    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.343 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.406    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.437 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.382    numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.483 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=170, routed)         1.831     7.314    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.402 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     7.416    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_detect
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 4.269ns (60.259%)  route 2.815ns (39.741%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y68        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
    SLICE_X105Y68        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/Q
                         net (fo=5, routed)           0.699     1.118    numero8_block_i/color_detector_0/U0/rgb_vector[7]
    SLICE_X105Y68        LUT4 (Prop_lut4_I2_O)        0.296     1.414 r  numero8_block_i/color_detector_0/U0/green_detect0/O
                         net (fo=1, routed)           2.116     3.530    green_detect_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.554     7.084 r  green_detect_OBUF_inst/O
                         net (fo=0)                   0.000     7.084    green_detect
    W16                                                               r  green_detect (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 1.182ns (23.410%)  route 3.867ns (76.590%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/C
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[6]/Q
                         net (fo=11, routed)          0.865     1.321    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[6]
    SLICE_X109Y72        LUT2 (Prop_lut2_I0_O)        0.152     1.473 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_6__0/O
                         net (fo=3, routed)           0.844     2.317    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_6__0_n_0
    SLICE_X111Y72        LUT6 (Prop_lut6_I5_O)        0.326     2.643 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/iIn_q_i_2__0/O
                         net (fo=4, routed)           0.985     3.628    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/iIn_q_i_2__0_n_0
    SLICE_X109Y70        LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1__0/O
                         net (fo=8, routed)           1.174     4.925    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X109Y71        LUT4 (Prop_lut4_I3_O)        0.124     5.049 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf_i_1__0/O
                         net (fo=1, routed)           0.000     5.049    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf_i_1__0_n_0
    SLICE_X109Y71        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknOvf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 1.087ns (21.613%)  route 3.942ns (78.387%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=13, routed)          1.053     1.472    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[9]
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.296     1.768 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD_i_2__0/O
                         net (fo=4, routed)           1.024     2.792    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD_i_2__0_n_0
    SLICE_X110Y73        LUT4 (Prop_lut4_I0_O)        0.124     2.916 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__0/O
                         net (fo=3, routed)           0.172     3.088    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__0_n_0
    SLICE_X110Y73        LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__0/O
                         net (fo=12, routed)          1.021     4.233    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X110Y70        LUT2 (Prop_lut2_I1_O)        0.124     4.357 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.672     5.029    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X110Y69        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 1.087ns (21.613%)  route 3.942ns (78.387%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
    SLICE_X111Y72        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=13, routed)          1.053     1.472    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[9]
    SLICE_X112Y73        LUT6 (Prop_lut6_I2_O)        0.296     1.768 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD_i_2__0/O
                         net (fo=4, routed)           1.024     2.792    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pIDLY_LD_i_2__0_n_0
    SLICE_X110Y73        LUT4 (Prop_lut4_I0_O)        0.124     2.916 f  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__0/O
                         net (fo=3, routed)           0.172     3.088    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__0_n_0
    SLICE_X110Y73        LUT4 (Prop_lut4_I1_O)        0.124     3.212 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_1__0/O
                         net (fo=12, routed)          1.021     4.233    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X110Y70        LUT2 (Prop_lut2_I1_O)        0.124     4.357 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0/O
                         net (fo=5, routed)           0.672     5.029    numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0
    SLICE_X110Y69        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.992ns  (logic 1.120ns (22.434%)  route 3.872ns (77.566%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y73         FDRE                         0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
    SLICE_X98Y73         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.474     1.992    numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X98Y71         LUT5 (Prop_lut5_I3_O)        0.150     2.142 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.993     3.135    numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X97Y73         LUT5 (Prop_lut5_I1_O)        0.328     3.463 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=7, routed)           0.837     4.300    numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.124     4.424 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.568     4.992    numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X96Y71         FDRE                                         r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.865ns  (logic 1.123ns (23.081%)  route 3.742ns (76.919%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDRE                         0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
    SLICE_X104Y68        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.323     1.841    numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X103Y67        LUT5 (Prop_lut5_I3_O)        0.154     1.995 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2/O
                         net (fo=6, routed)           1.208     3.203    numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[7]_i_2_n_0
    SLICE_X103Y68        LUT5 (Prop_lut5_I1_O)        0.327     3.530 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           0.832     4.362    numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X102Y67        LUT4 (Prop_lut4_I0_O)        0.124     4.486 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.379     4.865    numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X102Y67        FDRE                                         r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.857ns  (logic 1.420ns (29.234%)  route 3.437ns (70.766%))
  Logic Levels:           5  (FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]/C
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=16, routed)          1.047     1.503    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[1]
    SLICE_X109Y65        LUT6 (Prop_lut6_I3_O)        0.124     1.627 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1/O
                         net (fo=4, routed)           0.662     2.289    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_LD_i_2__1_n_0
    SLICE_X109Y66        LUT4 (Prop_lut4_I0_O)        0.152     2.441 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1/O
                         net (fo=3, routed)           0.596     3.037    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenCnt[4]_i_4__1_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I3_O)        0.361     3.398 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__1/O
                         net (fo=6, routed)           1.133     4.530    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__1_n_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I2_O)        0.327     4.857 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[2]_i_1__1/O
                         net (fo=1, routed)           0.000     4.857    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[2]
    SLICE_X113Y67        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y68        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X109Y77        FDCE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDPE                         0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X113Y65        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y65        FDPE                                         r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  numero8_block_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE                         0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X112Y56        FDRE                                         r  numero8_block_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDPE                         0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X112Y108       FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y108       FDPE                                         r  numero8_block_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y71        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[1]/C
    SLICE_X101Y71        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[1]/Q
                         net (fo=1, routed)           0.100     0.241    numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[1]
    SLICE_X99Y71         FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pDataQ_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pTknFlag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pDataQ_reg[6]/C
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pDataQ_reg[6]/Q
                         net (fo=1, routed)           0.056     0.197    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pDataQ[6]
    SLICE_X112Y66        LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pTknFlag_i_1__1/O
                         net (fo=1, routed)           0.000     0.242    numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pTknFlag0
    SLICE_X112Y66        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pTknFlag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDRE                         0.000     0.000 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
    SLICE_X103Y67        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.120     0.248    numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X103Y67        FDRE                                         r  numero8_block_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y72         FDRE                         0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[0]/C
    SLICE_X99Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  numero8_block_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[0]
    SLICE_X98Y73         FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_numero8_block_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_in_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 4.500ns (61.630%)  route 2.801ns (38.370%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.858    -0.834    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/Q
                         net (fo=19, routed)          0.992     0.577    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[0]
    SLICE_X108Y62        LUT4 (Prop_lut4_I2_O)        0.288     0.865 f  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           1.810     2.674    hdmi_in_ddc_sda_iobuf/T
    Y19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.793     6.467 r  hdmi_in_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     6.467    hdmi_in_ddc_sda_io
    Y19                                                               r  hdmi_in_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_numero8_block_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.576ns  (logic 0.029ns (1.840%)  route 1.547ns (98.160%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     2.931 f  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.411    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     0.004 f  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.756    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.785 f  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.795     1.580    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_numero8_block_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.476ns  (logic 0.091ns (2.618%)  route 3.385ns (97.382%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.373    -1.772    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_in_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.098ns (53.370%)  route 0.959ns (46.630%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.632    -0.576    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y62        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=17, routed)          0.305    -0.107    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X108Y62        LUT4 (Prop_lut4_I3_O)        0.044    -0.063 r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SDA_T_INST_0/O
                         net (fo=1, routed)           0.655     0.592    hdmi_in_ddc_sda_iobuf/T
    Y19                  OBUFT (TriStatD_obuft_T_O)
                                                      0.890     1.482 r  hdmi_in_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     1.482    hdmi_in_ddc_sda_io
    Y19                                                               r  hdmi_in_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_numero8_block_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_numero8_block_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_numero8_block_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    numero8_block_i/clk_wiz_0/inst/clkfbout_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.308 f  numero8_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    numero8_block_i/clk_wiz_0/inst/clkfbout_buf_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_numero8_block_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clkfbout_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    numero8_block_i/clk_wiz_0/inst/clkfbout_buf_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_numero8_block_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_in_ddc_sda_io
                            (input port)
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 1.519ns (52.008%)  route 1.401ns (47.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  hdmi_in_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_sda_iobuf/IO
    Y19                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  hdmi_in_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           1.401     2.920    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.604    -1.541    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_scl_io
                            (input port)
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.833ns  (logic 1.490ns (52.611%)  route 1.342ns (47.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  hdmi_in_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_scl_iobuf/IO
    W18                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  hdmi_in_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.342     2.833    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.681    -1.464    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 0.000ns (0.000%)  route 1.608ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           1.608     1.608    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         1.669    -1.476    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.000ns (0.000%)  route 0.697ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.697     0.697    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.823    numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X113Y75        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_scl_io
                            (input port)
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.258ns (33.981%)  route 0.501ns (66.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  hdmi_in_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_scl_iobuf/IO
    W18                  IBUF (Prop_ibuf_I_O)         0.258     0.258 r  hdmi_in_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.501     0.760    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SCL_I
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.903    -0.812    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X113Y63        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_in_ddc_sda_io
                            (input port)
  Destination:            numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_numero8_block_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.286ns (33.715%)  route 0.562ns (66.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  hdmi_in_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_in_ddc_sda_iobuf/IO
    Y19                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hdmi_in_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.562     0.848    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SDA_I
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_numero8_block_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    numero8_block_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  numero8_block_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    numero8_block_i/clk_wiz_0/inst/clk_in1_numero8_block_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  numero8_block_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    numero8_block_i/clk_wiz_0/inst/clk_out1_numero8_block_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  numero8_block_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=158, routed)         0.874    -0.841    numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X105Y64        FDRE                                         r  numero8_block_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C





