# 100DaysOfRTL
One RTL a day, keeps the verification engineer away

## Toolchain:
* [iverilog](http://iverilog.icarus.com) for simulation
* [gtkwave](http://gtkwave.sourceforge.net) for wave viewing
* [yosys](https://yosyshq.net/yosys) for synthesis
* [make](https://www.gnu.org/software/make) for managing the infra