{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552571179377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552571179393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 16:46:19 2019 " "Processing started: Thu Mar 14 16:46:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552571179393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571179393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571179393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552571180220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552571180220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/LAB2/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/LAB2/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "D:/LAB2/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "D:/LAB2/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "D:/LAB2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "D:/LAB2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/LAB2/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant_Value_Generator " "Found entity 1: Constant_Value_Generator" {  } { { "Constant_Value_Generator.v" "" { Text "D:/LAB2/Constant_Value_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/LAB2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALP " "Found entity 1: ALP" {  } { { "ALP.bdf" "" { Schematic "D:/LAB2/ALP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571198924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571198924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "controller Controller_Unit.v(26) " "Verilog HDL Parameter Declaration warning at Controller_Unit.v(26): Parameter Declaration in module \"controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1552571198924 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0nano_embedding.v 1 1 " "Using design file de0nano_embedding.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552571199189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1552571199189 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSrc de0nano_embedding.v(105) " "Verilog HDL Implicit Net warning at de0nano_embedding.v(105): created implicit net for \"BSrc\"" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0nano_embedding.v(63) " "Output port \"DRAM_ADDR\" at de0nano_embedding.v(63) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0nano_embedding.v(64) " "Output port \"DRAM_BA\" at de0nano_embedding.v(64) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0nano_embedding.v(70) " "Output port \"DRAM_DQM\" at de0nano_embedding.v(70) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0nano_embedding.v(65) " "Output port \"DRAM_CAS_N\" at de0nano_embedding.v(65) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0nano_embedding.v(66) " "Output port \"DRAM_CKE\" at de0nano_embedding.v(66) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0nano_embedding.v(67) " "Output port \"DRAM_CLK\" at de0nano_embedding.v(67) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0nano_embedding.v(68) " "Output port \"DRAM_CS_N\" at de0nano_embedding.v(68) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0nano_embedding.v(71) " "Output port \"DRAM_RAS_N\" at de0nano_embedding.v(71) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199221 "|de0nano_embedding"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0nano_embedding.v(72) " "Output port \"DRAM_WE_N\" at de0nano_embedding.v(72) has no driver" {  } { { "de0nano_embedding.v" "" { Text "D:/LAB2/de0nano_embedding.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199236 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CONTROL " "Elaborating entity \"controller\" for hierarchy \"controller:CONTROL\"" {  } { { "de0nano_embedding.v" "CONTROL" { Text "D:/LAB2/de0nano_embedding.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(36) " "Verilog HDL assignment warning at Controller_Unit.v(36): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD Controller_Unit.v(40) " "Verilog HDL Always Construct warning at Controller_Unit.v(40): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k Controller_Unit.v(40) " "Verilog HDL Always Construct warning at Controller_Unit.v(40): variable \"k\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "COMP Controller_Unit.v(40) " "Verilog HDL Always Construct warning at Controller_Unit.v(40): variable \"COMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Controller_Unit.v(41) " "Verilog HDL Always Construct warning at Controller_Unit.v(41): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(42) " "Verilog HDL assignment warning at Controller_Unit.v(42): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199252 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(43) " "Verilog HDL assignment warning at Controller_Unit.v(43): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(44) " "Verilog HDL assignment warning at Controller_Unit.v(44): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(45) " "Verilog HDL assignment warning at Controller_Unit.v(45): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(46) " "Verilog HDL assignment warning at Controller_Unit.v(46): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(47) " "Verilog HDL assignment warning at Controller_Unit.v(47): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(48) " "Verilog HDL assignment warning at Controller_Unit.v(48): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(49) " "Verilog HDL assignment warning at Controller_Unit.v(49): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(52) " "Verilog HDL assignment warning at Controller_Unit.v(52): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(56) " "Verilog HDL assignment warning at Controller_Unit.v(56): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(59) " "Verilog HDL Case Statement warning at Controller_Unit.v(59): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 59 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(72) " "Verilog HDL Case Statement warning at Controller_Unit.v(72): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(83) " "Verilog HDL Case Statement warning at Controller_Unit.v(83): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 83 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(87) " "Verilog HDL Case Statement warning at Controller_Unit.v(87): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 87 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(91) " "Verilog HDL Case Statement warning at Controller_Unit.v(91): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 91 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(107) " "Verilog HDL Case Statement warning at Controller_Unit.v(107): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 107 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(111) " "Verilog HDL Case Statement warning at Controller_Unit.v(111): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 111 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(120) " "Verilog HDL Case Statement warning at Controller_Unit.v(120): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 120 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(124) " "Verilog HDL Case Statement warning at Controller_Unit.v(124): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 124 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(131) " "Verilog HDL Case Statement warning at Controller_Unit.v(131): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 131 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(135) " "Verilog HDL Case Statement warning at Controller_Unit.v(135): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 135 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(139) " "Verilog HDL Case Statement warning at Controller_Unit.v(139): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 139 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(146) " "Verilog HDL Case Statement warning at Controller_Unit.v(146): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 146 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(153) " "Verilog HDL Case Statement warning at Controller_Unit.v(153): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 153 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(168) " "Verilog HDL Case Statement warning at Controller_Unit.v(168): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 168 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(183) " "Verilog HDL Case Statement warning at Controller_Unit.v(183): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 183 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(187) " "Verilog HDL Case Statement warning at Controller_Unit.v(187): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 187 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(196) " "Verilog HDL Case Statement warning at Controller_Unit.v(196): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 196 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(200) " "Verilog HDL Case Statement warning at Controller_Unit.v(200): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 200 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(206) " "Verilog HDL Case Statement warning at Controller_Unit.v(206): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 206 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(216) " "Verilog HDL assignment warning at Controller_Unit.v(216): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD Controller_Unit.v(234) " "Verilog HDL Always Construct warning at Controller_Unit.v(234): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199267 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k Controller_Unit.v(242) " "Verilog HDL Always Construct warning at Controller_Unit.v(242): variable \"k\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Controller_Unit.v(246) " "Verilog HDL Always Construct warning at Controller_Unit.v(246): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(254) " "Verilog HDL Case Statement warning at Controller_Unit.v(254): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 254 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(266) " "Verilog HDL Case Statement warning at Controller_Unit.v(266): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 266 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(302) " "Verilog HDL Case Statement warning at Controller_Unit.v(302): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 302 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(309) " "Verilog HDL Case Statement warning at Controller_Unit.v(309): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 309 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(316) " "Verilog HDL Case Statement warning at Controller_Unit.v(316): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 316 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(331) " "Verilog HDL Case Statement warning at Controller_Unit.v(331): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 331 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(340) " "Verilog HDL Case Statement warning at Controller_Unit.v(340): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 340 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(365) " "Verilog HDL Case Statement warning at Controller_Unit.v(365): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 365 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(374) " "Verilog HDL Case Statement warning at Controller_Unit.v(374): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 374 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(386) " "Verilog HDL Case Statement warning at Controller_Unit.v(386): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 386 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(393) " "Verilog HDL Case Statement warning at Controller_Unit.v(393): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 393 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(400) " "Verilog HDL Case Statement warning at Controller_Unit.v(400): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 400 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(407) " "Verilog HDL Case Statement warning at Controller_Unit.v(407): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 407 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(414) " "Verilog HDL Case Statement warning at Controller_Unit.v(414): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 414 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(428) " "Verilog HDL Case Statement warning at Controller_Unit.v(428): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 428 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(442) " "Verilog HDL Case Statement warning at Controller_Unit.v(442): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 442 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ERR Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"ERR\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AccCLR Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"AccCLR\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "QnCLR Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"QnCLR\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Clr Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"R1Clr\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"ASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199283 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0WE Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"R0WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0Src Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"R0Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Src Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"R1Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Controller_Unit.v(221) " "Verilog HDL Always Construct warning at Controller_Unit.v(221): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AccRight Controller_Unit.v(23) " "Output port \"AccRight\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AccParallel Controller_Unit.v(23) " "Output port \"AccParallel\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "R1WE Controller_Unit.v(18) " "Output port \"R1WE\" at Controller_Unit.v(18) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QParallel Controller_Unit.v(23) " "Output port \"QParallel\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QSrc Controller_Unit.v(23) " "Output port \"QSrc\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QRight Controller_Unit.v(23) " "Output port \"QRight\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QzSrc Controller_Unit.v(23) " "Output port \"QzSrc\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[0\] Controller_Unit.v(225) " "Inferred latch for \"k\[0\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[1\] Controller_Unit.v(225) " "Inferred latch for \"k\[1\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[2\] Controller_Unit.v(225) " "Inferred latch for \"k\[2\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[3\] Controller_Unit.v(225) " "Inferred latch for \"k\[3\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[4\] Controller_Unit.v(225) " "Inferred latch for \"k\[4\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[5\] Controller_Unit.v(225) " "Inferred latch for \"k\[5\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[6\] Controller_Unit.v(225) " "Inferred latch for \"k\[6\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[7\] Controller_Unit.v(225) " "Inferred latch for \"k\[7\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[8\] Controller_Unit.v(225) " "Inferred latch for \"k\[8\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[9\] Controller_Unit.v(225) " "Inferred latch for \"k\[9\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[10\] Controller_Unit.v(225) " "Inferred latch for \"k\[10\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[11\] Controller_Unit.v(225) " "Inferred latch for \"k\[11\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[12\] Controller_Unit.v(225) " "Inferred latch for \"k\[12\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[13\] Controller_Unit.v(225) " "Inferred latch for \"k\[13\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[14\] Controller_Unit.v(225) " "Inferred latch for \"k\[14\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[15\] Controller_Unit.v(225) " "Inferred latch for \"k\[15\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[16\] Controller_Unit.v(225) " "Inferred latch for \"k\[16\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[17\] Controller_Unit.v(225) " "Inferred latch for \"k\[17\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[18\] Controller_Unit.v(225) " "Inferred latch for \"k\[18\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[19\] Controller_Unit.v(225) " "Inferred latch for \"k\[19\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[20\] Controller_Unit.v(225) " "Inferred latch for \"k\[20\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[21\] Controller_Unit.v(225) " "Inferred latch for \"k\[21\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[22\] Controller_Unit.v(225) " "Inferred latch for \"k\[22\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[23\] Controller_Unit.v(225) " "Inferred latch for \"k\[23\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[24\] Controller_Unit.v(225) " "Inferred latch for \"k\[24\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[25\] Controller_Unit.v(225) " "Inferred latch for \"k\[25\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[26\] Controller_Unit.v(225) " "Inferred latch for \"k\[26\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[27\] Controller_Unit.v(225) " "Inferred latch for \"k\[27\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[28\] Controller_Unit.v(225) " "Inferred latch for \"k\[28\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[29\] Controller_Unit.v(225) " "Inferred latch for \"k\[29\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[30\] Controller_Unit.v(225) " "Inferred latch for \"k\[30\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[31\] Controller_Unit.v(225) " "Inferred latch for \"k\[31\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199299 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Src Controller_Unit.v(225) " "Inferred latch for \"R1Src\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[0\] Controller_Unit.v(225) " "Inferred latch for \"R0Src\[0\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[1\] Controller_Unit.v(225) " "Inferred latch for \"R0Src\[1\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0WE Controller_Unit.v(225) " "Inferred latch for \"R0WE\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[0\] Controller_Unit.v(225) " "Inferred latch for \"BSrc\[0\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[1\] Controller_Unit.v(225) " "Inferred latch for \"BSrc\[1\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[0\] Controller_Unit.v(225) " "Inferred latch for \"ASrc\[0\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[1\] Controller_Unit.v(225) " "Inferred latch for \"ASrc\[1\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Controller_Unit.v(225) " "Inferred latch for \"ALUCtrl\[0\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Controller_Unit.v(225) " "Inferred latch for \"ALUCtrl\[1\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Controller_Unit.v(225) " "Inferred latch for \"ALUCtrl\[2\]\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Clr Controller_Unit.v(225) " "Inferred latch for \"R1Clr\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "QnCLR Controller_Unit.v(225) " "Inferred latch for \"QnCLR\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AccCLR Controller_Unit.v(225) " "Inferred latch for \"AccCLR\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST Controller_Unit.v(225) " "Inferred latch for \"RST\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERR Controller_Unit.v(225) " "Inferred latch for \"ERR\" at Controller_Unit.v(225)" {  } { { "Controller_Unit.v" "" { Text "D:/LAB2/Controller_Unit.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199314 "|de0nano_embedding|controller:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALP ALP:DATAPATH " "Elaborating entity \"ALP\" for hierarchy \"ALP:DATAPATH\"" {  } { { "de0nano_embedding.v" "DATAPATH" { Text "D:/LAB2/de0nano_embedding.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199345 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Qn " "Found inconsistent dimensions for element \"Qn\"" {  } { { "ALP.bdf" "" { Schematic "D:/LAB2/ALP.bdf" { { 632 952 952 776 "Qn\[0..0\]" "" } { 632 952 1088 632 "Qn\[0\]" "" } { 936 1896 2072 952 "Qn" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199361 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Qn " "Converted elements in bus name \"Qn\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Qn\[0\] Qn0 " "Converted element name(s) from \"Qn\[0\]\" to \"Qn0\"" {  } { { "ALP.bdf" "" { Schematic "D:/LAB2/ALP.bdf" { { 632 952 952 776 "Qn\[0..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1552571199361 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Qn\[0\] Qn0 " "Converted element name(s) from \"Qn\[0\]\" to \"Qn0\"" {  } { { "ALP.bdf" "" { Schematic "D:/LAB2/ALP.bdf" { { 632 952 1088 632 "Qn\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1552571199361 ""}  } { { "ALP.bdf" "" { Schematic "D:/LAB2/ALP.bdf" { { 632 952 952 776 "Qn\[0..0\]" "" } { 632 952 1088 632 "Qn\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1552571199361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ALP:DATAPATH\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"ALP:DATAPATH\|alu:ALU\"" {  } { { "ALP.bdf" "ALU" { Schematic "D:/LAB2/ALP.bdf" { { 488 696 912 632 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199455 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/LAB2/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199470 "|de0nano_embedding|ALP:DATAPATH|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/LAB2/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552571199470 "|de0nano_embedding|ALP:DATAPATH|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF alu.v(47) " "Inferred latch for \"OVF\" at alu.v(47)" {  } { { "alu.v" "" { Text "D:/LAB2/alu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199470 "|de0nano_embedding|ALP:DATAPATH|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO alu.v(47) " "Inferred latch for \"CO\" at alu.v(47)" {  } { { "alu.v" "" { Text "D:/LAB2/alu.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571199470 "|de0nano_embedding|ALP:DATAPATH|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ALP:DATAPATH\|mux4:inst6 " "Elaborating entity \"mux4\" for hierarchy \"ALP:DATAPATH\|mux4:inst6\"" {  } { { "ALP.bdf" "inst6" { Schematic "D:/LAB2/ALP.bdf" { { 680 376 616 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst5 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst5\"" {  } { { "ALP.bdf" "inst5" { Schematic "D:/LAB2/ALP.bdf" { { 792 64 224 872 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg ALP:DATAPATH\|shift_reg:AccReg " "Elaborating entity \"shift_reg\" for hierarchy \"ALP:DATAPATH\|shift_reg:AccReg\"" {  } { { "ALP.bdf" "AccReg" { Schematic "D:/LAB2/ALP.bdf" { { 568 1088 1288 744 "AccReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALP:DATAPATH\|mux2:inst13 " "Elaborating entity \"mux2\" for hierarchy \"ALP:DATAPATH\|mux2:inst13\"" {  } { { "ALP.bdf" "inst13" { Schematic "D:/LAB2/ALP.bdf" { { 296 1480 1592 528 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_A ALP:DATAPATH\|register_A:Qzero " "Elaborating entity \"register_A\" for hierarchy \"ALP:DATAPATH\|register_A:Qzero\"" {  } { { "ALP.bdf" "Qzero" { Schematic "D:/LAB2/ALP.bdf" { { 744 1600 1800 856 "Qzero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_B ALP:DATAPATH\|register_B:R1reg " "Elaborating entity \"register_B\" for hierarchy \"ALP:DATAPATH\|register_B:R1reg\"" {  } { { "ALP.bdf" "R1reg" { Schematic "D:/LAB2/ALP.bdf" { { 456 24 224 568 "R1reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst7 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst7\"" {  } { { "ALP.bdf" "inst7" { Schematic "D:/LAB2/ALP.bdf" { { 640 64 224 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant_Value_Generator ALP:DATAPATH\|Constant_Value_Generator:inst9 " "Elaborating entity \"Constant_Value_Generator\" for hierarchy \"ALP:DATAPATH\|Constant_Value_Generator:inst9\"" {  } { { "ALP.bdf" "inst9" { Schematic "D:/LAB2/ALP.bdf" { { 336 368 528 416 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_A ALP:DATAPATH\|register_A:ERR_E " "Elaborating entity \"register_A\" for hierarchy \"ALP:DATAPATH\|register_A:ERR_E\"" {  } { { "ALP.bdf" "ERR_E" { Schematic "D:/LAB2/ALP.bdf" { { 400 1088 1288 512 "ERR_E" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALP:DATAPATH\|mux2:inst17 " "Elaborating entity \"mux2\" for hierarchy \"ALP:DATAPATH\|mux2:inst17\"" {  } { { "ALP.bdf" "inst17" { Schematic "D:/LAB2/ALP.bdf" { { 248 1912 2144 360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552571199673 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "BSrc DATAPATH 1 2 " "Port \"BSrc\" on the entity instantiation of \"DATAPATH\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "de0nano_embedding.v" "DATAPATH" { Text "D:/LAB2/de0nano_embedding.v" 123 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1552571199860 "|de0nano_embedding|ALP:DATAPATH"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "ALP:DATAPATH\|DAT\[1\] ALP:DATAPATH\|register_A:ERR_E\|DATA\[1\] " "Net \"ALP:DATAPATH\|DAT\[1\]\", which fans out to \"ALP:DATAPATH\|register_A:ERR_E\|DATA\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALP:DATAPATH\|alu:ALU\|CO " "Net is fed by \"ALP:DATAPATH\|alu:ALU\|CO\"" {  } { { "alu.v" "CO" { Text "D:/LAB2/alu.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1552571200079 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALP:DATAPATH\|alu:ALU\|OVF " "Net is fed by \"ALP:DATAPATH\|alu:ALU\|OVF\"" {  } { { "alu.v" "OVF" { Text "D:/LAB2/alu.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1552571200079 ""}  } { { "register_A.v" "DATA\[1\]" { Text "D:/LAB2/register_A.v" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1552571200079 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552571200079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 95 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552571200531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 14 16:46:40 2019 " "Processing ended: Thu Mar 14 16:46:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552571200531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552571200531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552571200531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571200531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 95 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 95 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552571201280 ""}
