#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 31 19:31:18 2022
# Process ID: 38612
# Current directory: D:/CodeTry/CODExperiment/Lab2/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39012 D:\CodeTry\CODExperiment\Lab2\project_1\project_1.xpr
# Log file: D:/CodeTry/CODExperiment/Lab2/project_1/vivado.log
# Journal file: D:/CodeTry/CODExperiment/Lab2/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CodeTry/CODExperiment/Lab2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 699.227 ; gain = 80.070
update_compile_order -fileset sources_1
close [ open D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/Sort_Twoport.v w ]
add_files D:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/new/Sort_Twoport.v
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_2 -dir d:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.memory_type {simple_dual_port_ram} CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab2/DistMemCoe.coe}] [get_ips dist_mem_gen_2]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/CodeTry/CODExperiment/Lab2/DistMemCoe.coe' provided. It will be converted relative to IP Instance files '../../../../../DistMemCoe.coe'
generate_target {instantiation_template} [get_files d:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dist_mem_gen_2'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dist_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dist_mem_gen_2'...
catch { config_ip_cache -export [get_ips -all dist_mem_gen_2] }
export_ip_user_files -of_objects [get_files d:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.xci]
launch_runs -jobs 6 dist_mem_gen_2_synth_1
[Thu Mar 31 19:56:45 2022] Launched dist_mem_gen_2_synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/dist_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files d:/CodeTry/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2.xci] -directory D:/CodeTry/CODExperiment/Lab2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab2/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab2/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab2/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property top Sort_Twoport [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 20:07:38 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 31 20:07:38 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 20:12:41 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 31 20:12:41 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 20:12:47 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 31 20:12:47 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/Sort_Twoport.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/Sort_Twoport.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Mar 31 20:31:44 2022] Launched synth_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/synth_1/runme.log
[Thu Mar 31 20:31:44 2022] Launched impl_1...
Run output will be captured here: D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF974A
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/Sort_Twoport.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CodeTry/CODExperiment/Lab2/project_1/project_1.runs/impl_1/Sort_Twoport.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
