
*** Running vivado
    with args -log traffic_intersection.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_intersection.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source traffic_intersection.tcl -notrace
Command: synth_design -top traffic_intersection -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.559 ; gain = 100.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'traffic_intersection' [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:61]
WARNING: [Synth 8-614] signal 'digit_7seg_display' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:88]
WARNING: [Synth 8-614] signal 'KeyPad_Row' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:145]
WARNING: [Synth 8-614] signal 'Count_OneSecDelay' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:145]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:145]
WARNING: [Synth 8-614] signal 'Count_OneSecDelay_LSD' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:145]
WARNING: [Synth 8-614] signal 'Count_OneSecDelay_MSD' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:145]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:190]
WARNING: [Synth 8-614] signal 'btn' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:190]
INFO: [Synth 8-226] default block is never used [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:357]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:355]
INFO: [Synth 8-226] default block is never used [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:375]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:373]
INFO: [Synth 8-256] done synthesizing module 'traffic_intersection' (1#1) [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:61]
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[3] driven by constant 0
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[2] driven by constant 0
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[1] driven by constant 0
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[0] driven by constant 0
WARNING: [Synth 8-3331] design traffic_intersection has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.535 ; gain = 156.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.535 ; gain = 156.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.535 ; gain = 156.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/MadeehaReq5_6/traffic_intersection.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'led6_r_OBUF'. [E:/MadeehaReq5_6/traffic_intersection.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/MadeehaReq5_6/traffic_intersection.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/MadeehaReq5_6/traffic_intersection.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/MadeehaReq5_6/traffic_intersection.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_intersection_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_intersection_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 750.109 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.109 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 750.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.109 ; gain = 488.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.109 ; gain = 488.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.109 ; gain = 488.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'traffic_intersection'
INFO: [Synth 8-5545] ROM "out_7seg" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Count_OneSecDelay_LSD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count_OneSecDelay_MSD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Count_OneSecDelay_MSD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                              000
                      s1 |                               11 |                              001
                      s2 |                               10 |                              010
                      s3 |                               01 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'traffic_intersection'
WARNING: [Synth 8-327] inferring latch for variable 'red_led_reg' [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:361]
WARNING: [Synth 8-327] inferring latch for variable 'red_led_reg' [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:379]
WARNING: [Synth 8-327] inferring latch for variable 'out_7seg_reg' [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'Count_OneSecDelay_MSD_reg' [E:/MadeehaReq5_6/traffic_intersection.srcs/sources_1/new/traffic_intersection.vhd:154]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.109 ; gain = 488.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 8     
	   4 Input     31 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_intersection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 8     
	   4 Input     31 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[3] driven by constant 0
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[2] driven by constant 0
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[1] driven by constant 0
WARNING: [Synth 8-3917] design traffic_intersection has port KeyPad_Col[0] driven by constant 0
WARNING: [Synth 8-3331] design traffic_intersection has unconnected port sw[2]
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[30]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[29]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[28]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[27]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[26]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[25]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[24]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[23]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[22]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[21]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[20]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[19]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[18]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[17]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[16]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[15]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[14]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[13]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[12]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[11]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[10]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[9]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[8]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[7]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[6]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[5]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[4]' (LDC) to 'Count_OneSecDelay_MSD_reg[2]'
INFO: [Synth 8-3886] merging instance 'Count_OneSecDelay_MSD_reg[2]' (LDC) to 'Count_OneSecDelay_MSD_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Count_OneSecDelay_MSD_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Count_OneSecDelay_MSD_reg[3]) is unused and will be removed from module traffic_intersection.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 750.109 ; gain = 488.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 750.426 ; gain = 489.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 769.914 ; gain = 508.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    19|
|3     |LUT1   |    34|
|4     |LUT2   |     2|
|5     |LUT3   |     7|
|6     |LUT4   |    15|
|7     |LUT5   |    12|
|8     |LUT6   |    16|
|9     |FDRE   |    82|
|10    |LD     |     7|
|11    |LDC    |     3|
|12    |LDCP   |     1|
|13    |IBUF   |    12|
|14    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   231|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 772.484 ; gain = 511.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 772.484 ; gain = 178.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 772.484 ; gain = 511.207
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 7 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 772.484 ; gain = 519.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/MadeehaReq5_6/traffic_intersection.runs/synth_1/traffic_intersection.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_intersection_utilization_synth.rpt -pb traffic_intersection_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 14:44:31 2019...
