SDRAM_OOPS	,	V_12
L1_DATA_A_START	,	V_21
L2_LENGTH	,	V_46
data	,	V_11
CONFIG_MTD_UCLINUX	,	F_8
reserved_mem_icache_on	,	V_51
L2_IMEMORY	,	V_53
CONFIG_ROMKERNEL	,	F_4
MAX_CPLBS	,	V_29
cplb_entry	,	V_5
i_d	,	V_2
L2_START	,	V_47
i_i	,	V_3
SDRAM_INON_CHBL	,	V_52
ASYNC_BANK3_BASE	,	V_42
L1_DMEMORY	,	V_22
DMA_UNCACHED_REGION	,	V_34
SDRAM_DGENERIC	,	V_15
COREB_L1_DATA_A_START	,	V_25
i_tbl	,	V_8
icplb_nr_bounds	,	V_54
CONFIG_ROM_BASE	,	V_18
_ramend	,	V_35
memory_mtd_start	,	V_31
ARRAY_SIZE	,	F_9
SDRAM_IGENERIC	,	V_17
L1_DATA_B_LENGTH	,	V_20
SDRAM_DNON_CHBL	,	V_38
cpu	,	V_1
SDRAM_EBIU	,	V_44
memory_start	,	V_14
mtd_size	,	V_32
CONFIG_SMP	,	F_5
first_switched_icplb	,	V_28
icplb_tbl	,	V_9
icplb_bounds	,	V_50
L1_IMEMORY	,	V_24
KERN_INFO	,	V_10
L1_CODE_START	,	V_23
BUG_ON	,	F_6
printk	,	F_2
COREB_L1_CODE_START	,	V_26
memory_end	,	V_33
physical_mem_end	,	V_39
d_tbl	,	V_6
ASYNC_BANK0_BASE	,	V_41
L2_DMEMORY	,	V_48
reserved_mem_dcache_on	,	V_40
generate_cplb_tables_all	,	F_7
PAGE_SIZE_1KB	,	V_13
PAGE_SIZE_4MB	,	V_16
ASYNC_BANK3_SIZE	,	V_43
addr	,	V_4
BOOT_ROM_START	,	V_45
dcplb_tbl	,	V_7
dcplb_nr_bounds	,	V_49
L1_DATA_A_LENGTH	,	V_19
dcplb_bounds	,	V_36
eaddr	,	V_37
"NOMPU: setting up cplb tables\n"	,	L_1
generate_cplb_tables_cpu	,	F_1
__init	,	T_1
CONFIG_DEBUG_HUNT_FOR_ZERO	,	F_3
uncached_end	,	V_30
first_switched_dcplb	,	V_27
