Analysis & Elaboration report for finalProject
Sat Mar 04 11:32:33 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat Mar 04 11:32:33 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; finalProject                                    ;
; Top-level Entity Name              ; booth_32_bitPairRecoding_algorithm              ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                      ;
+----------------------------------------------------------------------------+------------------------------------+--------------------+
; Option                                                                     ; Setting                            ; Default Value      ;
+----------------------------------------------------------------------------+------------------------------------+--------------------+
; Device                                                                     ; EP3C16F484C6                       ;                    ;
; Top-level entity name                                                      ; booth_32_bitPairRecoding_algorithm ; finalProject       ;
; Family name                                                                ; Cyclone III                        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                 ; On                 ;
; Enable compact report table                                                ; Off                                ; Off                ;
; Restructure Multiplexers                                                   ; Auto                               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                                ; Off                ;
; Preserve fewer node names                                                  ; On                                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                                ; Off                ;
; Verilog Version                                                            ; Verilog_2001                       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993                          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                               ; Auto               ;
; Safe State Machine                                                         ; Off                                ; Off                ;
; Extract Verilog State Machines                                             ; On                                 ; On                 ;
; Extract VHDL State Machines                                                ; On                                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                                 ; On                 ;
; Parallel Synthesis                                                         ; On                                 ; On                 ;
; DSP Block Balancing                                                        ; Auto                               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                                 ; On                 ;
; Power-Up Don't Care                                                        ; On                                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                                ; Off                ;
; Remove Duplicate Registers                                                 ; On                                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                                ; Off                ;
; Optimization Technique                                                     ; Balanced                           ; Balanced           ;
; Carry Chain Length                                                         ; 70                                 ; 70                 ;
; Auto Carry Chains                                                          ; On                                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                                ; Off                ;
; Auto ROM Replacement                                                       ; On                                 ; On                 ;
; Auto RAM Replacement                                                       ; On                                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                                ; Off                ;
; Auto Resource Sharing                                                      ; Off                                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                                 ; On                 ;
; Report Parameter Settings                                                  ; On                                 ; On                 ;
; Report Source Assignments                                                  ; On                                 ; On                 ;
; Report Connectivity Checks                                                 ; On                                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                 ; Normal compilation ;
; HDL message level                                                          ; Level2                             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                                ; 100                ;
; Clock MUX Protection                                                       ; On                                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                                ; Off                ;
; Block Design Naming                                                        ; Auto                               ; Auto               ;
; SDC constraint protection                                                  ; Off                                ; Off                ;
; Synthesis Effort                                                           ; Auto                               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                                 ; On                 ;
; Synthesis Seed                                                             ; 1                                  ; 1                  ;
+----------------------------------------------------------------------------+------------------------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 04 11:32:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_ror.vhd
    Info (12022): Found design unit 1: phase1_tb_ror-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_ror
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_rol.vhd
    Info (12022): Found design unit 1: phase1_tb_rol-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_rol
Info (12021): Found 2 design units, including 1 entities, in source file cla_tb.vhd
    Info (12022): Found design unit 1: CLA_tb-CLA_tb_arch
    Info (12023): Found entity 1: CLA_tb
Info (12021): Found 2 design units, including 1 entities, in source file booth_32_algorithm_tb.vhd
    Info (12022): Found design unit 1: booth_32_algorithm_tb-booth_32_algorithm_tb_arch
    Info (12023): Found entity 1: booth_32_algorithm_tb
Info (12021): Found 2 design units, including 1 entities, in source file phase1.vhd
    Info (12022): Found design unit 1: phase1-bdf_type
    Info (12023): Found entity 1: phase1
Info (12021): Found 2 design units, including 1 entities, in source file z_split.vhd
    Info (12022): Found design unit 1: Z_split-behavioral
    Info (12023): Found entity 1: Z_split
Info (12021): Found 2 design units, including 1 entities, in source file register_64.vhd
    Info (12022): Found design unit 1: register_64-behavioral
    Info (12023): Found entity 1: register_64
Info (12021): Found 2 design units, including 1 entities, in source file register_32.vhd
    Info (12022): Found design unit 1: register_32-behavioral
    Info (12023): Found entity 1: register_32
Info (12021): Found 2 design units, including 1 entities, in source file mdmux.vhd
    Info (12022): Found design unit 1: MDMUX-behavioral
    Info (12023): Found entity 1: MDMUX
Info (12021): Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd
    Info (12022): Found design unit 1: encoder_32_to_5-behavioral
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd
    Info (12022): Found design unit 1: bus_mux_32_to_1-behavioral
    Info (12023): Found entity 1: bus_mux_32_to_1
Info (12021): Found 2 design units, including 1 entities, in source file booth_32_algorithm.vhd
    Info (12022): Found design unit 1: booth_32_algorithm-behavioral
    Info (12023): Found entity 1: booth_32_algorithm
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-behavioral
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb.vhd
    Info (12022): Found design unit 1: phase1_tb-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_sub.vhd
    Info (12022): Found design unit 1: phase1_tb_sub-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_sub
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_add.vhd
    Info (12022): Found design unit 1: phase1_tb_add-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_add
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_mul.vhd
    Info (12022): Found design unit 1: phase1_tb_mul-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_mul
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_div.vhd
    Info (12022): Found design unit 1: phase1_tb_div-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_div
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_and.vhd
    Info (12022): Found design unit 1: phase1_tb_and-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_and
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_or.vhd
    Info (12022): Found design unit 1: phase1_tb_or-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_or
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_srl.vhd
    Info (12022): Found design unit 1: phase1_tb_srl-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_srl
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_sll.vhd
    Info (12022): Found design unit 1: phase1_tb_sll-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_sll
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_neg.vhd
    Info (12022): Found design unit 1: phase1_tb_neg-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_neg
Info (12021): Found 2 design units, including 1 entities, in source file phase1_tb_not.vhd
    Info (12022): Found design unit 1: phase1_tb_not-phase1_tb_arch
    Info (12023): Found entity 1: phase1_tb_not
Info (12021): Found 2 design units, including 1 entities, in source file carry_lookahead_adder.vhd
    Info (12022): Found design unit 1: carry_lookahead_adder-behavioral
    Info (12023): Found entity 1: carry_lookahead_adder
Info (12021): Found 2 design units, including 1 entities, in source file booth_32_bitpairrecoding_algorithm.vhd
    Info (12022): Found design unit 1: booth_32_bitPairRecoding_algorithm-behavioral
    Info (12023): Found entity 1: booth_32_bitPairRecoding_algorithm
Info (12021): Found 2 design units, including 1 entities, in source file booth_32_bitpairrecoding_algorithm_tb.vhd
    Info (12022): Found design unit 1: booth_32_bitPairRecoding_algorithm_tb-booth_32_bitPairRecoding_algorithm_tb_arch
    Info (12023): Found entity 1: booth_32_bitPairRecoding_algorithm_tb
Info (12127): Elaborating entity "booth_32_bitPairRecoding_algorithm" for the top level hierarchy
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 516 megabytes
    Info: Processing ended: Sat Mar 04 11:32:33 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


