

================================================================
== Vivado HLS Report for 'maxpool'
================================================================
* Date:           Sat Mar  7 21:38:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool_cnn
* Solution:       solution3_opt2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.701|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2363|  2363|  2363|  2363|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- OFM_ROW_COL  |  2361|  2361|        12|          2|          1|  1176|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    743|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    186|    -|
|Register         |        0|      -|     650|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     782|   1535|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |maxpool_fcmp_32nsbkb_U1  |maxpool_fcmp_32nsbkb  |        0|      0|  66|  239|    0|
    |maxpool_fcmp_32nsbkb_U2  |maxpool_fcmp_32nsbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_253_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln11_1_fu_417_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln17_1_fu_525_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln17_2_fu_565_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_3_fu_576_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_4_fu_592_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_5_fu_598_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln17_fu_473_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln23_1_fu_618_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln23_fu_399_p2       |     +    |      0|  0|  15|           9|           9|
    |c_fu_624_p2              |     +    |      0|  0|  15|           2|           5|
    |ofm_fu_259_p2            |     +    |      0|  0|  12|           1|           3|
    |r_fu_371_p2              |     +    |      0|  0|  15|           2|           5|
    |sub_ln17_1_fu_503_p2     |     -    |      0|  0|  19|          14|          14|
    |sub_ln17_2_fu_555_p2     |     -    |      0|  0|  19|          14|          14|
    |sub_ln17_fu_311_p2       |     -    |      0|  0|  15|           9|           9|
    |sub_ln23_1_fu_464_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln23_fu_341_p2       |     -    |      0|  0|  15|           8|           8|
    |and_ln18_1_fu_761_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln18_2_fu_767_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln18_3_fu_859_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln18_4_fu_865_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln18_5_fu_949_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln18_6_fu_955_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln18_fu_672_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_247_p2      |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln11_fu_265_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln12_fu_359_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_10_fu_913_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln18_11_fu_919_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_12_fu_931_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln18_13_fu_937_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_1_fu_660_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_2_fu_725_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln18_3_fu_731_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_4_fu_743_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln18_5_fu_749_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_6_fu_823_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln18_7_fu_829_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_8_fu_841_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln18_9_fu_847_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln18_fu_654_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln17_1_fu_241_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln17_2_fu_365_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln17_3_fu_509_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln17_fu_582_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln18_1_fu_737_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln18_2_fu_755_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln18_3_fu_835_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln18_4_fu_853_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln18_5_fu_925_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln18_6_fu_943_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln18_fu_666_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln11_fu_630_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln17_1_fu_423_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln17_2_fu_279_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln17_3_fu_351_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln17_4_fu_433_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln17_fu_271_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln18_1_fu_773_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln18_2_fu_871_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln18_3_fu_961_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln18_fu_678_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln23_1_fu_387_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln23_2_fu_409_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln23_3_fu_514_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln23_fu_439_p3    |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 743|         457|         394|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter5                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_202_p4               |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten23_phi_fu_158_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_180_p4    |   9|          2|    8|         16|
    |ap_phi_mux_ofm_0_phi_fu_169_p4             |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_191_p4               |   9|          2|    5|         10|
    |c_0_reg_198                                |   9|          2|    5|         10|
    |grp_fu_210_p1                              |  15|          3|   32|         96|
    |grp_fu_216_p1                              |  15|          3|   32|         96|
    |in_r_address0                              |  15|          3|   13|         39|
    |in_r_address1                              |  15|          3|   13|         39|
    |indvar_flatten23_reg_154                   |   9|          2|   11|         22|
    |indvar_flatten_reg_176                     |   9|          2|    8|         16|
    |ofm_0_reg_165                              |   9|          2|    3|          6|
    |r_0_reg_187                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 186|         39|  156|        405|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln10_reg_981                      |  11|   0|   11|          0|
    |add_ln11_1_reg_1030                   |   8|   0|    8|          0|
    |add_ln17_3_reg_1040                   |  14|   0|   14|          0|
    |add_ln17_4_reg_1045                   |  13|   0|   14|          1|
    |add_ln17_5_reg_1050                   |  13|   0|   14|          1|
    |add_ln23_1_reg_1055                   |  12|   0|   12|          0|
    |add_ln23_reg_1014                     |   9|   0|    9|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |c_0_reg_198                           |   5|   0|    5|          0|
    |c_reg_1060                            |   5|   0|    5|          0|
    |icmp_ln10_reg_977                     |   1|   0|    1|          0|
    |icmp_ln11_reg_986                     |   1|   0|    1|          0|
    |indvar_flatten23_reg_154              |  11|   0|   11|          0|
    |indvar_flatten_reg_176                |   8|   0|    8|          0|
    |ofm_0_reg_165                         |   3|   0|    3|          0|
    |or_ln17_1_reg_972                     |   4|   0|    5|          1|
    |or_ln17_2_reg_1003                    |   1|   0|    1|          0|
    |r_0_reg_187                           |   5|   0|    5|          0|
    |r_reg_1009                            |   5|   0|    5|          0|
    |reg_221                               |  32|   0|   32|          0|
    |reg_226                               |  32|   0|   32|          0|
    |select_ln11_reg_1065                  |   8|   0|    8|          0|
    |select_ln17_2_reg_993                 |   3|   0|    3|          0|
    |select_ln18_1_reg_1082                |  32|   0|   32|          0|
    |select_ln18_1_reg_1082_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln18_2_reg_1099                |  32|   0|   32|          0|
    |select_ln18_3_reg_1106                |  32|   0|   32|          0|
    |select_ln18_reg_1070                  |  32|   0|   32|          0|
    |select_ln23_2_reg_1024                |   5|   0|    5|          0|
    |sub_ln17_reg_998                      |   7|   0|    9|          2|
    |trunc_ln23_reg_1019                   |   8|   0|    8|          0|
    |add_ln17_3_reg_1040                   |  64|  32|   14|          0|
    |add_ln17_5_reg_1050                   |  64|  32|   14|          1|
    |add_ln23_1_reg_1055                   |  64|  32|   12|          0|
    |icmp_ln10_reg_977                     |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 650| 128|  440|          6|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    maxpool   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    maxpool   | return value |
|in_r_address0   | out |   13|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1   | out |   13|  ap_memory |     in_r     |     array    |
|in_r_ce1        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

