"id","title","status","automation_comments","automation_developer","validation_env","validation_scope","automation_status","classification","component_affected","duration","effort","jama_id","jama_platform_feature_and_capability","jama_platform_por_milestone_map","jama_pmf_pf_socip_mapping","jama_requirement_id","legacy_id","me_sku","os","owner","overall_expected_results","owner_team","priority","release_affected","release_completed","release_deployed","scope","status_reason","test_automation_status","test_complexity","test_coverage_level","test_subtype","test_sub_category","test_type","tools_used","description","tag","processor"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013121149"",""14013121149"")","Verify system stability post Reboot(S5) cycling","complete",,"rohith2x","common,emulation.ip,fpga.hybrid,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","fw.ifwi.pmc","10","5.0","CSS-IVE-60413","Power Management","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_B0_RS4_Beta,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,ADL-S_HFPGA_PSS1.0,ADL-S_HFPGA_PSS1.1,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","S-states","BC-RQTBC-10216
BC-RQTBC-10217
BC-RQTBC-10218
TGL:BC-RQTBCTL-1146
RKL: 2206874065
JSL: 2202553195
ADL: 2205193100","CSS-IVE-60413","Consumer,Corporate_vPro,Slim","windows.20h2_vibranium.x64","reddyv5x","System should be stable post Reboot cycling","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.skylake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Intention of the testcase is to verify system stability check post Reboot cycling","IFWI,ICL-FW-PSS0.5,GLK-CI,EC-NA,GLK-CI-2,ICL_PSS_BAT_NEW,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,TGL_PSS0.8C,BIOS_EXT_BAT,InProdATMS1.0_03March2018,EC-tgl-pss_bat,PSE 1.0,EC-BAT-automation,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_Focus_Blue_Auto,PSS_ADL_Automation_In_Production,EC-FV,ADL_P_Automated_TCs,COMMON_QRC_BAT,ECVAL-DT-FV,ADL_S_QRCBAT,EC-WCOS-NEW,ADL-S_Delta,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-N_QRC_BAT,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,ADL_N_REV0,ADL-N_REV1,RPL_S_PO_P3,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_P_PSS_BIOS,MTL_M_P_PV_PORLNL_M_PSS0.5,LNL_M_PSS0.8,RPL-S_2SDC7,RPL-Px_5SGC1,RPL_Px_PO_P3,RPL_Px_QRC,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,LNL-M_Pre-Si_In_Production,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7,ARL_S_IFWI_0.5PSS,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,ARL_S_QRC,ARL-S_eBAT,RPL-S_2SDC9","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-p,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013121166"",""14013121166"")","Verify system stability post Sleep(S3) cycling","complete",,"rohith2x","common","Ingredient","Automatable","Intel Confidential","fw.ifwi.pmc","10","5.0","CSS-IVE-60509","Power Management","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_U42_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-S_HSLE_PSS1.0,ADL-S_HFPGA_PSS1.0,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","S-states","TGL : BC-RQTBCTL-1144
JSLP : BC-RQTBC-16720
ADL: 2205168301,2202553186
MTL : 16011327243","CSS-IVE-60509","Consumer,Corporate_vPro,Slim","windows.20h2_vibranium.x64","reddyv5x","System should be stable post Sleep cycling","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.jasperlake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Intention of the testcase is to verify system stability check post sleep cycling","ICL-FW-PSS0.5,GLK-CI,GLK-SxCycle,EC-BAT,EC-SX,EC-GPIO,GLK-CI-2,GLK_eSPI_Sanity_inprod,ICL_PSS_BAT_NEW,GLK_Win10S,GLK-RS3-10_IFWI,ICL_BAT_NEW,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-BAT-2018,EC-tgl-pss_bat,PSE 1.0,EC-BAT-automation,OBC-CNL-PTF-PMC-PM-Sx,OBC-ICL-PTF-PMC-PM-Sx,OBC-TGL-PTF-PMC-PM-Sx,RKL_PSS0.5,TGL_PSS_IN_PRODUCTION,GLK_ATMS1.0_Automated_TCs,CML_EC_BAT,CML_EC_SANITY,TGL_Focus_Blue_Auto,ADL_S_Dryrun_Done,PSS_ADL_Automation_In_Production,ADL_P_Automated_TCs,COMMON_QRC_BAT,TGL_H_QRC_NA,ECVAL-DT-FV,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_PMC,IFWI_Payload_BIOS,IFWI_Payload_EC,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-S_2SDC8,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,IFWI_FOC_BAT,ADL-P_5SGC2,ADL_N_REV0,ADL-N_QRC_BAT,ADL-N_REV1,RPL_S_QRCBAT,RPL_S_IFWI_PO_Phase3,RPL_S_PO_P3,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC1,MTL_M_P_P,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC65SGC1,RPL-S_2SDC7,RPL_Px_PO_P3,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_Production,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,RPL_SBGA_PO_P3,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,RPL_P_Q0_DC2_PO_P3,ARL_S_IFWI_0.5PSS,ARL_FT_BLK,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,ARL_S_QRC,ARL-S_eBAT,RPL-S_2SDC9,RPL-SBGA_DC3","alderlake-n,alderlake-p,alderlake-s,alderlake-sb,amberlake-y2+2,arrowlake-px,arrowlake-s,auburndale,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013159073"",""14013159073"")","Verify system can be shutdown from EDK shell","complete",,"rohith2x","common,emulation.hybrid,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","fw.ifwi.pmc","5","3.0","CSS-IVE-100024","Power Management","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,LKF_HFPGA_RS4_PSS1.1,LKF_N-1_(ICL)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_Simics_VP_RS5_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows","TGL UCIS : 220194445
RKL: 2206973269, 2206874070 , 2206973276, 2206874072 , 2206776651
JSL: 2202553195
ADL: 2205168114","CSS-IVE-100024","Consumer,Corporate_vPro,Slim","windows.20h2_vibranium.x64","reddyv5x","System should be able to ShutDown from edk shell and should be able to boot to OS post moving to shutdown state. No hang , BSOD, display corruption should be seen","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Intention of the testcase is to verify system can be shutdown from EDK shell via following shell command > Reset -S Scenario also verifies system powers up properly post shutting down from EDK shell","ICL_PSS_BAT_NEW,InProdATMS1.0_03March2018,RKL_PSS0.5,TGL_BIOS_IPU_QRC_BAT,ADL_S_Dryrun_Done,ADL-S_ADP-S_DDR4_2DPC_PO_Phase3,ADL_P_Automated_TCs,MTL_PSS_0.5,LNL_M_PSS0.5,MTL_PSS_1.0,LNL_M_PSS1.0,ADL-P_ADP-LP_DDR4_PO Suite_Phase3,PO_Phase_3,ADL-P_ADP-LP_LP5_PO Suite_Phase3,ADL-P_ADP-LP_DDR5_PO Suite_Phase3,ADL-P_ADP-LP_LP4x_PO Suite_Phase3,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,MTL_PSS_0.8,LNL_M_PSS0.8,RPL_S_PSS_BASE,UTR_SYNC,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_2SDC3,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,TGL_H_MASTER,RPL-S_4SDC2,RPL-S_2SDC8,ADL-P_5SGC2,RPL_S_PO_P2,ADL_N_REV0,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase3,MTL_S_Sanity,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M/P_Pre-Si_In_Production,RPL_P_PSS_BIOS,IFWI_COMMON_UNIFIED,MTL_IFWI_IAC_EC,MTL_IFWI_IAC_IUNIT,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_ISH,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_ESE,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_IAC_TBT,MTL_IFWI_IAC_PCHC,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_IAC_SPHY,MTL_IFWI_IAC_GBe,MTL_IFWI_IAC_NPHY,RPL_SBGA_PO_P2,RPL-S_ 5SGC1,RPL_S_QRCBAT,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,LNL-M_Pre-Si_In_Production,MTL-S_Pre-Si_In_Production,COMMON_QRC_BAT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P2,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL_Px_PO_P2,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-S_5SGC,RPL-S_4SDC1,RPL-S_2SDC4,RPL-S_2SDC5,RPL-S_2SDC6,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,RPL_P_Q0_DC2_PO_P2,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC5,ARL_S_PSS1.0,ARL_S_QRC,RPL-S_2SDC9,RPL-P_DC7,RPL-SBGA_DC3","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013159080"",""14013159080"")","Verify TBT3 enumeration of storage and display devices on hot plug and connector reversibility","complete",,"athirarx","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.tbt","25","20.0","CSS-IVE-84579","TCSS","AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,iTBT,Optane,TBT,TBT_IOMMU,TBT_PD_EC_NA,TCSS","BC-RQTBC-2548

BC-RQTBC-6245

BC-RQTBC-15496

 ICL PRD Coverage: BC-RQTBC-13873 BC-RQTBC-14633 BC-RQTBC-15216 BC-RQTBC-12350,BC-RQTBC-13819  

BC-RQTBC-14618

BC-RQTBC-15628
TGL: BC-RQTBCTL-498,1405573784 BC-RQTBCTL-492 , 1409858728 , 2208279070
RKL : 2208279070
CML PRD Coverage: BC-RQTBC-12350,BC-RQTBC-15496, BC-RQTBC-14618
ADL: 2205445425 , 2208279070MTL_P : 22010767569  MTL_M : 22010767598","CSS-IVE-84579","Consumer,Corporate_vPro",,"raghav3x","Ensure that there are no failures in TBT device enumeration/detection or functionality.","Client-BIOS","2-high","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.alderlake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Medium","L1 DailyCI-Basic-Sanity",,,"Functional","na","This TC to verify TBT3 enumeration of storage and display devices on hot plug","KBL_EC_NA,EC-BAT,EC-TBT3,Optane-TCs,L5_milestone_only,TCSS-TBT-P1,ICL-ArchReview-PostSi,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,EC-PD-NA,TGL_ERB_PO,Bios_DMA,TGL_BIOS_PO_P2,TGL_IFWI_PO_P1,CML_TBT_Security_BIOS,TGL_NEW_BAT,CML_DG1_Delta,TGL_IFWI_FOC_BLUE,ADL-S_TGP-H_PO_Phase2,ADL-S_TGP-H_PO_Phase3,TGL_U_EX_BAT,ADL-S_ADP-S_DDR4_2DPC_PO_Phase2,ADL_P_ERB_BIOS_PO,IFWI_Payload_IOM,IFWI_Payload_Dekel,IFWI_Payload_TBT,IFWI_Payload_EC,ADL-P_ADP-LP_DDR4_PO Suite_Phase2,PO_Phase_2,ADL-P_ADP-LP_LP5_PO Suite_Phase2,ADL-P_ADP-LP_DDR5_PO Suite_Phase2,ADL-P_ADP-LP_LP4x_PO Suite_Phase2,UTR_SYNC,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,Automation_Inproduction,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,RPL-S_ 5SGC1,RPL-S_4SDC1,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_3SDC1,ADL_N_REV0,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL_S_PO_P3,ADL_SBGA_5GC,RPL-SBGA_5SC,IFWI_SYNC,ADL-M_2SDC2,ADL-M_5SGC1,RPL_S_QRCBAT,NA_4_FHF,RPL_Px_PO_P3,RPL_Px_QRC,IFWI_COMMON_UNIFIED,MTL_IFWI_QAC,MTL_IFWI_IAC_TBT,RPL_SBGA_PO_P3,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,RPL_P_PO_P3,MTL-P_IFWI_PO,RPL_P_QRC,MTL_S_IFWI_PSS_1.1,MTLSGC1,MTLSDC1,MTLSDC4,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,LNLM2SDC7,RPL-S_2SDC9,RPL-P_DC7,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2,RPL-SBGA_DC3","alderlake-m,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013160109"",""14013160109"")","ME FW response and version check in EFI Shell","complete",,"sumith2x","emulation.ip,silicon,simics","Ingredient","Automatable","Intel Confidential","bios.me,fw.ifwi.csme","8","7.0","CSS-IVE-101576","Manageability Support","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_S_Simics_PSS0.8,MTL_S_Simics_PSS1.0,MTL_N_Simics_PSS0.8,MTL_N_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,MTL_S_Simics_PSS1.1,MTL_N_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS_PSIRT_QSR_Coverage,CSE/TXE,UEFI","https://hsdes.intel.com/appstore/article/#/1304602987/main","CSS-IVE-101576","Consumer,Corporate_vPro",,"sumith2x","Pass Criteria:ME FW should responsive & ME FW version should be read successfully in EFI without any error.","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.amberlake,ifwi.cannonlake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake",,"product","complete.ready_for_production",,"Low","L0 Check-in-CI",,,"Functional","MEInfo.exe,iTestSuite","Verify that ME is responsive and ME FW can be read","InProdATMS1.0_03March2018,PSE 1.0,OBC-CNL-PCH-CSME-Manageability,OBC-ICL-PCH-CSME-Manageability,OBC-TGL-PCH-CSME-Manageability,CML_BIOS_Sanity_CSME12.xx,TGL_BIOS_PO_P3,TGL_IFWI_PO_P2,TGL_H_PSS_IFWI_BAT,TGL_Focus_Blue_Auto,TGL_PSS_IN_PRODUCTION,TGL_IFWI_FOC_BLUE,PSS_ADL_Automation_In_Production,CML-H_ADP-S_PO_Phase1,ADL_P_Automated_TCs,MTL_Sanity,ADL_P_ERB_BIOS_PO,IFWI_Payload_CSME,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,RPL_S_PSS_BASE,UTR_SYNC,LNL_M_PSS0.8,RPL_S_MASTER,RPL-S_ 5SGC1,RPL-S_2SDC3,RPL_S_BACKWARDCOMP,Automation_Inproduction,ADL-M_PO_Phase1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,MTL_S_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,LNL_S_MASTER,LNL_M_MASTER,LNL_P_MASTER,LNL_N_MASTER,ADL_N_PO_Phase1,RPL-Px_5SGC1,RPL-Px_4SDC1,,RPL-P_5SGC1,RPL-P_2SDC3,,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,ADL-N_REV1,RPL-S_4SDC1,RPL-S_2SDC9,RPL-S_4SDC2,RPL-S_3SDC1,RPL-S_2SDC1,RPL-S_2SDC2,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC7,ADL-S_Post-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_CSME,MTL_IFWI_CBV_BIOS,MTL-P_5SGC1,MTL-P_3SDC4,MTL-P_2SDC6,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-P_5SGC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,MTLSDC1,MTLSDC2,RPL_Hx-R-GC,LNLM5SGC,LNLM3SDC2,LNLM4SDC1,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,RPL-SBGA_3SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,LNLM5SGC, LNLM3SDC2, LNLM2SDC7,RPL-P_DC7, RPL-SBGA_DC3,RPLP_SV1GC, RPLP_Win10GC, RPLP_SV1DC1, RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2,RPLS_SV1GC, RPLS_Win10GC, RPLS_SV1DC,RPLS_SV1GC, RPLS_Win10GC, RPLS_SV1DC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,amberlake-y2+2,amberlake-y4+2,arrowlake-px,arrowlake-s,cannonlake,cannonlake-h,cannonlake-u,cannonlake-y,comet_lake-h8+2,comet_lake-s10+2,comet_lake-s6+2,comet_lakev1-u4+2,comet_lakev1-u6+2,comet_lakev2-u4+2,comet_lakev2-u6+2,icelake-h,icelake-s,icelake-u,icelake-x,icelake-y,icelake-yn,icelake_d-hcc,icelake_d-lcc,icelake_refresh-h,icelake_refresh-s,kabylake,kabylake-g,kabylake-h,kabylake-s,kabylake-u,kabylake-x,kabylake-y,kabylake_refresh,kabylake_refresh-gt0,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-n,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,rocketlake-h,rocketlake-s,rocketlake-u,rocketlake-y,tigerlake-h,tigerlake-s,tigerlake-u,tigerlake-x,tigerlake-y,tigerlake_refresh-u"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013160932"",""14013160932"")","Verify SoC crash dump and crash logging","complete",,"chassanx","common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.pchc","50","15.0","CSS-IVE-111675","Debug Interfaces and Traces","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Crashlog,debug interfaces","TGL UCIS: 1405566878, 1405566865
1405566866
1405566789
1405566811
1405566961
1405566912
1405566937
1405566842
1405566875
1909114547
1405566958,220195201

TGL PRD: BC-RQTBCTL-1419
TGL UCIS:1405566945
MTL:16011187586 ,16011327368","CSS-IVE-111675","Consumer,Corporate_vPro,Slim",,"chassanx","Able to capture crash dump and crashlog","Client-BIOS","2-high","bios.alderlake,bios.arrowlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.icelake-client,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Medium","L1 DailyCI-Basic-Sanity",,,"Functional","na","To capture crash dump","EC-FV,UDL2.0_ATMS2.0,EC-PD-NA,OBC-ICL-CPU-NPK-Debug-Crash,OBC-TGL-CPU-NPK-Debug-Crash,TGL_BIOS_PO_P3,RKL_POE,RKL_CML_S_TGPH_PO_P3,ADL-S_TGP-H_PO_Phase3,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,RKL_CMLS_CPU_TCS,ADL_P_ERB_BIOS_PO,MTL_PSS_1.0,LNL_M_PSS1.0,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,MTL_PSS_0.8,LNL_M_PSS0.8,UTR_SYNC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_DC3,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-Px_5SGC1,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,TGL_H_5SGC1,TGL_H_4SDC1,TGL_H_4SDC2,TGL_H_4SDC,MTL_TEMP,MTL_DEBUG_NEW_FEATURE_TEST,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,MTL_S_BIOS_Emulation,MTL_IFWI_CBV_BIOS,MTL_M_Sanity,ARL_Px_IFWI_CI,ARL_S_PSS1.0,ARL_S_QRC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013161312"",""14013161312"")","Verify Connected MoS entry/exit using power button/Timer option","complete",,"rohith2x","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.cpu_pm,fw.ifwi.pmc","5","3.0","CSS-IVE-115018","Power Management","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_Corp_RS6_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),Power Btn/HID","TGL : 220194440
JSLP : 1607196266
ADL: 2205168404,2205167301,2205438958,2203202747,2205168064","CSS-IVE-115018","Consumer,Corporate_vPro,Slim","windows.20h2_vibranium.x64","reddyv5x","SUT should enter to S0i3 and should wake from S0I3 using power button","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.jasperlake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","This test case is to verify connected MOS/S0I3 entry/exit using power button/Timer option","BIOS_BAT_QRC,EC-GPIO,EC-MS,ICL-ArchReview-PostSi,ICL_RFR,TGL_PSS1.0_QRC,UDL2.0_ATMS2.0,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,CML_EC_BAT,CML_EC_SANITY,TGL_IFWI_FOC_BLUE,EC-FV,ECVAL-DT-FV,ADL_P_ERB_BIOS_PO,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,PRT_FIX,UTR_SYNC,ADL_N_MASTER,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,MTL_S_MASTERAutomation_Inproduction,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL_N_REV0,MTL_S_Sanity,ADL-N_REV1,RPL_S_IFWI_PO_Phase3,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-S_2SDC8,RPL-Px_5SGC1,RPL_Px_PO_P3,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_DMU,RPL_SBGA_IFWI_PO_Phase3,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P3,RPL-SBGA_3SC,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,MTLSDC3,MTLSDC2,RPL_P_Q0_DC2_PO_P3,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7,RPL_Hx-R-GC,RPL-S_2SDC9,RPL-P_DC7,RPL-SBGA_DC3,RPLS_SV1GC, RPLS_Win10GC, RPLS_SV1DC,RPLHx_SV1GC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013163310"",""14013163310"")","Verify system stability on performing 5 cycles of Hybrid Sleep","complete",,"rohith2x","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.cpu_pm,fw.ifwi.pmc","15","10.0","CSS-IVE-133121","Power Management","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_Simics_PSS1.05,ADL-S_HFPGA_PSS1.0,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_L4X_PreAlpha","S-states","ADL:2205634478
MTL : 16011187946, 16011327056","CSS-IVE-133121","Consumer,Corporate_vPro","windows.20h2_vibranium.x64","reddyv5x","System should be stable  by performing Hybrid sleep cycles","Client-BIOS","4-low","bios.alderlake,bios.arrowlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.arrowlake,bios.meteorlake,bios.raptorlake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Intention of the testcase is to verify System stability  on performing Hybrid Sleep cycles ","COMMON_QRC_BAT,MTL_PSS_0.8,UTR_SYNC,_Block,MTL_HFPGA_SOC_S,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,ADL-P_5SGC1,ADL-P_5SGC2,MTL_SIMICS_IN_EXECUTION_TEST,MTL_S_PSS_0.8,MTL_S_IFWI_PSS_0.8,MTL_P_NA,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL-SBGA_3SC,RPL-S_2SDC8,RPL-Px_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_CBV_PMC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.8PSS,ARL_S_QRC,RPL-S_2SDC9,RPL-P_DC7,RPL-SBGA_DC3","alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-s,lunarlake-s,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013165299"",""14013165299"")","Verify SLPS_S0 assertion before and after warm reboot cycle","complete",,"rohith2x","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.pmc","45","10.0","CSS-IVE-139109","Power Management","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","MoS (Modern Standby),Real Battery Management,SLP_S0","14011238041","CSS-IVE-139109","Consumer,Corporate_vPro,Slim","windows.20h2_vibranium.x64","reddyv5x","This TC is to verify SLP_S0 is asserting before and after warm reboot cycle(SLP_S0 -> WR -> SLP_S0)","Client-BIOS","2-high","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Verify SLPS_S0 assertion before and after warm reboot cycle","COMMON_QRC_BAT,RKL_BIOSAcceptance_criteria_TCs,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,RPL_S_MASTER,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-S_5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_ 5SGC1,RPL-P_5SGC1,RPL-P_2SDC3,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_MASTER,ADL_N_REV0,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_FOC_BAT ,IFWI_TEST_SUITE  ,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_ 5SGC1,ADL_N_VS_0.8,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-N_REV1,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,RPL-SBGA_5SC,RPL_S_QRCBAT,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,RPL-S_2SDC7
,RPL-S_2SDC8,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_CBV_DMU,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_PUNIT,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_5SC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-P_5SGC1,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-sbga_QRC_BAT,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7,RPL-S_2SDC9,RPL-SBGA_DC3,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1","alderlake-m,alderlake-n,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-s,raptorlake-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013172859"",""14013172859"")","Verify Lid Switch open/close functionality at S3 state - test","complete",,"msalaudx","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.pch,fw.ifwi.bios,fw.ifwi.ec,fw.ifwi.pchc","15","12.0","CSS-IVE-61859","Embedded controller and Power sources","AML_5W_Y22_ROW_PV,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_PV,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha,TGLR_UP3_HR21_PreAlpha,TGLR_UP3_HR21_Alpha,TGLR_UP3_HR21_Beta,TGLR_UP3_HR21_PV","S-states,Virtual Lid","BC-RQTBC-10585,BC-RQTBC-12866,BC-RQTBC-13285,BC-RQTBCTL-1207
2201759457
BC-RQTBC-16797 

RKL: 2203202870
JSLP: 2203202870","CSS-IVE-61859","Consumer,Corporate_vPro,Slim",,"raghav3x","System should enter sleep (S3) when Lid Switch is ""Closed"" and resumes when lid switch is Opened","Client-BIOS","2-high","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.skylake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.meteorlake,bios.raptorlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Intention of the test case is to verify below requirement.

1)While the system is in S0, when  the lid switch is closed, EC FW shall notify the state change to OS.
2)While the system is in S3, when the lid switch is opened, EC FW shall wake the system","EC-BAT,EC-GPIO,EC-SX,EC-REVIEW,CFL-PRDtoTC-Mapping,ICL_BAT_NEW,TGL_PSS1.0P,BIOS_EXT_BAT,InProdATMS1.0_03March2018,ECVAL-EXBAT-2018,PSE 1.0,EC-BAT-automation,OBC-CNL-EC-GPIO-Switches-VirtualLID,OBC-CFL-EC-GPIO-Switches-VirtualLID,OBC-ICL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,OBC-TGL-EC-GPIO-HwBtns/LEDs/Switchs-VirtualLID,KBLR_ATMS1.0_Automated_TCs,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML_EC_BAT,TGL_IFWI_FOC_BLUE,COMMON_QRC_BAT,TGL_H_QRC_NA,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,EC_MECC,UTR_SYNC,Automation_Inproduction,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,MTL_PSS_0.8,TGL_H_MASTER,ADL-P_5SGC2,RPL-Px_5SGC1,RPL-Px_3SDC1,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,ADL_SBGA_5GC,ERB,GLK-IFWI-SI,ICL-ArchReview-PostSi,OBC-CNL-EC-SMC-EM-ManageCharger,OBC-CFL-EC-SMC-EM-ManageCharger,OBC-ICL-EC-SMC-EM-ManageCharger,OBC-TGL-EC-SMC-EM-ManageCharger,OBC-LKF-PTF-DekelPhy-EM-PMC_EClite_ManageCharger,GLK_ATMS1.0_Automated_TCs,CML_BIOS_SPL,CML_EC_FV,IFWI_Payload_Platform,ADL_N_2SDC2,ADL-M_5SGC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,RPL-P_3SDC3,RPL-P_2SDC4,RPL-P_PNP_GC,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_BIOS,RPL-SBGA_5SC,JSL_QRC_BAT,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,ARL_Px_IFWI_CI,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-SBGA_3SC-2,RPL-SBGA_3SC,ARL_FT_BLK,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPLHx_Win10GC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2","alderlake-m,alderlake-n,alderlake-p,alderlake-sb,arrowlake-p,arrowlake-s,raptorlake-p,raptorlake-px,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013172940"",""14013172940"")","Verify Type-C Connector reversibility functionality for Display over Type-C port","complete",,"athirarx","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt","25","20.0","CSS-IVE-99711","TCSS","ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_HFPGA_RS3_PSS1.0,LKF_HFPGA_RS3_PSS1.1,LKF_HFPGA_RS4_PSS1.0,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG2_ADL_P_Alpha,DG2_ADL_P_Beta,DG2_ADL_P_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,TBT_IOMMU,TBT_PD_EC_NA,TCSS,USB-TypeC","BC-RQTBC-13080
BC-RQTBC-13305
CNL-UCIS-7728
BC-RQTBC-13961
BC-RQTBC-12460
BC-RQTBC-13336 LKF PSS UCIS Coverage: IceLake-UCIS-4280,4_335-UCIS-2994

ICL PRD Coverage: BC-RQTBC-14628 BC-RQTBC-13819 
TGL PRD Coverage: BC-RQTBCTL-445
1504409626
ADL : 2205446168 , 2209397682 , 2205446182MTL_P : 22010767569  MTL_M : 22010767598
MTL : 16011327086 , 16011326930","CSS-IVE-99711","Consumer,Corporate_vPro,Slim",,"raghav3x","Type-C Connector reversibility functionality for Display over Type-C port should function without any issue and resolution should not change when flip cable","Client-BIOS","2-high","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Medium","L1 DailyCI-Basic-Sanity",,,"Functional","na","This test case to Verify Type-C Connector reversibility functionality for Display over Type-C port","EC-TYPEC,TCSS-TBT-P1,GLK-IFWI-SI,ICL-ArchReview-PostSi,UDL2.0_ATMS2.0,LKF_PO_Phase3,LKF_PO_New_P3,EC-PD-NA,CML_BIOS_SPL,TGL_BIOS_PO_P2,Bios_DMA,TGL_IFWI_PO_P2,CML_TBT_Security_BIOS,CML_DG1_Delta,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,ADL-S_TGP-H_PO_Phase2,ADL-S_TGP-H_PO_Phase3,RKL_CMLS_CPU_TCS,ADL_P_ERB_BIOS_PO,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_PSS_1.0,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_3SDC2,RPL-P_2SDC3,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-SBGA_5SC,KBL_NON_ULT,EC-NA,EC-REVIEW,GLK-RS3-10_IFWI,ICL_BAT_NEW,LKF_ERB_PO,BIOS_EXT_BAT,TGL_ERB_PO,TGL_NEW_BAT,LKF_WCOS_BIOS_BAT_NEW,ADL_M_PO_Phase2,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC4,MTL_VS_0.8,MTL_Test_Suite,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,ADL_N_PO_Phase2,MTL_IFWI_BAT,MTL_HFPGA_TCSS,RPL-S_5SGC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_IOM,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,RPL-SBGA_2SC1,RPL-SBGA_2SC2-2,MTL-P_IFWI_PO,MTL_PSS_1.0_Block,MTL_PSS_1.1,ARL_S_PSS1.1,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_PSS1.0,RPL-P_4SDC1,MTLSGC1,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC1,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,LNLM2SDC7,RPL-P_DC7,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2,RPL-SBGA_DC3","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013173287"",""14013173287"")","[FSP] Verify FSP BIOS Boot Flow","complete",,"sbabyshx","common,emulation.hybrid,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.cpu_pm,bios.platform,fw.ifwi.bios","8","4.0","CSS-IVE-78905","Industry Specs and Open source initiatives","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS7_SR20_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha","FSP","BC-RQTBC-9531
JSLP: 2203201776","CSS-IVE-78905","Consumer,Corporate_vPro,Slim",,"vhebbarx"," 

Boot flow should follow  FSPMemoryInit, TemRamExit, FSPSiliconInit, FSPNotify.","Client-BIOS","3-medium","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.tigerlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.tigerlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na"," 

Bios boot flow should be as per the FSP boot flow spec V 2.0

FSP shall contain the listed APIs in respected firmware volumes (FV)


1..      MemoryInit API
2.      TempRamExit API
3.      SiliconInit API
4.      NotifyPhase (both Phase 1 and Phase2)

 ","LKF_PO_Phase1,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P1,TGL_NEW_BAT,RKL_POE,RKL_CML_S_TGPH_PO_P1,CML-H_ADP-S_PO_Phase1,ADL-S_TGP-H_PO_Phase1,WCOS_BIOS_EFI_ONLY_TCS,ADL-S_ADP-S_DDR4_2DPC_PO_Phase1,RKL_S_CMPH_POE,RKL_S_TGPH_POE,COMMON_QRC_BAT,TGL_H_QRC_NA,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,IFWI_Payload_BIOS,ADL-S_Delta1,ADL-S_Delta2,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC_BAT,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_IFWI_PSS_EXTENDED,ADL_N_IFWI,IFWI_FOC_BAT,MTL_Test_Suite,IFWI_TEST_SUITE,RKL_S_PO_Phase1_IFWI,IFWI_COMMON_UNIFIED,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL-Px_5SGC1,ADL_N_REV0,ADL-N_REV1,ADL_SBGA_5GC,RPL-P_4SDC1,RPL-S-3SDC2,RPL-S_2SDC7LNL_M_PSS0.5,LNL_M_PSS0.8,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,RPL_Px_PO_P1,ADL_SBGA_3DC4,MTL-M/P_Pre-Si_In_Production,RPL_SBGA_PO_P1,MTL_P_Sanity,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,RPL_P_PO_P1,LNL-M_Pre-Si_In_Production,RPL-SBGA_5SC,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,MTL_M_P_PV_POR, MTLSGC1, MTLSDC3, MTLSDC5,RPL_P_Q0_DC2_PO_P1, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, LNLM5SGC, LNLM3SDC2,ARL_S_IFWI_0.8PSS, MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_4SC, RPL-SBGA_3SC, RPL-Px_4SP2, RPL-Px_2SDC1, RPL-P_4SDC1, RPL-P_2SDC4, RPL-P_2SDC6, RPL-P_5SGC1, RPL-P_3SDC2, RPL-P_2SDC3, RPL-P_2SDC5, RPL_Hx-R-GC, RPL_Hx-R-DC1,ARL_S_QRC,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7,RPL-S_2SDC9, RPL-P_DC7,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_SV1GC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013175465"",""14013175465"")","Verify display in eDP panel in BIOS Setup ,EFI and OS","complete",,"vchenthx","common,emulation.hybrid,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.bios","10","6.0","CSS-IVE-145249","Display, Graphics, Video and Audio","JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_TestChip_19H1_PreAlpha,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,Pre-OS display,UEFI","ADL: 2202557316","CSS-IVE-145249","Consumer,Corporate_vPro","windows.cobalt.client","pke","eDP display should be work fine without any issues","Client-BIOS","1-showstopper","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","This test is to Verify display in eDP panel in BIOS Setup/EFI and OS","BIOS_Optimization,MTL_PSS_0.5,ARL_S_PSS0.5,UTR_SYNC,Automation_Inproduction,RPL_S_MASTER,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC3,MTL_Test_Suite,MTL_IFWI_PSS_EXTENDED,IFWI_FOC_BAT,RPL_PSS_BASEAutomation_Inproduction,IFWI_COMMON_UNIFIED,IFWI_TEST_SUITE,RPL-S_ 5SGC1,RPLS_Win10GC,RPLS_SV1GC,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-P_4SDC1,ADL-P_4SDC2,ADL-P_3SDC1,ADL-P_3SDC2,ADL-P_3SDC3,ADL-P_3SDC4,MTL_SIMICS_IN_EXECUTION_TEST,RPL_Steps_Tag_NA,MTL_Steps_Tag_NA,RPL-Px_5SGC1,RPL-Px_4SDC1,MTL_S_Sanity,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-P_2SDC4,RPL_S_BackwardComp,RPL_S_IFWI_PO_Phase2,RPL_S_PO_P2,ADL_N_REV0,ADL-N_REV1,RPL-SBGA_5SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_3SC1,ERB,RPL-P_3SDC3,RPL-P_PNP_GC,RPL_Px_PO_P2,MTL-M/P_Pre-Si_In_Production,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,RPL_SBGA_PO_P2,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_BIOS,LNL_M_PSS0.5,LNL_M_PSS0.8,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_P_PO_P2,RPL-P_2SDC3,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_4SP2,RPL-Px_2SDC1,ARL_Px_IFWI_CI
,RPL_P_PO_P2,MTL-P_IFWI_PO,MTLSDC1,MTLSDC2,MTLSDC4,RPL_P_Q0_DC2_PO_P2,ARL_S_IFWI_1.1PSS,MTLSDC1,RPL-Px_4SP2,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-P_DC7","alderlake-m,alderlake-n,alderlake-p,alderlake-s,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013179118"",""14013179118"")","Verify CNVi WLAN Enumeration in OS pre and post S4 , S5 , warm and cold reboot cycles","complete",,"chassanx","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.pch,fw.ifwi.pchc,fw.ifwi.pmc","25","20.0","CSS-IVE-145036","Networking and Connectivity","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,ADL-S_Simics_PSS1.05,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha","CNVi,G3-State,S-states,WiFi","JSL PRD Coverage: BC-RQTBC-16460 BC-RQTBC-16464
RKL: 2203202994
JSLP: 2203202994,2203203063
ADL: 2202557898
MTL:16011187507,16011327085","CSS-IVE-145036","Consumer,Corporate_vPro,Slim",,"vhebbarx","CNVi WiFi should be enumerated successfully in OS OS pre and post S4 , S5 , warm and cold reboot cycles","Client-BIOS","2-high","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh","bios.alderlake,bios.arrowlake,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Medium","L1 DailyCI-Basic-Sanity",,,"Functional","na","This Test case is to validate CNVi WLAN Enumeration in OS pre and post S4 , S5 , warm and cold reboot cycles ","BIOS_Optimization,MTL_PSS_0.8,ADL-S_ADP-S_DDR4_2DPC_PO_Phase2,ADL-P_ADP-LP_DDR4_PO Suite_Phase2,PO_Phase_2,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase2,ADL-P_ADP-LP_DDR5_PO Suite_Phase2,ADL-P_ADP-LP_LP4x_PO Suite_Phase2,UTR_SYNC,LNL_M_PSS0.8,Automation_Inproduction,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,RPL_S_PO_P3,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-P_3SDC1,MTL_SIMICS_IN_EXECUTION_TESTRPL-Px_5SGC1,,MTL_S_Sanity,ADL_N_REV0,ADL-N_REV1,NA_4_FHF,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,MTL_S_PSS_0.5,RPL-P_5SGC1,  RPL-P_3SDC2, RPL-P_5SGC1,  , RPL-S_2SDC7, ADL_SBGA_3DC3,RPL_Px_PO_P3, RPL-P_PNP_GC, ADL_SBGA_3DC4,ADL-S_Post-Si_In_Production, MTL-M_5SGC1, MTL-M_4SDC1, MTL-M_4SDC2, MTL-M_2SDC4, MTL-M_2SDC5, MTL-M_2SDC6,RPL_SBGA_PO_P3,MTL_IFWI_CBV_PMC, RPL-SBGA_5SC,RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTL IFWI_Payload_Platform-Val, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6,RPL_P_PO_P3,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production, RPL-S_2SDC8,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,RPL-SBGA_3SC-2,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5,RPL_P_Q0_DC2_PO_P3,  MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6,  LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, LNLM2SDC7,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, RPL-S_3SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, RPL-S_2SDC9, RPL-P_DC7,RPL-SBGA_DC3,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_SV1GC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013179223"",""14013179223"")","Verify System boot to OS/BIOS/EDK from diffrent reset flow","complete",,"girishax","common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.bios","8","5.0","CSS-IVE-62409","System Firmware Builds and bringup","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows","BC-RQTBC-12809
IceLake-UCIS-666
RKL:BC-RQTBCTL-2631
BC-RQTBCTL-796
BC-RQTBC-16595
4_335-UCIS-2431
CML PRD: BC-RQTBC-16936
JSLP:2203202681
ADL Requirement ID: 2203202681
LKF WCOS : WCOS_WHCP_BIOS_assessment : DeviceReset","CSS-IVE-62409","Consumer,Corporate_vPro,Slim",,"chassanx","SUT should reset without any issue from bios setup page and edk shell","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","System reset should be triggered upon the events set.","BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,CML_EC_FV,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,COMMON_QRC_BAT,ECVAL-DT-FV,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC,ADL-P_QRC_BAT,RPL_S_PSS_BASE,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_DC3,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-Px_5SGC1,Automation_Inproduction,MTL_HFPGA_SANITY,RPL-S_ 5SGC1,RPL-S_2SDC7,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,RPL_S_PSS_BASEAutomation_Inproduction,MTL_Test_Suite,IFWI_TEST_SUITE,RPL_S_PO_P2,IFWI_COMMON_UNIFIED,TGL_H_MASTER,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,RPL_S_Delta_TCD,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOS,MTL_M_P_PV_PORLNL_M_PSS0.5,LNL_M_PSS0.8,MTL_S_BIOS_Emulation,RPL_Px_PO_P2,RPL_Px_QRC,ADL-S_Post-Si_In_Production,RPL_SBGA_PO_P2,MTL_P_Sanity,MTL-M/P_Pre-Si_In_Production,RPL_P_PO_P2,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_readiness_kit,RPL_P_QRC,MTLSGC1,MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,TGL_BIOS_IPU_QRC_BAT,ARL_S_PSS1.0","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-p,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013182365"",""14013182365"")","Verify that system boots to EDK shell","complete",,"girishax","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.bios","3","2.0","CSS-IVE-75945","System Firmware Builds and bringup","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_HFPGA_RS1_PSS_0.5C,ICL_HFPGA_RS1_PSS_0.5P,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.3,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,DG1_TGL_Y_PreAlpha,DG1_ TGL_Y _Alpha,DG1_ TGL_Y _Beta,DG1_ TGL_Y _PV,ADL-P_Simics_VP_PSS0.8,ADL-P_Simics_VP_PSS1.0,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows","BC-RQTBC-8444 
BC-RQTBC-14335
BC-RQTBCTL-796
RKL:2203202669
JSLP:2203202669
ADL Requirement ID: 2203202669, 2205438954","CSS-IVE-75945","Consumer,Corporate_vPro,Slim",,"chassanx","System should boot to EDK Shell with out any issues.","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L0 Check-in-CI",,,"Functional","na","This test is to verify System boot to EDK shell","BIOS_EXT_BAT,IFWI_Payload_TBT,IFWI_Payload_EC,MTL_PSS_1.0,LNL_M_PSS1.0,MTL_PSS_0.8,LNL_M_PSS0.8,UTR_SYNC,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_2SDC2,RPL-S_2SDC9,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_S_MASTER,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_5SGC2,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-P_2SDC3,RPL-S_3SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_2SDC1,RPL-S_2SDC3,ADL_N_REV0,ADL-N_REV1,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_DC3,EC-NA,EC-REVIEWOBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-ICL-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_IPU_QRC_BAT,,ADL_M_PO_Phase2,ADL-S_4SDC4,MTL_VS_0.8,IFWI_FOC_BAT,MTL_IFWI_PSS_EXTENDED,ADL-P_4SDC2,MTL_IFWI_BAT,RPL-S_5SGC1,RPL-S_2SDC4,RPL-S_2SDC7,MTL-M/P_Pre-Si_In_Production,RPL_P_PSS_BIOS,MTL_IFWI_IAC_EC,MTL_IFWI_IAC_BIOS,MTL_IFWI_IAC_IUNIT,MTL_IFWI_IAC_ACE ROM EXT,MTL_IFWI_IAC_CSE,MTL_IFWI_IAC_ESE,MTL_IFWI_IAC_PMC_SOC_IOE,MTL_IFWI_IAC_IOM,MTL_IFWI_IAC_TBT,MTL_IFWI_IAC_PCHC,MTL_IFWI_IAC_PUNIT,MTL_IFWI_IAC_DMU,MTL_IFWI_IAC_SPHY,MTL_IFWI_IAC_GBe,MTL_IFWI_IAC_NPHY,NA_4_FHF,RPL_S_QRCBAT,RPL_SBGA_IFWI_PO_Phase1,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,COMMON_QRC_BAT,ADL-N_Post-Si_In_Production,RPL-S_Post-Si_In_Production,RPL-SBGA_3SC,LNL_M_PSS0.5,ARL_Px_IFWI_CI,RPL_readiness_kit,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,ARL_S_PSS1.0,ARL_S_QRC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013182569"",""14013182569"")","Verify BKC drivers installation on SUT","complete",,"girishax","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform","25","20.0","CSS-IVE-76107","System Firmware Builds and bringup","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.3,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows","BC-RQTBC-2488
ICL : IceLake-UCIS-188
RKL Coverage iD: 1209949783","CSS-IVE-76107","Consumer,Corporate_vPro,Slim",,"chassanx","No yellow bang observed. Windows OS should be stable post BKC installation on the SUT. ","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.broxton,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.broxton,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lakefield,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Medium","L0 Check-in-CI",,,"Functional","na","This test is to verify BKC drivers installation on SUT. Yellow bang should not observed in device manager after BKC drivers successful installation.","COMMON_QRC_BAT,MTL_Sanity,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,TGL_U_GC_DC,IFWI_Payload_Common,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-Px_5SGC1,Automation_Inproduction,MTL_HFPGA_SOC_S,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,ADL_N_PSS_1.0,QRC_BAT_Customized,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL-N_QRC_BAT,MTL_S_Sanity,RPL_S_QRCBAT,ADL_N_REV0,ADL-N_REV1,MTL_HSLE_Sanity_SOC,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,MTL_S_BIOS_Emulation,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL-M/P_Pre-Si_In_ProductionMTL-M_4SDC1,MTL-M_3SDC3,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_5SGC1,MTL-M_4SDC2,MTL-M_2SDC4,MTL-S_Pre-Si_In_Production,ADL-N_Post-Si_In_Production,RPL-sbga_QRC_BAT,MTL_M_P_PV_POR,RPL_readiness_kit,,RPL_P_QRC,MTLSGC1,MTLSDC1,MTLSDC2,MTLSDC3,MTLSDC4,MTLSDC5,ARL_S_QRC,RPL-SBGA_DC3","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013184477"",""14013184477"")","[TBT] Verify Thunderbolt Enumeration in device manager","complete",,"athirarx","fpga.hybrid,silicon,simulation.subsystem","Ingredient","Jama_Not_Evaluated","Intel Confidential","bios.platform,bios.sa,fw.ifwi.MGPhy,fw.ifwi.dekelPhy,fw.ifwi.iom,fw.ifwi.nphy,fw.ifwi.pmc,fw.ifwi.sam,fw.ifwi.sphy,fw.ifwi.tbt","20","15.0","CSS-IVE-76603","TCSS","AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,KBL_U21_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP4x_Win10x_Alpha,ADL-M_ADP-M_LP4x_Win10x_Beta,ADL-M_ADP-M_LP4x_Win10x_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","Display Panels,iTBT,TBT,TBT_PD_EC_NA,TCSS","BC-RQTBC-12350

BC-RQTBC-2548

BC-RQTBC-9513

BC-RQTBC-15496

 ICL PRD Coverage: BC-RQTBC-13873 BC-RQTBC-14633 BC-RQTBC-15216 BC-RQTBC-12350
TGL: BC-RQTBCTL-498,1405573787,BC-RQTBCTL-492,BC-RQTBCTL-536
TGL Coverage : 1405573796 , 1409858728

CML PRD Coverage: BC-RQTBC-12350,BC-RQTBC-15496MTL_P:22010767569MTL_M:22010767598
MTL : 16011187455 , 16011327380 , 16011187573 , 16011327444","CSS-IVE-76603","Consumer,Corporate_vPro,Slim",,"raghav3x","Thunderbolt  device should get enumerated without any issue ","Client-BIOS","2-high","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.kabylake_r,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Medium","L1 DailyCI-Basic-Sanity",,,"Functional","na","Thunderbolt Enumeration in device manager should be fine","KBL_EC_NA,EC-TBT3,EC-FV,ICL_BAT_NEW,BIOS_EXT_BAT,UDL2.0_ATMS2.0,EC-PD-NA,TGL_ERB_PO,OBC-ICL-CPU-iTCSS-TCSS-USB3_Storage,OBC-TGL-CPU-iTCSS-TCSS-USB3_Storage,TGL_NEW_BAT,IFWI_Payload_TBT,IFWI_Payload_Dekel,IFWI_Payload_EC,MTL_PSS_0.8,UTR_SYNC,LNL_M_PSS0.8,Automation_Inproduction,RPL_S_MASTER,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,TGL_H_MASTER,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,IFWI_FOC_BAT,RPL-S_ 5SGC1,CQN_DASHBOARD,ADL-P_5SGC1,ADL-P_5SGC2,MTL_P_MASTER,MTL_M_MASTER,MTL_S_MASTER,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_2SDC2,ADL-M_3SDC1,MTL_SIMICS_IN_EXECUTION_TEST,RPL-Px_5SGC1,RPL-Px_3SDC1,RPL-P_5SGC1,RPL-P_5SGC2,RPL-P_4SDC1,RPL-P_3SDC2,RPL-P_2SDC3,MTL_HFPGA_TCSS,ADL_SBGA_5GC,RPL-SBGA_5SC,QRC_BAT_Customized,KBL_NON_ULT,EC-NA,EC-REVIEW,TCSS-TBT-P1,ICL-ArchReview-PostSi,GLK-RS3-10_IFWI,LKF_ERB_PO,LKF_PO_Phase3,LKF_PO_New_P3,OBC-CNL-PCH-XDCI-USBC_Audio,OBC-CFL-PCH-XDCI-USBC_Audio,OBC-LKF-CPU-IOM-TCSS-USBC_Audio,OBC-TGL-CPU-IOM-TCSS-USBC_Audio,TGL_BIOS_PO_P2,TGL_IFWI_PO_P2,ADL-S_TGP-H_PO_Phase2,LKF_WCOS_BIOS_BAT_NEW,MTL_PSS_1.0,ADL_M_PO_Phase2,ADL-S_4SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_VS_0.8,MTL_IFWI_PSS_EXTENDED,ADL-M_3SDC2,ADL-M_2SDC1,ADL-P_4SDC2,ADL_N_PO_Phase2,ADL_N_REV0,ADL-N_REV1,MTL_IFWI_BAT,RPL-S_5SGC1,MTL_HFPGA_BLOCK,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL_IFWI_CBV_TBT,MTL_IFWI_CBV_EC,MTL-P_5SGC1,MTL-P_4SDC1,MTL-P_4SDC2,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_2SDC5,MTL-P_2SDC6,MTL_A0_P1,RPL_Px_PO_New_P2,RPL-SBGA_4SC,RPL-Px_4SP2,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-Px_2SDC1,MTL_M_P_PV_POR,MTL-P_IFWI_PO,MTL_PSS_1.0_Block,MTL_PSS_1.1,MTLSDC1,MTLSGC1,MTLSDC4,MTLSDC3,MTLSDC2,LNLM5SGC,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM3SDC1,LNLM2SDC6,ARL_S_IFWI_1.1PSS,ARL_FT_BLK,RPL_Hx-R-DC1,RPL_Hx-R-GC,RPL_Hx-R-GC,RPL_Hx-R-DC1,ARL_S_PSS1.0,LNLM2SDC7,RPL-P_DC7,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_DC7,RPL-SBGA_DC3","alderlake-m,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013185647"",""14013185647"")","Verify ""Reset Button"" will warm reboot the system","complete",,"girishax","common,emulation.hybrid,emulation.ip,fpga.hybrid,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.pmc","5","3.0","CSS-IVE-94692","System Firmware Builds and bringup","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,APL_A1_TH2_PV,APL_B0_RS1_PV,APL_B1_RS1_PV,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,ICL_YN42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.5_19H1_REV1,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PreAlpha,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBLR_Y_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_Simics_VP_PSS1.05,ADL-P_Simics_VP_PSS1.1,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP5_POE,ADL-M_ADP-M_LP5_20H1_POE,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha","S-states","GemLake-UCIS-637 
CNL-UCIS-3472
1405574533
1209574572
1407616334

MTL: 16011326886
JSLP:2205195036","CSS-IVE-94692","Consumer,Corporate_vPro,Slim",,"chassanx","System gets reset successfully on pressing power button and boots back.","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake","bios.alderlake,bios.amberlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.kabylake_r,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.meteorlake,ifwi.raptorlake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Allows the user to reset its board by pressing a single button","BIOS_BAT_QRC,BIOS_EXT_BAT,COMMON_QRC_BAT,MTL_PSS_0.5,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,TGL_U_GC_DC,ADL-S_Delta3,ADL-P_ADP-LP_DDR4_PO Suite_Phase1,PO_Phase_1,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_ADP-LP_LP5_PO Suite_Phase1,ADL-P_ADP-LP_DDR5_PO Suite_Phase1,ADL-P_ADP-LP_LP4x_PO Suite_Phase1,ADL-P_QRC,ADL-P_QRC_BAT,MTL_PSS_1.1,RPL_S_PSS_BASE,UTR_SYNC,RPL-Px_4SP2,RPL-Px_2SDC1,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_3SC1,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-Px_5SGC1,MTL_HFPGA_SANITY,RPL-S_ 5SGC1,RPL-S_2SDC7,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_TRY_RUN,QRC_BAT_Customized,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,RPL_S_PO_P1,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,MTL_SIMICS_IN_EXECUTION_TEST,ADL_N_PO_Phase1,ADL-N_QRC_BAT,RPL_S_QRCBAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_P_PSS_BIOSLNL_M_PSS0.5,MTL_S_BIOS_Emulation,RPL_Px_PO_P1,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_IAC_BIOS,LNL_M_PSS1.1,RPL_SBGA_PO_P1,MTL_IFWI_CBV_PMC,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,RPL_P_PO_P1,RPL-S_Post-Si_In_Production,LNL-M_Pre-Si_In_Production,LNL_M_PSS0.8,LNL_M_PSS0.5,MTL_PSS_0.8,MTL_S_PSS_0.8,MTL_P/M_Phase2a,ARL_Px_IFWI_CI,RPL_readiness_kit,RPL_P_QRC,RPL_P_Q0_DC2_PO_P1,ARL_S_IFWI_1.1PSS,MTLSGC1, MTLSDC4,MTLSDC2,MTLSDC1,MTLSDC5,MTLSDC3,TGL_BIOS_IPU_QRC_BAT,RPL-SBGA_DC3,ARL_S_QRC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013185686"",""14013185686"")","Verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS","complete",,"chassanx","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.pch,fw.ifwi.pchc","10","8.0","CSS-IVE-95318","Networking and Connectivity","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_UY42_PO,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha","CNVi","BC-RQTBC-13854
BC-RQTBCTL-651
BC-RQTBC-13414
TGL Requirement coverage: BC-RQTBCTL-476","CSS-IVE-95318","Consumer,Corporate_vPro,Slim",,"vhebbarx","Bluetooth and WIFI should function together without any issue","Client-BIOS","2-high","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Integration","na","This Test case is verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS","ICL-FW-PSS0.5,ICL-ArchReview-PostSi,TGL_PSS1.0C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,CML_BIOS_Sanity_CSME12.xx,TGL_BIOS_PO_P3,TGL_IFWI_PO_P3,CML-H_ADP-S_PO_Phase3,ADL-S_TGP-H_PO_Phase3,COMMON_QRC_BAT,ADL_P_ERB_BIOS_PO,ADL_S_QRCBAT,IFWI_Payload_Platform,ADL-S_Delta1,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,ADL-P_QRC,ADL-P_QRC_BAT,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_3SDC3,ADL-M_2SDC1,ADL-M_QRC_BAT,ADL-P_3SDC1,ADL-P_3SDC4,ADL-P_2SDC1,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_3SDC5,ADL-N_QRC_BATRPL-Px_5SGC1,,RPL_S_QRCBAT,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,RPL-S_4SDC2,, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1, , , RPL-P_3SDC2, RPL-P_5SGC1,ADL_SBGA_3DC3, RPL-P_2SDC4, RPL-P_4SDC1, RPL-P_PNP_GC, ADL_SBGA_3DC4,RPL_Px_QRC, MTL-M_5SGC1, MTL-M_4SDC1, MTL-M_4SDC2, MTL-M_2SDC4, MTL-M_2SDC5, MTL-M_2SDC6, RPL-SBGA_5SC,RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTL_IFWI_CBV_BIOS, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6,RPL-sbga_QRC_BAT,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,RPL-SBGA_3SC-2,RPL_P_QRC,LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, LNLM2SDC7,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, RPL-S_3SDC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, RPL-S_2SDC9, RPL-P_DC7,RPL-SBGA_DC3,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_SV1GC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013185689"",""14013185689"")","Verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS after S3, S4, S5, Warm and cold reboot cycles","complete",,"chassanx","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.pch,fw.ifwi.pchc","15","10.0","CSS-IVE-95319","Networking and Connectivity","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_S42_RS4_PV,CFL_S42_RS5_PV,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_PV,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8C,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha","CNVi","BC-RQTBC-13854
BC-RQTBCTL-651
BC-RQTBC-13414
TGL Requirement coverage: BC-RQTBCTL-476, 220195212, 220194359, 
JSL PRD Coverage: BC-RQTBC-16463","CSS-IVE-95319","Consumer,Corporate_vPro,Slim",,"vhebbarx","CNVi WiFi and Bluetooth should functional in OS without any issue after S3, S4, S5, Warm and cold reboot cycles","Client-BIOS","2-high","bios.alderlake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.lunarlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Integration","na","This Test case is to Verify Coexistence Support of CNVi Wi-Fi and Bluetooth functionality in OS after S3, S4, S5, Warm and cold reboot cycles","ICL-FW-PSS0.5,GLK-RS3-10_IFWI,TGL_PSS1.0C,BIOS_EXT_BAT,UDL2.0_ATMS2.0,TGL_IFWI_PO_P3,TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase3,IFWI_Payload_Platform,RKL-S X2_(CML-S+CMP-H)_S62,RKL-S X2_(CML-S+CMP-H)_S102,UTR_SYNC,Automation_Inproduction,RPL_S_BackwardComp,ADL-S_ 5SGC_1DPC,4SDC3,ADL-S_4SDC4,ADL-S_3SDC5,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_2SDC1,ADL_N_2SDC3,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,MTL_Test_Suite,TGL_H_5SGC1,TGL_H_4SDC1,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,,,RPL-S_2SDC2,RPL-S_2SDC3,ADL-P_5SGC1,ADL-P_5SGC2,ADL-P_3SDC4,ADL-P_2SDC4,ADL-P_2SDC5,ADL-P_3SDC5RPL-Px_5SGC1,ADL_SBGA_5GC,RPL-SBGA_5SC,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC2,,RPL-S_3SDC1,, ,, RPL-S_2SDC2, RPL-S_2SDC3,  ,RPL-S_4SDC2,, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_5SGC1, RPL-P_5SGC1,RPL-P_3SDC2, RPL-P_5SGC1, ,  , RPL-S_2SDC7, ADL_SBGA_3DC3, RPL-P_2SDC4, RPL-P_4SDC1, RPL-P_PNP_GC, ADL_SBGA_3DC4, MTL-M_5SGC1, MTL-M_4SDC1, MTL-M_4SDC2, MTL-M_2SDC4, MTL-M_2SDC5, MTL-M_2SDC6,MTL_IFWI_CBV_PMC, RPL-SBGA_5SC,RPL-SBGA_3SC, RPL-SBGA_2SC1, RPL-SBGA_2SC2,MTL IFWI_Payload_Platform-Val, MTL-P_5SGC1, MTL-P_4SDC1, MTL-P_4SDC2, MTL-P_3SDC3, MTL-P_2SDC5, MTL-P_2SDC6, RPL-S_2SDC8,RPL-S_2SDC8,RPL-Px_4SP2,RPL-Px_2SDC1,RPL-Px_2SDC1,RPL-P_2SDC5,RPL-P_2SDC6,RPL-P_2SDC3,RPL-SBGA_3SC-2,MTLSGC1, MTLSDC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, MTLSGC1, MTLSDC1, MTLSDC3, MTLSDC4, MTLSDC5, MTLSGC1, MTLSDC2, MTLSDC3, MTLSDC4, MTLSDC5, RPL-SBGA_5SC, RPL-SBGA_4SC, RPL-P_5SGC1, RPL-P_4SDC1, RPL-P_3SDC2, RPL-P_2SDC4, RPL-P_2SDC5, RPL-P_2SDC6, RPL-S_3SDC1, RPL-S_4SDC2, RPL-S_4SDC1, RPL-S_ 5SGC1, RPL-S_2SDC2, RPL-S_2SDC3, RPL-S_2SDC7, RPL-S_2SDC8, ,, LNLM5SGC, LNLM4SDC1, LNLM3SDC3, LNLM3SDC4, LNLM3SDC5, LNLM2SDC6, LNLM2SDC7,RPL-S_ 5SGC1, RPL-S_4SDC1, RPL-S_4SDC2, RPL-S_3SDC1, RPL-S_2SDC2, RPL-S_2SDC7, RPL-S_2SDC8, RPL-S_2SDC9, RPL-P_DC7,RPL-SBGA_DC3,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPLHx_SV1GC,RPLHx_Win10GC,RPLP_SV1GC,RPLP_Win10GC,RPLP_SV1DC1,RPLP_Win10DC1,RPLP_SV1DC2,RPLP_Win10DC2","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013185720"",""14013185720"")","Verify whether SUT can power off from BIOS setup screen using PWR_BTN","complete",,"girishax","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.pmc","5","5.0","CSS-IVE-97334","Platform Config and Board BOM","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows","IceLake-UCIS-245","CSS-IVE-97334","Consumer,Corporate_vPro,Slim",,"chassanx","SUT should boot to setup and should power off when power button is pressed in BIOS setup screen.","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.apollolake,bios.arrowlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.geminilake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.apollolake,ifwi.arrowlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.geminilake,ifwi.icelake,ifwi.jasperlake,ifwi.kabylake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.skylake,ifwi.tigerlake,ifwi.whiskeylake","bios.alderlake,bios.amberlake,bios.cannonlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.cannonlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","SUT boots to setup and should power off when power button is pressed in BIOS setup screen.","TGL_BIOS_IPU_QRC_BAT,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_DC3,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,,RPL-Px_5SGC1,,Automation_Inproduction,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_PSS_0.8,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,TGL_IFWI_FOC_BLUE,MTL_Test_Suite,IFWI_TEST_SUITE  ,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_QRCBAT,ADL-P_5SGC1,ADL-P_5SGC2,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,RPL_S_QRCBAT,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_EC,MTL IFWI_Payload_Platform-Val,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,RPL_P_QRC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013186130"",""14013186130"")","Verify Boot to OS from M.2 PCIe SSD (NVMe)","open",,"anaray5x","common","Ingredient","Automatable","Intel Confidential","fw.ifwi.pchc","45","10.0","CSS-IVE-130466","Internal and External Storage","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,CML_H102_CMPH_DDR4_RS6_SR20_Beta,CML_H102_CMPH_DDR4_RS6_SR20_POE,CML_H102_CMPH_DDR4_RS7_SR20_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_POE,CML_U42_DDR4_SR20_PV,CML_U42_LP3_HR19_Beta,CML_U42_LP3_HR19_POE,CML_U42_LP3_HR19_PV,CML_U42_LP3_SR20_Beta,CML_U42_LP3_SR20_POE,CML_U42_LP3_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_POE,CML_U62_DDR4_SR20_PV,CML_U62_LP3_HR19_Beta,CML_U62_LP3_HR19_POE,CML_U62_LP3_HR19_PV,CML_U62_LP3_SR20_Beta,CML_U62_LP3_SR20_POE,CML_U62_LP3_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_Simics_VP_RS1_PSS_0.5P,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,KBLR_Y22_PV,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,RKL_Simics_VP_PSS0.8,RKL_Simics_VP_PSS1.0,RKL_Simics_VP_PSS1.1,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_S_TGPH_Simics_VP_PSS1.0,RKL_S_TGPH_Simics_VP_PSS1.1,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","M.2 PCIe Gen3x2 and Gen3x4 NVMe,USB2.0,USB3.0","BC-RQTBC-13072,IceLake-UCIS-1849
1209950978,220194390
BC-RQTBC-12762
RKL: 2206776646, 2206973285 ,2206874066, 2206973278, 2206874062,1405575002, 2206874069, 2206972878 
ADL: 1606530055","CSS-IVE-130466","Consumer,Corporate_vPro",,"anaray5x","Verify the data files copied are present on NVMe SSD","Client-IFWI","3-medium","ifwi.alderlake,ifwi.arrowlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake","ifwi.alderlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,"product","open.test_update_phase",,"Low","L0 Check-in-CI",,,"Functional","na","Test is to check NVMe SSD data transfer at OS and EFI Shell ","C4_NA,ICL-ArchReview-PostSi,GLK_Win10S,TGL_PSS0.8C,UDL2.0_ATMS2.0,OBC-ICL-PCH-PCIe-IO-Storage_NVME,CML_DG1,RKL_U_ERB,RKL_S_ERB,RKL_S_PO_Phase3_IFWI,RKL_POE,ADL_S_ERB_PO,RKL_U_PO_Phase3_IFWI,ADL_PSS_1.0,IFWI_TEST_SUITE,IFWI_PO,IFWI_Review_Done,RKL_Native_PO,RKL_Xcomp_PO,Phase_2,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,ADL_P_ERB_PO,ADL_P_ERB_BIOS_PO,Phase_3,MTL_PSS_0.5,MTL_Test_Suite,IFWI_SYNC,RPL_S_PSS_BASEAutomation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,RPLSGC1,RPLSGC2,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,MTL_IFWI_Sanity,ADL-M_5SGC1,ADL-M_3SDC1,ADL-M_2SDC1,RPL-Px_5SGC1,RPL-Px_4SDC1,RPL-Px_3SDC2,MTL_S_IFWI_PSS_0.5,RPL-P_3SDC2,RPL-S_2SDC4,RPL-S_ 5SGC1,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,RPL_S_IFWI_PO_Phase2,ADL_M_RVP2a,ADL_SBGA_5GC,RPL-P_3SDC3,ADL_SBGA_3SDC1,LNL_M_IFWI_PSS,RPL_Px_PO_P2,MTL-M/P_Pre-Si_In_ProductionMTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL_IFWI_IAC_PCHC,RPL_SBGA_IFWI_PO_Phase2,MTL_IFWI_CBV_PCHC,MTL_IFWI_CBV_BIOS,MTL-S_Pre-Si_In_Production,LNL-M_Pre-Si_In_Production,ADL_N_IFWI_4SDC1,ADL_N_IFWI_2SDC1,ADL_N_IFWI_IEC_BIOS,ADL_N_IFWI_IEC_PCHC,MTL-P_5SGC1, MTL-P_4SDC1 ,MTL-P_4SDC2 ,MTL-P_3SDC3 ,MTL-P_3SDC4,RPL_P_PO_P2,RPL-Px_4SP2, RPL-Px_2SDC1,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,RPL-SBGA_3SC-2,MTL-P_IFWI_PO,MTLSGC1,MTLSDC1,MTLSDC3,MTLSDC4,MTLSDC6,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,ARL_S_IFWI_0.5PSS,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DCRPLP_SV1DC2,RPLP_Win10DC2","alderlake-m,alderlake-n,alderlake-p,alderlake-sb,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/14013186383"",""14013186383"")","Verify 3.5mm Jack Wired headphones/headset functionality","open",,"vchenthx","common","Ingredient","Automatable","Intel Confidential","fw.ifwi.bios,fw.ifwi.pchc","5","4.0","CSS-IVE-131272","Display, Graphics, Video and Audio","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,ICL_HFPGA_RS1_PSS_0.8P,ICL_HFPGA_RS1_PSS_1.0C,ICL_HFPGA_RS1_PSS_1.0P,ICL_HFPGA_RS2_PSS_1.1,ICL_Simics_VP_RS1_PSS_0.5C,ICL_Simics_VP_RS1_PSS_0.8C,ICL_Simics_VP_RS1_PSS_0.8P,ICL_Simics_VP_RS1_PSS_1.0C,ICL_Simics_VP_RS1_PSS_1.0P,ICL_Simics_VP_RS2_PSS_1.1,ICL_U42_RS6_PV,ICL_Y42_RS6_PV,JSLP_POR_20H1_Alpha,JSLP_POR_20H1_PowerOn,JSLP_POR_20H1_PreAlpha,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,JSLP_PSS_0.8_19H1_REV2,JSLP_PSS_1.0_19H1_REV2,JSLP_PSS_1.1_19H1_REV2,JSLP_TestChip_19H1_PowerOn,JSLP_TestChip_19H1_PreAlpha,KBL_H42_PV,KBL_S22_PV,KBL_S42_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,KBL_Y22_PV,KBLR_Y_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_N-1_(BXTM)_RS3_POE,LKF_Simics_VP_RS4_PSS1.0,LKF_Simics_VP_RS4_PSS1.1,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_POE,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS6_Alpha,RKL_S61_TGPH_Native_DDR4_POE,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_POE,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_POE,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_Beta,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_PreAlpha,TGL_HFPGA_RS2,TGL_HFPGA_RS3,TGL_HFPGA_RS4,TGL_Simics_VP_RS2_PSS0.5,TGL_Simics_VP_RS2_PSS0.8,TGL_Simics_VP_RS2_PSS1.0,TGL_Simics_VP_RS2_PSS1.1,TGL_Simics_VP_RS4_PSS0.8,TGL_Simics_VP_RS4_PSS1.0 ,TGL_Simics_VP_RS4_PSS1.1,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_Simics_PSS0.8,ADL-S_Simics_PSS1.0,ADL-S_Simics_PSS1.1,ADL-S_TGP-H_Simics_PSS1.1,ADL-S_TGP-H_SODIMM_DDR4_1DPC_POE,ADL-S_TGP-H_UDIMM_DDR5_2DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_POE,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_POE,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_1DPC_POE,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,ADL-S_Simics_PSS1.05,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_POE,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_POE,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_POE,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_POE,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_POE,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_POE,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,ADL-M_ADP-M_LP5_20H1_Alpha,ADL-M_ADP-M_LP5_20H1_Beta,ADL-M_ADP-M_LP5_20H1_PV,ADL-M_ADP-M_LP5_21H1_POE,ADL-M_ADP-M_LP5_21H1_Alpha,ADL-M_ADP-M_LP5_21H1_Beta,ADL-M_ADP-M_LP5_21H1_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,MTL_M_LP4_POE,MTL_M_LP4_Alpha,MTL_M_LP4_Beta,MTL_M_LP4_PV,MTL_M_LP5/x_POE,MTL_M_LP5/x_Alpha,MTL_M_LP5/x_Beta,MTL_M_LP5/x_PV,MTL_M_Simics_PSS0.5,MTL_M_Simics_PSS0.8,MTL_M_Simics_PSS1.0,MTL_P_DDR5_POE,MTL_P_DDR5_Alpha,MTL_P_DDR5_Beta,MTL_P_DDR5_PV,MTL_P_LP4_POE,MTL_P_LP4_Alpha,MTL_P_LP4_Beta,MTL_P_LP4_PV,MTL_P_LP5/x_POE,MTL_P_LP5/x_Alpha,MTL_P_LP5/x_Beta,MTL_P_LP5/x_PV,MTL_P_Simics_PSS0.5,MTL_P_Simics_PSS0.8,MTL_P_Simics_PSS1.0,JSLP_Win10x_PreAlpha,JSLP_Win10x_PV,JSLP_Win10x_Alpha,JSLP_Win10x_Beta,MTL_M_Simics_PSS1.1,MTL_P_Simics_PSS1.1,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP5_20H1_PreAlpha,ADL-M_ADP-M_LP5_21H1_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","3.5mm Jack,audio codecs","BC-RQTBC-10138
IceLake-UCIS-720
IceLake-UCIS-4251
IceLake-UCIS-4250
IceLake-UCIS-1738
IceLake-UCIS-1911
IceLake-UCIS-1909
IceLake-UCIS-2779
4_335-UCIS-1794
TGL HSD-ES ID 1209951422 
TGL HSD-ES ID 1209950179
TGL HSD-ES ID 220195230
TGL HSD-ES ID 220194369
TGL HSD ES ID:220194373
TGL HSD ES ID:220195238
IceLake-UCIS-2148
4_335-UCIS-2827
BC-RQTBCLF-255
ADL FR: 1604590079, 1408256996
RKL FR: 1209950179","CSS-IVE-131272","Consumer,Corporate_vPro","windows.cobalt.client","pke","Ensure that the headphone/headset is detecting and working as expected ","Client-IFWI","1-showstopper","ifwi.alderlake,ifwi.arrowlake,ifwi.jasperlake,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.raptorlake_refresh,ifwi.rocketlake","ifwi.alderlake,ifwi.jasperlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.rocketlake",,"product","open.test_update_phase",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","Intention of the testcase is to verify 3.5mm Jack Wired headphones/headset functionality               ","ICL_PSS_BAT_NEW,LKF_TI_GATING,BIOS_BAT_QRC,ICL_BAT_NEW,BIOS_EXT_BAT,LKF_PO_Phase2,UDL2.0_ATMS2.0,LKF_PO_New_P3,TGL_ERB_PO,OBC-CNL-PCH-AVS-Audio-HDA_Headphone,OBC-LKF-PCH-AVS-Audio-HDA_Headphone,OBC-ICL-PCH-AVS-Audio-HDA_Headphone,OBC-TGL-PCH-AVS-Audio-HDA_Headphone,TGL_H_PSS_BIOS_BAT,RKL_S_PO_Phase3_IFWI,RKL_POE,RKL_U_PO_Phase3_IFWI,ADL_PSS_1.0,ADL_PSS_1.05,IFWI_TEST_SUITE,IFWI_PO,IFWI_Review_Done,RKL_Native_PO,RKL_Xcomp_PO,ADL_pss_0.8_NA,ADL/RKL/JSL,CML_H_ADP_S_PO,COMMON_QRC_BAT,Phase_3,MTL_PSS_0.5,MTL_Test_Suite,IFWI_SYNC,Automation_Inproduction,IFWI_FOC_BAT,ADL_N_IFWIIFWI_COVERAGE_DELTA,ADLMLP4x,ADL-P_5SGC1,ADL-P_5SGC2,ADL-M_5SGC1,MTL_S_IFWI_PSS_0.8,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,RPL-P_2SDC4,RPL-S_ 5SGC1,RPLS_Win10GC,RPLS_SV1GC,RPL-S_4SDC1,RPL-S_4SDC2,RPL-S_2SDC2,RPL-S_2SDC3,MTL_IFWI_BAT,ADL_M_RVP2a,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL-M_3SDC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,RPL-P_3SDC3,RPL-P_PNP_GC,ADL_M_LP5x_NA,ADL_M_LP4x_NA,LNL_M_IFWI_PSS,ADL_SBGA_3SDC1,MTL-M_5SGC1,MTL-M_4SDC1,MTL-M_4SDC2,MTL-M_3SDC3,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,ADL-S_Post-Si_In_Production,MTL_IFWI_QAC,MTL_IFWI_IAC_ACE ROM EXT,ADL_N_IFWI_5SGC1,ADL_N_IFWI_4SDC1,ADL_N_IFWI_3SDC1,ADL_N_IFWI_2SDC2,ADL_N_IFWI_2SDC3,RPL-SBGA_5SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_4SC,RPL-SBGA_3SC,RPL-SBGA_2SC1,RPL-SBGA_2SC2,RPL-S_2SDC8,RPL-P_2SDC4,RPL-P_2SDC5,RPL-P_2SDC6,ARL_S_IFWI_0.5PSS,RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-S_2SDC9,RPL-P_DC7,RPL-SBGA_DC3","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga"
"=HYPERLINK(""https://hsdes.intel.com/resource/22011834519"",""22011834519"")","Verify whether SUT can power off from EDK shell using PWR_BTN","complete",,"girishax","common,emulation.ip,silicon,simulation.ip","Ingredient","Automatable","Intel Confidential","bios.platform,fw.ifwi.pmc","3","2.0","CSS-IVE-119238","System Firmware Builds and bringup","ADL-S_ADP-S_SODIMM_DDR5_1DPC_Alpha,AML_5W_Y22_ROW_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PreAlpha,AML_7W_Y22_KC_PV,AMLR_Y42_PV_RS6,CFL_H62_RS2_PV,CFL_H62_RS3_PV,CFL_H62_RS4_PV,CFL_H62_RS5_PV,CFL_H62_uSFF_KC_RS4_PV,CFL_H82_RS5_PV,CFL_H82_RS6_PV,CFL_KBPH_S62_RS3_PV,CFL_KBPH_S82_RS6_PV ,CFL_S62_RS4_PV,CFL_S62_RS5_PV,CFL_S82_RS5_PV,CFL_S82_RS6_PV,CFL_U43e_LP3_KC_PV,CFL_U43e_PV,CML_H82_CMPH_DDR4_RS6_SR20_Beta,CML_H82_CMPH_DDR4_RS6_SR20_POE,CML_H82_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPH_DDR4_RS6_SR20_Beta,CML_S102_CMPH_DDR4_RS6_SR20_POE,CML_S102_CMPH_DDR4_RS7_SR20_PV,CML_S102_CMPV_DDR4_RS6_SR20_Beta,CML_S102_CMPV_DDR4_RS6_SR20_POE,CML_S102_CMPV_DDR4_RS7_SR20_PV,CML_S62_CMPH_DDR4_RS6_SR20_Beta,CML_S62_CMPH_DDR4_RS6_SR20_POE,CML_S62_CMPH_DDR4_RS7_SR20_PV,CML_S62_CMPV_DDR4_RS6_SR20_Beta,CML_S62_CMPV_DDR4_RS6_SR20_POE,CML_S62_CMPV_DDR4_RS7_SR20_PV,CML_U42_DDR4_HR19_Beta,CML_U42_DDR4_HR19_POE,CML_U42_DDR4_HR19_PV,CML_U42_DDR4_SR20_Beta,CML_U42_DDR4_SR20_PV,CML_U62_DDR4_HR19_Beta,CML_U62_DDR4_HR19_POE,CML_U62_DDR4_HR19_PV,CML_U62_DDR4_SR20_Beta,CML_U62_DDR4_SR20_PV,CML_U62_LP4x_SR20_Beta,CML_U62_LP4x_SR20_POE,CML_U62_LP4x_SR20_PV,CNL_H82_PV,CNL_U20_GT0_PV,CNL_U22_PV,CNL_Y22_PV,GLK_B0_RS3_PV,GLK_B0_RS4_PV,ICL_U42_RS6_PV,ICL_UN42_KC_PV_RS6,ICL_Y42_RS6_PV,JSLP_POR_20H2_Beta,JSLP_POR_20H2_PV,KBL_U21_PV,KBL_U22_PV,KBL_U23e_PV,LKF_A0_RS4_Alpha,LKF_A0_RS4_POE,LKF_B0_RS4_Beta,LKF_B0_RS4_PO,LKF_B0_RS4_PV ,LKF_Bx_ROW_19H1_Alpha,LKF_Bx_ROW_19H1_POE,LKF_Bx_ROW_19H2_Beta,LKF_Bx_ROW_19H2_PV,LKF_Bx_ROW_20H1_PV,LKF_Bx_Win10X_PV,LKF_Bx_Win10X_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S61_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S61_CMPH_Xcomp_DDR4_RS7_PV,RKL_S61_TGPH_Native_DDR4_RS7_Beta,RKL_S61_TGPH_Native_DDR4_RS7_PV,RKL_S81_CMPH_Xcomp_DDR4_RS6_Alpha,RKL_S81_CMPH_Xcomp_DDR4_RS7_Beta,RKL_S81_CMPH_Xcomp_DDR4_RS7_PV,RKL_S81_TGPH_Native_DDR4_RS6_Alpha,RKL_S81_TGPH_Native_DDR4_RS7_PV,TGL_ H81_RS4_Alpha,TGL_ H81_RS4_Beta,TGL_ H81_RS4_PV,TGL_H81_19H2_RS6_POE,TGL_H81_19H2_RS6_PreAlpha,TGL_U42_RS4_PV,TGL_Y42_RS4_PV,TGL_Z0_(TGPLP-A0)_RS4_PPOExit,WHL_U42_Corp_PV,WHL_U42_PV,WHL_U43e_Corp_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR5_2DPC_PV,ADL-S_ADP-S_SODIMM_DDR5_1DPC_Beta,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PreAlpha,ADL-S_ADP-S_SODIMM_DDR5_1DPC_PV,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_Beta,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PreAlpha,ADL-S_ADP-S_UDIMM_DDR4_2DPC_PV,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Alpha,ADL-S_ADP-S_UDIMM_DDR5_1DPC_Beta,TGL_U42_RS6_Alpha,TGL_U42_RS6_Beta,TGL_U42_RS6_PV,TGL_Y42_RS6_Alpha,TGL_Y42_RS6_Beta,TGL_Y42_RS6_PV,AML_Y42_Win10X_PV,CML_U42_DG1_DDR4_PV,CML_U62_DG1_DDR4_PV,RKL_CML_S_102_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_102_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_102_TGPH_Xcomp_DDR4_PV,RKL_CML_S_62_TGPH_Xcomp_DDR4_Alpha,RKL_CML_S_62_TGPH_Xcomp_DDR4_Beta,RKL_CML_S_62_TGPH_Xcomp_DDR4_PV,ADL-P_ADP-LP_DDR4_ALPHA,ADL-P_ADP-LP_DDR4_BETA,ADL-P_ADP-LP_DDR4_PV,ADL-P_ADP-LP_DDR5_ALPHA,ADL-P_ADP-LP_DDR5_BETA,ADL-P_ADP-LP_DDR5_PV,ADL-P_ADP-LP_LP4x_ALPHA,ADL-P_ADP-LP_LP4x_BETA,ADL-P_ADP-LP_LP4x_PV,ADL-P_ADP-LP_LP5_ALPHA,ADL-P_ADP-LP_LP5_BETA,ADL-P_ADP-LP_LP5_PV,TGL_H81_20H1_RS7_ALPHA,TGL_H81_20H1_RS7_BETA,TGL_H81_20H1_RS7_PV,ADL-P_ADP-LP_LP5_PreAlpha,ADL-P_ADP-LP_L4X_PreAlpha,ADL-M_ADP-M_LP4x_Win10x_PreAlpha,ADL-P_ADP-LP_DDR4_PreAlpha,ADL-P_ADP-LP_DDR5_PreAlpha","BIOS-Boot-Flows","IceLake-UCIS-245","CSS-IVE-119238","Consumer,Corporate_vPro,Slim",,"chassanx","SUT should boot to setup and should power off when power button is pressed in EDK Shell screen.","Client-BIOS","1-showstopper","bios.alderlake,bios.amberlake,bios.arrowlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.raptorlake_refresh,bios.rocketlake,bios.skylake,bios.tigerlake,bios.tigerlake_refresh,bios.whiskeylake,ifwi.amberlake,ifwi.arrowlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.jasperlake,ifwi.lakefield,ifwi.lunarlake,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake","bios.alderlake,bios.amberlake,bios.coffeelake,bios.cometlake,bios.icelake-client,bios.jasperlake,bios.kabylake,bios.lakefield,bios.lunarlake,bios.meteorlake,bios.raptorlake,bios.rocketlake,bios.tigerlake,bios.whiskeylake,ifwi.amberlake,ifwi.coffeelake,ifwi.cometlake,ifwi.icelake,ifwi.kabylake,ifwi.lakefield,ifwi.meteorlake,ifwi.raptorlake,ifwi.tigerlake,ifwi.whiskeylake",,"product","complete.ready_for_production",,"Low","L1 DailyCI-Basic-Sanity",,,"Functional","na","SUT boots to setup and should power off when power button is pressed in EDK Shell screen.","TGL_IFWI_FOC_BLUE,CML-H_ADP-S_PO_Phase2,TGL_BIOS_IPU_QRC_BAT,COMMON_QRC_BAT,ADL_S_QRCBAT,IFWI_Payload_BIOS,IFWI_Payload_PMC,IFWI_Payload_EC,ADL-S_Delta1,ADL-S_Delta2,ADL-S_Delta3,RKL-S X2_(CML-S+CMP-H)_S102,RKL-S X2_(CML-S+CMP-H)_S62,ADL-P_QRC_BAT,UTR_SYNC,LNL_M_PSS0.8,LNLM5SGC,LNLM4SDC1,LNLM3SDC2,LNLM3SDC3,LNLM3SDC4,LNLM3SDC5,LNLM2SDC6,LNLM2SDC7, MTLSGC1, MTLSDC4,MTLSDC1,MTLSDC2,MTLSDC3, MTLSDC5,MTLSDC4,,,RPL-Px_4SP2,RPL-Px_2SDC1 ,MTL-P_4SDC1,MTL-P_3SDC3,MTL-P_3SDC4,MTL-P_5SGC1,MTL-P_4SDC2,MTL-P_2SDC5,MTL-P_2SDC6,MTL-M_5SGC1,MTL-M_2SDC4,MTL-M_2SDC5,MTL-M_2SDC6,MTL-M_4SDC1,MTL-M_3SDC3,MTL-M_4SDC2,RPL-Px_4SDC1,RPL-P_3SDC3,RPL-S_5SGC1,RPL-S_2SDC3,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC1,RPL-S_3SDC1,ADL-M_3SDC1,RPL-SBGA_5SC, RPL_Hx-R-GC,RPL_Hx-R-DC1,RPL-SBGA_4SC,RPLHx_SV1GC,RPLHx_Win10GC,RPL-SBGA_DC3,RPL-SBGA_3SC,RPL-SBGA_3SC-2,RPL-SBGA_2SC1,RPL-SBGA_2SC21,RPL-P_5SGC1,RPLP_SV1GC,RPLP_Win10GC,RPL-P_2SDC5,RPL-P_DC7,RPL-P_2SDC3,RPL-P_2SDC4,RPL-P_2SDC6,RPL-P_PNP_GC,,RPL-P_4SDC1,RPLP_SV1DC1,RPLP_Win10DC1,RPL-P_3SDC2,RPLP_SV1DC2,RPLP_Win10DC2,,RPL-Px_5SGC1,,Automation_Inproduction,RPL-S_ 5SGC1,RPL-S_2SDC7,RPL-S_3SDC1,RPL-S_4SDC1,RPL-S_3SDC1,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_4SDC2,RPLS_SV1GC,RPLS_Win10GC,RPLS_SV1DC,RPL-S_2SDC1,RPL-S_2SDC2,RPL-S_2SDC9,RPL-S_2SDC3,RPL_S_MASTER,RPL_P_MASTER,RPL_S_BackwardCompc,ADL-S_ 5SGC_1DPC,ADL-S_4SDC1,ADL-S_4SDC2,ADL-S_4SDC3,ADL-S_3SDC4,ADL_N_MASTER,ADL_N_5SGC1,ADL_N_4SDC1,ADL_N_3SDC1,ADL_N_2SDC1,ADL_N_2SDC2,ADL_N_2SDC3,MTL_Test_Suite,IFWI_TEST_SUITE,IFWI_COMMON_UNIFIED,TGL_H_MASTER,ADL_N_PSS_1.0,ADL-P_5SGC1,ADL-P_5SGC2,RKL_S_X1_2*1SDC,ADL_M_QRC_BAT,ADL-M_5SGC1,ADL-M_3SDC2,ADL-M_2SDC1,ADL-M_2SDC2,ADL-N_QRC_BAT,RPL_S_QRCBAT,MTL_IFWI_BAT,ADL_SBGA_5GC,ADL_SBGA_3DC1,ADL_SBGA_3DC2,ADL_SBGA_3DC3,ADL_SBGA_3DC4,ADL_SBGA_3DC,RPL_Px_QRC,ADL-S_Post-Si_In_Production,MTL_IFWI_CBV_EC,MTL_IFWI_CBV_BIOS,RPL_Px_PO_New_P2,RPL-S_Post-Si_In_Production,RPL-sbga_QRC_BAT,ARL_Px_IFWI_CI,ARL_Px_IFWI_CI,RPL_readiness_kit,RPL_P_QRC","alderlake-m,alderlake-n,alderlake-p,alderlake-s,alderlake-sb,arrowlake-px,arrowlake-s,lunarlake-m,lunarlake-p,lunarlake-s,meteorlake-m,meteorlake-p,meteorlake-s,raptorlake-p,raptorlake-px,raptorlake-s,raptorlake-sbga,raptorlake_refresh-sbga,tigerlake-h"