// Seed: 705187301
module module_0 (
    input id_0,
    input logic id_1,
    output reg id_2,
    input logic id_3,
    input id_4
);
  always begin
    id_2 <= 1'b0;
    id_2 <= 1'b0;
  end
  logic id_5;
  logic id_6;
  logic id_7;
  type_13(
      id_0, 1, id_1
  ); type_14(
      1, 1
  );
endmodule
