var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"ASW_SigIn","ref":false,"files":[{"name":"ASW_SigIn.c","type":"source","group":"model","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\ASW_SigIn_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: ASW_SigIn.c\r\n *\r\n * Code generated for Simulink model 'ASW_SigIn'.\r\n *\r\n * Model version                  : 6.146\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"ASW_SigIn.h\"\r\n#include \"ASW_SigIn_private.h\"\r\n#include <string.h>\r\n#include \"custom_type_definition.h\"\r\n#include \"motor_control_interface.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"motor_control_param.h\"\r\n#include \"motor_param.h\"\r\n#include \"look1_iu16lu32n16tu8_binlcse.h\"\r\n\r\nconst BUS_SIGIN_MED_TASK_OUT ASW_SigIn_rtZBUS_SIGIN_MED_TASK_OUT = {\r\n  0U,                                  /* u16_phiSensActElecAg */\r\n\r\n  {\r\n    0, 0, 0 }\r\n  ,                                    /* s16_iActPhCurr */\r\n  0U                                   /* u16_uSplyVltg */\r\n};                                     /* BUS_SIGIN_MED_TASK_OUT ground */\r\n\r\nconst BUS_SIGIN_SLW_TASK_OUT ASW_SigIn_rtZBUS_SIGIN_SLW_TASK_OUT = {\r\n  0U,                                  /* u16_uCtlBrdVltg */\r\n  0U,                                  /* u16_uGDVltg */\r\n  40U,                                 /* u8_tPwrTubTemp */\r\n  40U,                                 /* u8_tPCBTemp */\r\n  40U,                                 /* u8_tMotoTemp */\r\n  40U                                  /* u8_tPCBTempSubs */\r\n};                                     /* BUS_SIGIN_SLW_TASK_OUT ground */\r\n\r\n/* Exported block signals */\r\nBUS_SIGIN_MED_TASK_IN busSigIn_MedTaskIn;/* '<Root>/busSigIn_MedTaskIn' */\r\nBUS_SIGIN_SLW_TASK_IN busSigIn_SlwTaskIn;/* '<Root>/busSigIn_SlwTaskIn' */\r\nBUS_SIGIN_MED_TASK_OUT busSigIn_MedTaskOut;/* '<S34>/Bus Creator1' */\r\nBUS_SIGIN_SLW_TASK_OUT busSigIn_SlwTaskOut;/* '<S48>/Bus Creator1' */\r\n\r\n/* Block signals (default storage) */\r\nB_ASW_SigIn ASW_SigIn_B;\r\n\r\n/* Block states (default storage) */\r\nDW_ASW_SigIn ASW_SigIn_DW;\r\n\r\n/* Real-time model */\r\nstatic RT_MODEL_ASW_SigIn ASW_SigIn_M_;\r\nRT_MODEL_ASW_SigIn *const ASW_SigIn_M = &ASW_SigIn_M_;\r\nstatic void rate_scheduler(void);\r\nconst BUS_SIGIN_SLW_TASK_IN ASW_SigIn_rtZBUS_SIGIN_SLW_TASK = { 0U,/* u16_uADCtlBrdVltg */\r\n  0U,                                  /* u16_uADGDVltg */\r\n  0U,                                  /* u16_uADPwrTubTemp */\r\n  0U,                                  /* u16_uADPCBTemp */\r\n  0U,                                  /* u16_uADMotoTemp */\r\n  40U,                                 /* u8_tMCUTemp */\r\n\r\n  { false,                             /* bol_flgPhCurrHiLvl1Flg */\r\n    false,                             /* bol_flgHWOvrCurrFlg */\r\n    false,                             /* bol_flgSplyVltgLoLvl1Flg */\r\n    false,                             /* bol_flgSplyVltgLoLvl2Flg */\r\n    false,                             /* bol_flgSplyVltgHiLvl1Flg */\r\n    false,                             /* bol_flgPwrTubPCBTempHiLvl1Flg */\r\n    false,                             /* bol_flgPwrTubPCBTempHiLvl2Flg */\r\n    false,                             /* bol_flgMotoTempHiLvl1Flg */\r\n    false,                             /* bol_flgMotoTempHiLvl2Flg */\r\n    false,                             /* bol_flgComFaltFlg */\r\n    false,                             /* bol_flgMotoStallPermFlg */\r\n    false,                             /* bol_flgMotoStallTmpFlg */\r\n    false,                             /* bol_flgNoLdFlg */\r\n    false,                             /* bol_flgBattPwrHiLvl1Flg */\r\n    false,                             /* bol_flgMotoSpdHiLvl1Flg */\r\n    false,                             /* bol_flgMotoSpdLoLvl1Flg */\r\n    false,                             /* bol_flgCtlBrdVltgLoLvl1Flg */\r\n    false,                             /* bol_flgCtlBrdVltgHiLvl1Flg */\r\n    false,                             /* bol_flgGDVltgLoLvl1Flg */\r\n    false,                             /* bol_flgGDVltgHiLvl1Flg */\r\n    false,                             /* bol_flgChipFaltFlg */\r\n    false,                             /* bol_flgPhiSensFaltFlg */\r\n    false,                             /* bol_flgPhCurrSensFaltFlg */\r\n    false,                             /* bol_flgPwrTubPCBTempSensFaltFlg */\r\n    false,                             /* bol_flgMotoTempSensFaltFlg */\r\n    false,                             /* bol_flgBusOffFaltFlg */\r\n    false,                             /* bol_flgCrashFaltFlg */\r\n    false,                             /* bol_flgMosOpnCirFaltFlg */\r\n    false,                             /* bol_flgReserved4Flg */\r\n    false                              /* bol_flgReserved5Flg */\r\n  }                                    /* busOBD_FaltSt */\r\n};\r\n\r\n/*\r\n *         This function updates active task flag for each subrate.\r\n *         The function is called at model base rate, hence the\r\n *         generated code self-manages all its subrates.\r\n */\r\nstatic void rate_scheduler(void)\r\n{\r\n  /* Compute which subrates run during the next base time step.  Subrates\r\n   * are an integer multiple of the base rate counter.  Therefore, the subtask\r\n   * counter is reset when it reaches its limit (zero means run).\r\n   */\r\n  (ASW_SigIn_M->Timing.TaskCounters.TID[1])++;\r\n  if ((ASW_SigIn_M->Timing.TaskCounters.TID[1]) > 3) {/* Sample time: [0.0005s, 0.0s] */\r\n    ASW_SigIn_M->Timing.TaskCounters.TID[1] = 0;\r\n  }\r\n\r\n  (ASW_SigIn_M->Timing.TaskCounters.TID[2])++;\r\n  if ((ASW_SigIn_M->Timing.TaskCounters.TID[2]) > 79) {/* Sample time: [0.01s, 0.0s] */\r\n    ASW_SigIn_M->Timing.TaskCounters.TID[2] = 0;\r\n  }\r\n}\r\n\r\n/* System initialize for atomic system: '<Root>/SigIn_MedTask' */\r\nvoid SigIn_MedTask_Init(void)\r\n{\r\n  /* InitializeConditions for S-Function (sfix_udelay): '<S26>/Tapped Delay' */\r\n  memset(&ASW_SigIn_DW.TappedDelay_DWORK1_olwa[0], 0, 39U * (sizeof(uint16)));\r\n}\r\n\r\n/* Output and update for atomic system: '<Root>/SigIn_MedTask' */\r\nvoid SigIn_MedTask(void)\r\n{\r\n  sint32 i;\r\n  uint32 tmp;\r\n  dt_Standardize_s16p15b0 rtb_Gain2_jwde_idx_0;\r\n  dt_Standardize_s16p15b0 rtb_Gain2_jwde_idx_1;\r\n  dt_Standardize_u16p15b0 rtb_VectorConcatenate[40];\r\n  uint8 tmp_0;\r\n\r\n  /* Gain: '<S3>/Gain2' incorporates:\r\n   *  Constant: '<S3>/Constant2'\r\n   *  Inport: '<Root>/busSigIn_MedTaskIn'\r\n   *  Product: '<S3>/Product'\r\n   *  Sum: '<S3>/Add'\r\n   *  Sum: '<S3>/Add2'\r\n   */\r\n  rtb_Gain2_jwde_idx_0 = (sint16)(((sint16)((((sint16)(((sint16)\r\n    busSigIn_MedTaskIn.u16_uADActPhCurr[0]) - ((sint16)\r\n    busSigIn_MedTaskIn.u16_uADActPhCurrOfs))) * Gu16_rPhCurrADCRat_C) >> 14)) <<\r\n    1);\r\n  rtb_Gain2_jwde_idx_1 = (sint16)(((sint16)((((sint16)(((sint16)\r\n    busSigIn_MedTaskIn.u16_uADActPhCurr[1]) - ((sint16)\r\n    busSigIn_MedTaskIn.u16_uADActPhCurrOfs))) * Gu16_rPhCurrADCRat_C) >> 14)) <<\r\n    1);\r\n\r\n  /* SwitchCase: '<S3>/Switch Case' incorporates:\r\n   *  Constant: '<S3>/Constant4'\r\n   *  DataTypeConversion: '<S3>/Data Type Conversion'\r\n   */\r\n  switch (Genm_modePhCurrSmpMode_C) {\r\n   case 1:\r\n    /* Outputs for IfAction SubSystem: '<S3>/sas_modeSngShtGndCs' incorporates:\r\n     *  ActionPort: '<S14>/Action Port'\r\n     */\r\n    /* SwitchCase: '<S16>/Switch Case' incorporates:\r\n     *  Inport: '<Root>/busSigIn_MedTaskIn'\r\n     */\r\n    switch (busSigIn_MedTaskIn.u8_numSectNum) {\r\n     case 1:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSect1' incorporates:\r\n       *  ActionPort: '<S17>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S17>/s16_iActPhCurrSect1' incorporates:\r\n       *  Merge: '<S3>/Merge'\r\n       *  Sum: '<S17>/Subtract'\r\n       *  UnaryMinus: '<S17>/Unary Minus'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = rtb_Gain2_jwde_idx_0;\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = (dt_Standardize_s16p15b0)\r\n        (rtb_Gain2_jwde_idx_1 - rtb_Gain2_jwde_idx_0);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = (dt_Standardize_s16p15b0)\r\n        (-rtb_Gain2_jwde_idx_1);\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSect1' */\r\n      break;\r\n\r\n     case 2:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSect2' incorporates:\r\n       *  ActionPort: '<S18>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S18>/s16_iActPhCurrSect2' incorporates:\r\n       *  Merge: '<S3>/Merge'\r\n       *  Sum: '<S18>/Subtract'\r\n       *  UnaryMinus: '<S18>/Unary Minus'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = (dt_Standardize_s16p15b0)\r\n        (rtb_Gain2_jwde_idx_1 - rtb_Gain2_jwde_idx_0);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = rtb_Gain2_jwde_idx_0;\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = (dt_Standardize_s16p15b0)\r\n        (-rtb_Gain2_jwde_idx_1);\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSect2' */\r\n      break;\r\n\r\n     case 3:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSect3' incorporates:\r\n       *  ActionPort: '<S19>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S19>/s16_iActPhCurrSect3' incorporates:\r\n       *  Merge: '<S3>/Merge'\r\n       *  Sum: '<S19>/Subtract'\r\n       *  UnaryMinus: '<S19>/Unary Minus'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = (dt_Standardize_s16p15b0)\r\n        (-rtb_Gain2_jwde_idx_1);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = rtb_Gain2_jwde_idx_0;\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = (dt_Standardize_s16p15b0)\r\n        (rtb_Gain2_jwde_idx_1 - rtb_Gain2_jwde_idx_0);\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSect3' */\r\n      break;\r\n\r\n     case 4:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSect4' incorporates:\r\n       *  ActionPort: '<S20>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S20>/s16_iActPhCurrSect4' incorporates:\r\n       *  Merge: '<S3>/Merge'\r\n       *  Sum: '<S20>/Subtract'\r\n       *  UnaryMinus: '<S20>/Unary Minus'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = (dt_Standardize_s16p15b0)\r\n        (-rtb_Gain2_jwde_idx_1);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = (dt_Standardize_s16p15b0)\r\n        (rtb_Gain2_jwde_idx_1 - rtb_Gain2_jwde_idx_0);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = rtb_Gain2_jwde_idx_0;\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSect4' */\r\n      break;\r\n\r\n     case 5:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSect5' incorporates:\r\n       *  ActionPort: '<S21>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S21>/s16_iActPhCurrSect5' incorporates:\r\n       *  Merge: '<S3>/Merge'\r\n       *  Sum: '<S21>/Subtract'\r\n       *  UnaryMinus: '<S21>/Unary Minus'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = (dt_Standardize_s16p15b0)\r\n        (rtb_Gain2_jwde_idx_1 - rtb_Gain2_jwde_idx_0);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = (dt_Standardize_s16p15b0)\r\n        (-rtb_Gain2_jwde_idx_1);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = rtb_Gain2_jwde_idx_0;\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSect5' */\r\n      break;\r\n\r\n     case 6:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSect6' incorporates:\r\n       *  ActionPort: '<S22>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S22>/s16_iActPhCurrSect6' incorporates:\r\n       *  Merge: '<S3>/Merge'\r\n       *  Sum: '<S22>/Subtract'\r\n       *  UnaryMinus: '<S22>/Unary Minus'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = rtb_Gain2_jwde_idx_0;\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = (dt_Standardize_s16p15b0)\r\n        (-rtb_Gain2_jwde_idx_1);\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = (dt_Standardize_s16p15b0)\r\n        (rtb_Gain2_jwde_idx_1 - rtb_Gain2_jwde_idx_0);\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSect6' */\r\n      break;\r\n\r\n     default:\r\n      /* Outputs for IfAction SubSystem: '<S16>/sas_numSectDfl' incorporates:\r\n       *  ActionPort: '<S23>/Action Port'\r\n       */\r\n      /* SignalConversion generated from: '<S23>/s16_iActPhCurrSectDfl' incorporates:\r\n       *  Constant: '<S23>/Constant'\r\n       *  Merge: '<S3>/Merge'\r\n       */\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[0] = 0;\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[1] = 0;\r\n      busSigIn_MedTaskOut.s16_iActPhCurr[2] = 0;\r\n\r\n      /* End of Outputs for SubSystem: '<S16>/sas_numSectDfl' */\r\n      break;\r\n    }\r\n\r\n    /* End of SwitchCase: '<S16>/Switch Case' */\r\n    /* End of Outputs for SubSystem: '<S3>/sas_modeSngShtGndCs' */\r\n    break;\r\n\r\n   case 2:\r\n    /* Outputs for IfAction SubSystem: '<S3>/sas_modeTwnShtPhCs' incorporates:\r\n     *  ActionPort: '<S15>/Action Port'\r\n     */\r\n    /* SignalConversion generated from: '<S15>/iActSngShtXYZCurr' incorporates:\r\n     *  Gain: '<S3>/Gain2'\r\n     *  Merge: '<S3>/Merge'\r\n     */\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[0] = rtb_Gain2_jwde_idx_0;\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[1] = rtb_Gain2_jwde_idx_1;\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[2] = 0;\r\n\r\n    /* End of Outputs for SubSystem: '<S3>/sas_modeTwnShtPhCs' */\r\n    break;\r\n\r\n   case 3:\r\n    /* Outputs for IfAction SubSystem: '<S3>/sas_modeSensPhCs' incorporates:\r\n     *  ActionPort: '<S13>/Action Port'\r\n     */\r\n    /* SignalConversion generated from: '<S13>/iActSngShtXYZCurr' incorporates:\r\n     *  Gain: '<S3>/Gain2'\r\n     *  Merge: '<S3>/Merge'\r\n     */\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[0] = rtb_Gain2_jwde_idx_0;\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[1] = rtb_Gain2_jwde_idx_1;\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[2] = 0;\r\n\r\n    /* End of Outputs for SubSystem: '<S3>/sas_modeSensPhCs' */\r\n    break;\r\n\r\n   default:\r\n    /* Outputs for IfAction SubSystem: '<S3>/sas_modeDflCs' incorporates:\r\n     *  ActionPort: '<S12>/Action Port'\r\n     */\r\n    /* SignalConversion generated from: '<S12>/iActSngShtXYZCurr' incorporates:\r\n     *  Gain: '<S3>/Gain2'\r\n     *  Merge: '<S3>/Merge'\r\n     */\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[0] = rtb_Gain2_jwde_idx_0;\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[1] = rtb_Gain2_jwde_idx_1;\r\n    busSigIn_MedTaskOut.s16_iActPhCurr[2] = 0;\r\n\r\n    /* End of Outputs for SubSystem: '<S3>/sas_modeDflCs' */\r\n    break;\r\n  }\r\n\r\n  /* End of SwitchCase: '<S3>/Switch Case' */\r\n\r\n  /* DataTypeConversion: '<S24>/Data Type Conversion' incorporates:\r\n   *  Constant: '<S4>/Constant2'\r\n   *  Gain: '<S4>/Gain2'\r\n   *  Inport: '<Root>/busSigIn_MedTaskIn'\r\n   *  Product: '<S4>/Product'\r\n   */\r\n  ASW_SigIn_B.DataTypeConversion_kekn = (uint16)(((uint16)((((uint32)\r\n    busSigIn_MedTaskIn.u16_uADSplyVltg) * Gu16_rSplyVltgADCRat_C) >> 14)) << 1);\r\n\r\n  /* SignalConversion generated from: '<S26>/Vector Concatenate' incorporates:\r\n   *  DataTypeConversion: '<S24>/Data Type Conversion'\r\n   */\r\n  rtb_VectorConcatenate[0] = ASW_SigIn_B.DataTypeConversion_kekn;\r\n\r\n  /* S-Function (sfix_udelay): '<S26>/Tapped Delay' */\r\n  memcpy(&rtb_VectorConcatenate[1], &ASW_SigIn_DW.TappedDelay_DWORK1_olwa[0],\r\n         39U * (sizeof(dt_Standardize_u16p15b0)));\r\n\r\n  /* Sum: '<S26>/Sum of Elements' incorporates:\r\n   *  Concatenate: '<S26>/Vector Concatenate'\r\n   */\r\n  tmp = 0U;\r\n  for (i = 0; i < 40; i++) {\r\n    tmp += rtb_VectorConcatenate[i];\r\n  }\r\n\r\n  /* Product: '<S26>/Divide' incorporates:\r\n   *  Sum: '<S26>/Sum of Elements'\r\n   */\r\n  busSigIn_MedTaskOut.u16_uSplyVltg = (dt_Standardize_u16p15b0)((((sint32)tmp) <<\r\n    4) / 640);\r\n\r\n  /* Switch: '<S28>/Switch' incorporates:\r\n   *  Constant: '<S32>/Constant'\r\n   *  Gain: '<S28>/Gain1'\r\n   *  Inport: '<Root>/busSigIn_MedTaskIn'\r\n   *  Product: '<S28>/Product'\r\n   *  Saturate: '<S32>/Saturation'\r\n   *  Sum: '<S28>/Subtract'\r\n   */\r\n  if (busSigIn_MedTaskIn.bol_enPosSCDCalibEnFlg) {\r\n    /* Saturate: '<S32>/Saturation' incorporates:\r\n     *  Constant: '<S32>/Constant'\r\n     */\r\n    if (Gu8_numPPNum_C > 6) {\r\n      tmp_0 = 6U;\r\n    } else if (Gu8_numPPNum_C < 2) {\r\n      tmp_0 = 2U;\r\n    } else {\r\n      tmp_0 = Gu8_numPPNum_C;\r\n    }\r\n\r\n    busSigIn_MedTaskOut.u16_phiSensActElecAg = (dt_RadAng_u16r15b0)(((((3217U *\r\n      busSigIn_MedTaskIn.u16_ADSensActMechAg) >> 12) * 20861U) >> 14) * tmp_0);\r\n  } else {\r\n    if (Gu8_numPPNum_C > 6) {\r\n      /* Saturate: '<S32>/Saturation' */\r\n      tmp_0 = 6U;\r\n    } else if (Gu8_numPPNum_C < 2) {\r\n      /* Saturate: '<S32>/Saturation' */\r\n      tmp_0 = 2U;\r\n    } else {\r\n      /* Saturate: '<S32>/Saturation' incorporates:\r\n       *  Constant: '<S32>/Constant'\r\n       */\r\n      tmp_0 = Gu8_numPPNum_C;\r\n    }\r\n\r\n    busSigIn_MedTaskOut.u16_phiSensActElecAg = (dt_RadAng_u16r15b0)(((uint16)\r\n      (((((3217U * busSigIn_MedTaskIn.u16_ADSensActMechAg) >> 12) * 20861U) >>\r\n        14) * tmp_0)) - busSigIn_MedTaskIn.u16_phiDvtSensElecAg);\r\n  }\r\n\r\n  /* End of Switch: '<S28>/Switch' */\r\n\r\n  /* Update for S-Function (sfix_udelay): '<S26>/Tapped Delay' incorporates:\r\n   *  DataTypeConversion: '<S24>/Data Type Conversion'\r\n   *  Sum: '<S26>/Sum of Elements'\r\n   */\r\n  for (i = 0; i < 38; i++) {\r\n    ASW_SigIn_DW.TappedDelay_DWORK1_olwa[i] =\r\n      ASW_SigIn_DW.TappedDelay_DWORK1_olwa[i + 1];\r\n  }\r\n\r\n  ASW_SigIn_DW.TappedDelay_DWORK1_olwa[38] = ASW_SigIn_B.DataTypeConversion_kekn;\r\n\r\n  /* End of Update for S-Function (sfix_udelay): '<S26>/Tapped Delay' */\r\n}\r\n\r\n/* System initialize for atomic system: '<Root>/SigIn_SlwTask' */\r\nvoid SigIn_SlwTask_Init(void)\r\n{\r\n  /* InitializeConditions for S-Function (sfix_udelay): '<S42>/Tapped Delay' */\r\n  memset(&ASW_SigIn_DW.TappedDelay_DWORK1[0], 0, 39U * (sizeof(uint16)));\r\n\r\n  /* InitializeConditions for S-Function (sfix_udelay): '<S46>/Tapped Delay' incorporates:\r\n   *  S-Function (sfix_udelay): '<S42>/Tapped Delay'\r\n   */\r\n  memset(&ASW_SigIn_DW.TappedDelay_DWORK1_olz3[0], 0, 39U * (sizeof(uint16)));\r\n}\r\n\r\n/* Output and update for atomic system: '<Root>/SigIn_SlwTask' */\r\nvoid SigIn_SlwTask(void)\r\n{\r\n  sint32 i;\r\n  uint32 tmp;\r\n  dt_Standardize_u16p15b0 rtb_VectorConcatenate[40];\r\n  dt_Standardize_u16p15b0 rtb_VectorConcatenate_mksw[40];\r\n  dt_Temp_u8p0bn40 rtb_PCBTempMap;\r\n\r\n  /* DataTypeConversion: '<S40>/Data Type Conversion' incorporates:\r\n   *  Constant: '<S35>/Constant2'\r\n   *  Gain: '<S35>/Gain2'\r\n   *  Inport: '<Root>/busSigIn_SlwTaskIn'\r\n   *  Product: '<S35>/Product'\r\n   */\r\n  ASW_SigIn_B.DataTypeConversion = (uint16)(((uint16)((((uint32)\r\n    busSigIn_SlwTaskIn.u16_uADCtlBrdVltg) * Gu16_rCtlBrdVltgADCRat_C) >> 14)) <<\r\n    1);\r\n\r\n  /* SignalConversion generated from: '<S42>/Vector Concatenate' incorporates:\r\n   *  DataTypeConversion: '<S40>/Data Type Conversion'\r\n   */\r\n  rtb_VectorConcatenate[0] = ASW_SigIn_B.DataTypeConversion;\r\n\r\n  /* S-Function (sfix_udelay): '<S42>/Tapped Delay' */\r\n  memcpy(&rtb_VectorConcatenate[1], &ASW_SigIn_DW.TappedDelay_DWORK1[0], 39U *\r\n         (sizeof(dt_Standardize_u16p15b0)));\r\n\r\n  /* Sum: '<S42>/Sum of Elements' incorporates:\r\n   *  Concatenate: '<S42>/Vector Concatenate'\r\n   *  Sum: '<S46>/Sum of Elements'\r\n   */\r\n  tmp = 0U;\r\n  for (i = 0; i < 40; i++) {\r\n    tmp += rtb_VectorConcatenate[i];\r\n  }\r\n\r\n  /* Product: '<S42>/Divide' incorporates:\r\n   *  Sum: '<S42>/Sum of Elements'\r\n   */\r\n  busSigIn_SlwTaskOut.u16_uCtlBrdVltg = (dt_Standardize_u16p15b0)((((sint32)tmp)\r\n    << 4) / 640);\r\n\r\n  /* DataTypeConversion: '<S44>/Data Type Conversion' incorporates:\r\n   *  Constant: '<S36>/Constant2'\r\n   *  Gain: '<S36>/Gain2'\r\n   *  Inport: '<Root>/busSigIn_SlwTaskIn'\r\n   *  Product: '<S36>/Product'\r\n   */\r\n  ASW_SigIn_B.DataTypeConversion_md0g = (uint16)(((uint16)((((uint32)\r\n    busSigIn_SlwTaskIn.u16_uADGDVltg) * Gu16_rGDVltgADCRat_C) >> 14)) << 1);\r\n\r\n  /* SignalConversion generated from: '<S46>/Vector Concatenate' incorporates:\r\n   *  DataTypeConversion: '<S44>/Data Type Conversion'\r\n   */\r\n  rtb_VectorConcatenate_mksw[0] = ASW_SigIn_B.DataTypeConversion_md0g;\r\n\r\n  /* S-Function (sfix_udelay): '<S46>/Tapped Delay' */\r\n  memcpy(&rtb_VectorConcatenate_mksw[1], &ASW_SigIn_DW.TappedDelay_DWORK1_olz3[0],\r\n         39U * (sizeof(dt_Standardize_u16p15b0)));\r\n\r\n  /* Sum: '<S46>/Sum of Elements' incorporates:\r\n   *  Concatenate: '<S46>/Vector Concatenate'\r\n   *  Sum: '<S42>/Sum of Elements'\r\n   */\r\n  tmp = 0U;\r\n  for (i = 0; i < 40; i++) {\r\n    tmp += rtb_VectorConcatenate_mksw[i];\r\n  }\r\n\r\n  /* Product: '<S46>/Divide' incorporates:\r\n   *  Sum: '<S46>/Sum of Elements'\r\n   */\r\n  busSigIn_SlwTaskOut.u16_uGDVltg = (dt_Standardize_u16p15b0)((((sint32)tmp) <<\r\n    4) / 640);\r\n\r\n  /* Lookup_n-D: '<S37>/PwrTubTempMap' incorporates:\r\n   *  Inport: '<Root>/busSigIn_SlwTaskIn'\r\n   */\r\n  busSigIn_SlwTaskOut.u8_tPwrTubTemp = look1_iu16lu32n16tu8_binlcse\r\n    (busSigIn_SlwTaskIn.u16_uADPwrTubTemp,\r\n     &Gu16_tPwrTubTemp_CUR_ADPwrTubTempADC_X[0], &Gu8_tPwrTubTemp_CUR[0], 4U);\r\n\r\n  /* Lookup_n-D: '<S37>/PCBTempMap' incorporates:\r\n   *  Inport: '<Root>/busSigIn_SlwTaskIn'\r\n   */\r\n  rtb_PCBTempMap = look1_iu16lu32n16tu8_binlcse\r\n    (busSigIn_SlwTaskIn.u16_uADPCBTemp, &Gu16_tPCBTemp_CUR_ADPCBTempADC_X[0],\r\n     &Gu8_tPCBTemp_CUR[0], 37U);\r\n\r\n  /* Lookup_n-D: '<S37>/MotTempMap' incorporates:\r\n   *  Inport: '<Root>/busSigIn_SlwTaskIn'\r\n   */\r\n  busSigIn_SlwTaskOut.u8_tMotoTemp = look1_iu16lu32n16tu8_binlcse\r\n    (busSigIn_SlwTaskIn.u16_uADMotoTemp, &Gu16_tMotoTemp_CUR_ADMotoTempADC_X[0],\r\n     &Gu8_tMotoTemp_CUR[0], 4U);\r\n\r\n  /* BusCreator: '<S48>/Bus Creator1' incorporates:\r\n   *  Lookup_n-D: '<S37>/PCBTempMap'\r\n   */\r\n  busSigIn_SlwTaskOut.u8_tPCBTemp = rtb_PCBTempMap;\r\n\r\n  /* Switch: '<S37>/Switch' incorporates:\r\n   *  Inport: '<Root>/busSigIn_SlwTaskIn'\r\n   */\r\n  if (busSigIn_SlwTaskIn.busOBD_FaltSt.bol_flgPwrTubPCBTempSensFaltFlg) {\r\n    /* BusCreator: '<S48>/Bus Creator1' */\r\n    busSigIn_SlwTaskOut.u8_tPCBTempSubs = busSigIn_SlwTaskIn.u8_tMCUTemp;\r\n  } else {\r\n    /* BusCreator: '<S48>/Bus Creator1' incorporates:\r\n     *  Lookup_n-D: '<S37>/PCBTempMap'\r\n     */\r\n    busSigIn_SlwTaskOut.u8_tPCBTempSubs = rtb_PCBTempMap;\r\n  }\r\n\r\n  /* End of Switch: '<S37>/Switch' */\r\n  for (i = 0; i < 38; i++) {\r\n    /* Update for S-Function (sfix_udelay): '<S42>/Tapped Delay' incorporates:\r\n     *  S-Function (sfix_udelay): '<S46>/Tapped Delay'\r\n     *  Sum: '<S42>/Sum of Elements'\r\n     *  Sum: '<S46>/Sum of Elements'\r\n     */\r\n    ASW_SigIn_DW.TappedDelay_DWORK1[i] = ASW_SigIn_DW.TappedDelay_DWORK1[i + 1];\r\n\r\n    /* Update for S-Function (sfix_udelay): '<S46>/Tapped Delay' incorporates:\r\n     *  S-Function (sfix_udelay): '<S42>/Tapped Delay'\r\n     *  Sum: '<S42>/Sum of Elements'\r\n     *  Sum: '<S46>/Sum of Elements'\r\n     */\r\n    ASW_SigIn_DW.TappedDelay_DWORK1_olz3[i] =\r\n      ASW_SigIn_DW.TappedDelay_DWORK1_olz3[i + 1];\r\n  }\r\n\r\n  /* Update for S-Function (sfix_udelay): '<S42>/Tapped Delay' incorporates:\r\n   *  DataTypeConversion: '<S40>/Data Type Conversion'\r\n   */\r\n  ASW_SigIn_DW.TappedDelay_DWORK1[38] = ASW_SigIn_B.DataTypeConversion;\r\n\r\n  /* Update for S-Function (sfix_udelay): '<S46>/Tapped Delay' incorporates:\r\n   *  DataTypeConversion: '<S44>/Data Type Conversion'\r\n   */\r\n  ASW_SigIn_DW.TappedDelay_DWORK1_olz3[38] = ASW_SigIn_B.DataTypeConversion_md0g;\r\n}\r\n\r\n/* Model step function */\r\nvoid ASW_SigIn_step(void)\r\n{\r\n  if (ASW_SigIn_M->Timing.TaskCounters.TID[1] == 0) {\r\n    /* Outputs for Atomic SubSystem: '<Root>/SigIn_MedTask' */\r\n    SigIn_MedTask();\r\n\r\n    /* End of Outputs for SubSystem: '<Root>/SigIn_MedTask' */\r\n  }\r\n\r\n  if (ASW_SigIn_M->Timing.TaskCounters.TID[2] == 0) {\r\n    /* Outputs for Atomic SubSystem: '<Root>/SigIn_SlwTask' */\r\n    SigIn_SlwTask();\r\n\r\n    /* End of Outputs for SubSystem: '<Root>/SigIn_SlwTask' */\r\n  }\r\n\r\n  rate_scheduler();\r\n}\r\n\r\n/* Model initialize function */\r\nvoid ASW_SigIn_Init(void)\r\n{\r\n  /* Registration code */\r\n\r\n  /* initialize real-time model */\r\n  (void) memset((void *)ASW_SigIn_M, 0,\r\n                sizeof(RT_MODEL_ASW_SigIn));\r\n\r\n  /* block I/O */\r\n  (void) memset(((void *) &ASW_SigIn_B), 0,\r\n                sizeof(B_ASW_SigIn));\r\n\r\n  /* exported global signals */\r\n  busSigIn_MedTaskOut = ASW_SigIn_rtZBUS_SIGIN_MED_TASK_OUT;\r\n  busSigIn_SlwTaskOut = ASW_SigIn_rtZBUS_SIGIN_SLW_TASK_OUT;\r\n\r\n  /* states (dwork) */\r\n  (void) memset((void *)&ASW_SigIn_DW, 0,\r\n                sizeof(DW_ASW_SigIn));\r\n\r\n  /* external inputs */\r\n  busSigIn_SlwTaskIn = ASW_SigIn_rtZBUS_SIGIN_SLW_TASK;\r\n\r\n  /* SystemInitialize for Atomic SubSystem: '<Root>/SigIn_MedTask' */\r\n  SigIn_MedTask_Init();\r\n\r\n  /* End of SystemInitialize for SubSystem: '<Root>/SigIn_MedTask' */\r\n\r\n  /* SystemInitialize for Atomic SubSystem: '<Root>/SigIn_SlwTask' */\r\n  SigIn_SlwTask_Init();\r\n\r\n  /* End of SystemInitialize for SubSystem: '<Root>/SigIn_SlwTask' */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"ASW_SigIn.h","type":"header","group":"model","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\ASW_SigIn_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: ASW_SigIn.h\r\n *\r\n * Code generated for Simulink model 'ASW_SigIn'.\r\n *\r\n * Model version                  : 6.146\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_ASW_SigIn_h_\r\n#define RTW_HEADER_ASW_SigIn_h_\r\n#ifndef ASW_SigIn_COMMON_INCLUDES_\r\n#define ASW_SigIn_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#endif                                 /* ASW_SigIn_COMMON_INCLUDES_ */\r\n\r\n#include \"ASW_SigIn_types.h\"\r\n#include \"custom_type_definition.h\"\r\n#include \"motor_control_interface.h\"\r\n#include <string.h>\r\n\r\n/* Block signals (default storage) */\r\ntypedef struct {\r\n  dt_Standardize_u16p15b0 DataTypeConversion;/* '<S40>/Data Type Conversion' */\r\n  dt_Standardize_u16p15b0 DataTypeConversion_md0g;/* '<S44>/Data Type Conversion' */\r\n  dt_Standardize_u16p15b0 DataTypeConversion_kekn;/* '<S24>/Data Type Conversion' */\r\n} B_ASW_SigIn;\r\n\r\n/* Block states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  uint16 TappedDelay_DWORK1[39];       /* '<S42>/Tapped Delay' */\r\n  uint16 TappedDelay_DWORK1_olz3[39];  /* '<S46>/Tapped Delay' */\r\n  uint16 TappedDelay_DWORK1_olwa[39];  /* '<S26>/Tapped Delay' */\r\n} DW_ASW_SigIn;\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM_ASW_SigIn {\r\n  /*\r\n   * Timing:\r\n   * The following substructure contains information regarding\r\n   * the timing information for the model.\r\n   */\r\n  struct {\r\n    struct {\r\n      uint8 TID[3];\r\n    } TaskCounters;\r\n  } Timing;\r\n};\r\n\r\n/* Block signals (default storage) */\r\nextern B_ASW_SigIn ASW_SigIn_B;\r\n\r\n/* Block states (default storage) */\r\nextern DW_ASW_SigIn ASW_SigIn_DW;\r\n\r\n/* External data declarations for dependent source files */\r\nextern const BUS_SIGIN_SLW_TASK_IN ASW_SigIn_rtZBUS_SIGIN_SLW_TASK;/* BUS_SIGIN_SLW_TASK_IN ground */\r\nextern const BUS_SIGIN_MED_TASK_OUT ASW_SigIn_rtZBUS_SIGIN_MED_TASK_OUT;/* BUS_SIGIN_MED_TASK_OUT ground */\r\nextern const BUS_SIGIN_SLW_TASK_OUT ASW_SigIn_rtZBUS_SIGIN_SLW_TASK_OUT;/* BUS_SIGIN_SLW_TASK_OUT ground */\r\n\r\n/*\r\n * Exported Global Signals\r\n *\r\n * Note: Exported global signals are block signals with an exported global\r\n * storage class designation.  Code generation will declare the memory for\r\n * these signals and export their symbols.\r\n *\r\n */\r\nextern BUS_SIGIN_MED_TASK_IN busSigIn_MedTaskIn;/* '<Root>/busSigIn_MedTaskIn' */\r\nextern BUS_SIGIN_SLW_TASK_IN busSigIn_SlwTaskIn;/* '<Root>/busSigIn_SlwTaskIn' */\r\nextern BUS_SIGIN_MED_TASK_OUT busSigIn_MedTaskOut;/* '<S34>/Bus Creator1' */\r\nextern BUS_SIGIN_SLW_TASK_OUT busSigIn_SlwTaskOut;/* '<S48>/Bus Creator1' */\r\n\r\n/* Model entry point functions */\r\nextern void ASW_SigIn_Init(void);\r\nextern void ASW_SigIn_step(void);\r\n\r\n/* Real-time Model object */\r\nextern RT_MODEL_ASW_SigIn *const ASW_SigIn_M;\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'ASW_SigIn'\r\n * '<S1>'   : 'ASW_SigIn/SigIn_MedTask'\r\n * '<S2>'   : 'ASW_SigIn/SigIn_SlwTask'\r\n * '<S3>'   : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc'\r\n * '<S4>'   : 'ASW_SigIn/SigIn_MedTask/rss_SplyVltgCalc'\r\n * '<S5>'   : 'ASW_SigIn/SigIn_MedTask/vrs_ElecAgCalc'\r\n * '<S6>'   : 'ASW_SigIn/SigIn_MedTask/vrs_MedTaskIn'\r\n * '<S7>'   : 'ASW_SigIn/SigIn_MedTask/vrs_MedTaskOut'\r\n * '<S8>'   : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/lib_Cnvr_0'\r\n * '<S9>'   : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/lib_Cnvr_1'\r\n * '<S10>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/lib_Cnvr_2'\r\n * '<S11>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/lib_Cnvr_3'\r\n * '<S12>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeDflCs'\r\n * '<S13>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSensPhCs'\r\n * '<S14>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs'\r\n * '<S15>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeTwnShtPhCs'\r\n * '<S16>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs'\r\n * '<S17>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSect1'\r\n * '<S18>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSect2'\r\n * '<S19>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSect3'\r\n * '<S20>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSect4'\r\n * '<S21>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSect5'\r\n * '<S22>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSect6'\r\n * '<S23>'  : 'ASW_SigIn/SigIn_MedTask/rss_ActPhCurrCalc/sas_modeSngShtGndCs/sss_modeSngShtGndCs/sas_numSectDfl'\r\n * '<S24>'  : 'ASW_SigIn/SigIn_MedTask/rss_SplyVltgCalc/lib_Cnvr_1'\r\n * '<S25>'  : 'ASW_SigIn/SigIn_MedTask/rss_SplyVltgCalc/lib_Cnvr_2'\r\n * '<S26>'  : 'ASW_SigIn/SigIn_MedTask/rss_SplyVltgCalc/lib_MAF_0'\r\n * '<S27>'  : 'ASW_SigIn/SigIn_MedTask/rss_SplyVltgCalc/lib_MAF_0/lib_Conversion_1'\r\n * '<S28>'  : 'ASW_SigIn/SigIn_MedTask/vrs_ElecAgCalc/rss_ElecAgCalcNeed'\r\n * '<S29>'  : 'ASW_SigIn/SigIn_MedTask/vrs_ElecAgCalc/rss_ElecAgCalcNeed/lib_Cnvr_0'\r\n * '<S30>'  : 'ASW_SigIn/SigIn_MedTask/vrs_ElecAgCalc/rss_ElecAgCalcNeed/lib_numPPNum_0'\r\n * '<S31>'  : 'ASW_SigIn/SigIn_MedTask/vrs_ElecAgCalc/rss_ElecAgCalcNeed/lib_numPPNum_0/vss_SaturationActivation'\r\n * '<S32>'  : 'ASW_SigIn/SigIn_MedTask/vrs_ElecAgCalc/rss_ElecAgCalcNeed/lib_numPPNum_0/vss_SaturationActivation/vss_SaturationRequired'\r\n * '<S33>'  : 'ASW_SigIn/SigIn_MedTask/vrs_MedTaskIn/sss_MedTaskInSens'\r\n * '<S34>'  : 'ASW_SigIn/SigIn_MedTask/vrs_MedTaskOut/sss_MedTaskOutSens'\r\n * '<S35>'  : 'ASW_SigIn/SigIn_SlwTask/rss_CtlBrdVltgCalc'\r\n * '<S36>'  : 'ASW_SigIn/SigIn_SlwTask/rss_GDVltgCalc'\r\n * '<S37>'  : 'ASW_SigIn/SigIn_SlwTask/rss_Temp'\r\n * '<S38>'  : 'ASW_SigIn/SigIn_SlwTask/sss_SlwTaskIn'\r\n * '<S39>'  : 'ASW_SigIn/SigIn_SlwTask/vrs_SlwTaskOut'\r\n * '<S40>'  : 'ASW_SigIn/SigIn_SlwTask/rss_CtlBrdVltgCalc/lib_Cnvr_0'\r\n * '<S41>'  : 'ASW_SigIn/SigIn_SlwTask/rss_CtlBrdVltgCalc/lib_Cnvr_1'\r\n * '<S42>'  : 'ASW_SigIn/SigIn_SlwTask/rss_CtlBrdVltgCalc/lib_MAF_0'\r\n * '<S43>'  : 'ASW_SigIn/SigIn_SlwTask/rss_CtlBrdVltgCalc/lib_MAF_0/lib_Conversion_1'\r\n * '<S44>'  : 'ASW_SigIn/SigIn_SlwTask/rss_GDVltgCalc/lib_Cnvr_1'\r\n * '<S45>'  : 'ASW_SigIn/SigIn_SlwTask/rss_GDVltgCalc/lib_Cnvr_2'\r\n * '<S46>'  : 'ASW_SigIn/SigIn_SlwTask/rss_GDVltgCalc/lib_MAF_0'\r\n * '<S47>'  : 'ASW_SigIn/SigIn_SlwTask/rss_GDVltgCalc/lib_MAF_0/lib_Conversion_1'\r\n * '<S48>'  : 'ASW_SigIn/SigIn_SlwTask/vrs_SlwTaskOut/sss_SlwTaskOutSenl'\r\n */\r\n#endif                                 /* RTW_HEADER_ASW_SigIn_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"ASW_SigIn_private.h","type":"header","group":"model","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\ASW_SigIn_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: ASW_SigIn_private.h\r\n *\r\n * Code generated for Simulink model 'ASW_SigIn'.\r\n *\r\n * Model version                  : 6.146\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_ASW_SigIn_private_h_\r\n#define RTW_HEADER_ASW_SigIn_private_h_\r\n#include \"rtwtypes.h\"\r\n#include \"multiword_types.h\"\r\n#include \"ASW_SigIn_types.h\"\r\n#include \"ASW_SigIn.h\"\r\n\r\n/* Includes for objects with custom storage classes */\r\n#include \"motor_control_param.h\"\r\n#include \"motor_param.h\"\r\n#ifndef UCHAR_MAX\r\n#include <limits.h>\r\n#endif\r\n\r\n#if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )\r\n#error Code was generated for compiler with different sized uchar/char. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )\r\n#error Code was generated for compiler with different sized ushort/short. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )\r\n#error Code was generated for compiler with different sized uint/int. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )\r\n#error Code was generated for compiler with different sized ulong/long. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\nextern void SigIn_MedTask_Init(void);\r\nextern void SigIn_MedTask(void);\r\nextern void SigIn_SlwTask_Init(void);\r\nextern void SigIn_SlwTask(void);\r\n\r\n#endif                                 /* RTW_HEADER_ASW_SigIn_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"ASW_SigIn_types.h","type":"header","group":"model","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\ASW_SigIn_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: ASW_SigIn_types.h\r\n *\r\n * Code generated for Simulink model 'ASW_SigIn'.\r\n *\r\n * Model version                  : 6.146\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_ASW_SigIn_types_h_\r\n#define RTW_HEADER_ASW_SigIn_types_h_\r\n#include \"custom_type_definition.h\"\r\n#include \"motor_control_interface.h\"\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM_ASW_SigIn RT_MODEL_ASW_SigIn;\r\n\r\n#endif                                 /* RTW_HEADER_ASW_SigIn_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"custom_type_definition.h","type":"header","group":"sharedutility","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\slprj\\ert\\_sharedutils","tag":"","groupDisplay":"共享文件","code":"/*\n * File: custom_type_definition.h\n *\n * Code generated for Simulink model 'ASW_SigIn'.\n *\n * Model version                  : 6.146\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\n */\n\n#ifndef RTW_HEADER_custom_type_definition_h_\n#define RTW_HEADER_custom_type_definition_h_\n#include \"rtwtypes.h\"\n\ntypedef uint8 ENM_AG_POS_EVAL_MODE;\n\n/* enum ENM_AG_POS_EVAL_MODE */\n#define SENSOR                         ((ENM_AG_POS_EVAL_MODE)0U) /* Default value */\n#define HYBRID                         ((ENM_AG_POS_EVAL_MODE)1U)\n#define SENSORLESS                     ((ENM_AG_POS_EVAL_MODE)2U)\n\ntypedef uint8 ENM_AG_SENS_CALIB_STATUS;\n\n/* enum ENM_AG_SENS_CALIB_STATUS */\n#define CALIBFAIL                      ((ENM_AG_SENS_CALIB_STATUS)0U) /* Default value */\n#define SUCCESS                        ((ENM_AG_SENS_CALIB_STATUS)1U)\n#define ALPHA_PHASE1                   ((ENM_AG_SENS_CALIB_STATUS)2U)\n#define BETA_PHASE                     ((ENM_AG_SENS_CALIB_STATUS)3U)\n#define WAIT_ALPHA1                    ((ENM_AG_SENS_CALIB_STATUS)4U)\n#define WAIT_BETA                      ((ENM_AG_SENS_CALIB_STATUS)5U)\n#define ALPHA_PHASE2                   ((ENM_AG_SENS_CALIB_STATUS)6U)\n#define WAIT_ALPHA2                    ((ENM_AG_SENS_CALIB_STATUS)7U)\n\ntypedef uint8 ENM_MOTO_STATUS;\n\n/* enum ENM_MOTO_STATUS */\n#define OFF                            ((ENM_MOTO_STATUS)0U)     /* Default value */\n#define OPEN_LOOP                      ((ENM_MOTO_STATUS)1U)\n#define CLOSED_LOOP                    ((ENM_MOTO_STATUS)2U)\n\ntypedef uint8 ENM_PH_CURR_SMP_MODE;\n\n/* enum ENM_PH_CURR_SMP_MODE */\n#define SNGSHT_GRO                     ((ENM_PH_CURR_SMP_MODE)1U) /* Default value */\n#define TWOSHT_PHA                     ((ENM_PH_CURR_SMP_MODE)2U)\n#define THRSENS_PHA                    ((ENM_PH_CURR_SMP_MODE)3U)\n\ntypedef uint8 ENM_PWM_MODE;\n\n/* enum ENM_PWM_MODE */\n#define SPWM                           ((ENM_PWM_MODE)1U)        /* Default value */\n#define S3APWM                         ((ENM_PWM_MODE)2U)\n#define SVPWM                          ((ENM_PWM_MODE)3U)\n#define DMINPWM                        ((ENM_PWM_MODE)4U)\n\ntypedef uint8 ENM_STRTUP_TRQ_STATUS;\n\n/* enum ENM_STRTUP_TRQ_STATUS */\n#define TRQ_CST                        ((ENM_STRTUP_TRQ_STATUS)0U) /* Default value */\n#define TRQ_DECRE                      ((ENM_STRTUP_TRQ_STATUS)1U)\n\ntypedef uint8 ENM_SYS_STATUS;\n\n/* enum ENM_SYS_STATUS */\n#define STANDBY                        ((ENM_SYS_STATUS)0U)\n#define RUN                            ((ENM_SYS_STATUS)1U)\n#define POSTRUN                        ((ENM_SYS_STATUS)2U)\n#define SYSINIT                        ((ENM_SYS_STATUS)3U)      /* Default value */\n#define SYSFAIL                        ((ENM_SYS_STATUS)4U)\n#define LIMPHOME                       ((ENM_SYS_STATUS)5U)\n#define SYSSLEEP                       ((ENM_SYS_STATUS)6U)\n#define SYSDERATING                    ((ENM_SYS_STATUS)7U)\n\ntypedef uint8 ENM_TYPE_FALT;\n\n/* enum ENM_TYPE_FALT */\n#define PH_CURR_HI_LVL1                ((ENM_TYPE_FALT)0U)       /* Default value */\n#define HW_OVER_CURR                   ((ENM_TYPE_FALT)1U)\n#define SPLY_VLTG_LO_LVL1              ((ENM_TYPE_FALT)2U)\n#define SPLY_VLTG_LO_LVL2              ((ENM_TYPE_FALT)3U)\n#define SPLY_VLTG_HI_LVL1              ((ENM_TYPE_FALT)4U)\n#define PWR_TUB_PCB_TEMP_HI_LVL1       ((ENM_TYPE_FALT)5U)\n#define PWR_TUB_PCB_TEMP_HI_LVL2       ((ENM_TYPE_FALT)6U)\n#define MOTO_TEMP_HI_LVL1              ((ENM_TYPE_FALT)7U)\n#define MOTO_TEMP_HI_LVL2              ((ENM_TYPE_FALT)8U)\n#define COM_FALT                       ((ENM_TYPE_FALT)9U)\n#define MOTO_STALL_PERM                ((ENM_TYPE_FALT)10U)\n#define MOTO_STALL_TMP                 ((ENM_TYPE_FALT)11U)\n#define NO_LD                          ((ENM_TYPE_FALT)12U)\n#define BATT_PWR_HI_LVL1               ((ENM_TYPE_FALT)13U)\n#define MOTO_SPD_HI_LVL1               ((ENM_TYPE_FALT)14U)\n#define MOTO_SPD_LO_LVL1               ((ENM_TYPE_FALT)15U)\n#define CTL_BRD_VLTG_LO_LVL1           ((ENM_TYPE_FALT)16U)\n#define CTL_BRD_VLTG_HI_LVL1           ((ENM_TYPE_FALT)17U)\n#define GD_VLTG_LO_LVL1                ((ENM_TYPE_FALT)18U)\n#define GD_VLTG_HI_LVL1                ((ENM_TYPE_FALT)19U)\n#define CHIP_FALT                      ((ENM_TYPE_FALT)20U)\n#define PHI_SENS_FALT                  ((ENM_TYPE_FALT)21U)\n#define PH_CURR_SENS_FALT              ((ENM_TYPE_FALT)22U)\n#define PWR_TUB_PCB_TEMP_SENS_FALT     ((ENM_TYPE_FALT)23U)\n#define MOTO_TEMP_SENS_FALT            ((ENM_TYPE_FALT)24U)\n#define BUSOFF_FALT                    ((ENM_TYPE_FALT)25U)\n#define CRASH_FALT                     ((ENM_TYPE_FALT)26U)\n#define MOSOPNCIR_FALT                 ((ENM_TYPE_FALT)27U)\n#define FAULT_RESERVED4                ((ENM_TYPE_FALT)28U)\n#define FAULT_RESERVED5                ((ENM_TYPE_FALT)29U)\n\ntypedef uint16 dt_CurrCtrlIntgGain_u16p5b0;\ntypedef uint16 dt_CurrCtrlPropGain_u16p15b0;\ntypedef uint16 dt_DutyCycl_u16p15b0;\ntypedef uint16 dt_MotRstn_u16p20b0;\ntypedef uint16 dt_OmodFact_u16p15b0;\ntypedef sint16 dt_RadAngErr_s16r13b0;\ntypedef sint16 dt_RadAng_s16r15b0;\ntypedef uint16 dt_RadAng_u16r15b0;\ntypedef sint16 dt_RefSpdSlewRate_s16p12b0;\ntypedef uint16 dt_SpdCtrlIntgGain_u16p9b0;\ntypedef uint16 dt_SpdCtrlPropGain_u16p12b0;\ntypedef sint16 dt_Standardize_s16p15b0;\ntypedef uint16 dt_Standardize_u16p15b0;\ntypedef uint8 dt_Temp_u8p0bn40;\ntypedef uint16 dt_VltgRat_u16p22b0;\n\n#endif                                /* RTW_HEADER_custom_type_definition_h_ */\n\n/*\n * File trailer for generated code.\n *\n * [EOF]\n */\n"},{"name":"look1_iu16lu32n16tu8_binlcse.c","type":"source","group":"sharedutility","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\slprj\\ert\\_sharedutils","tag":"","groupDisplay":"共享文件","code":"/*\n * File: look1_iu16lu32n16tu8_binlcse.c\n *\n * Code generated for Simulink model 'ASW_SigIn'.\n *\n * Model version                  : 6.146\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\n */\n\n#include \"look1_iu16lu32n16tu8_binlcse.h\"\n#include \"rtwtypes.h\"\n\nuint8 look1_iu16lu32n16tu8_binlcse(uint16 u0, const uint16 bp0[], const\n  uint8 table[], uint32 maxIndex)\n{\n  uint32 frac;\n  uint32 iLeft;\n  uint32 iRght;\n  uint16 bpLeftVar;\n  uint8 y;\n  uint8 yL_0d0;\n  uint8 yR_0d0;\n\n  /* Column-major Lookup 1-D\n     Search method: 'binary'\n     Use previous index: 'off'\n     Interpolation method: 'Linear point-slope'\n     Extrapolation method: 'Clip'\n     Use last breakpoint for index at or above upper limit: 'off'\n     Remove protection against out-of-range input in generated code: 'off'\n     Rounding mode: 'simplest'\n   */\n  /* Prelookup - Index and Fraction\n     Index Search method: 'binary'\n     Extrapolation method: 'Clip'\n     Use previous index: 'off'\n     Use last breakpoint for index at or above upper limit: 'off'\n     Remove protection against out-of-range input in generated code: 'off'\n     Rounding mode: 'simplest'\n   */\n  if (u0 <= bp0[0U]) {\n    iLeft = 0U;\n    frac = 0U;\n  } else if (u0 < bp0[maxIndex]) {\n    /* Binary Search */\n    frac = (maxIndex >> 1U);\n    iLeft = 0U;\n    iRght = maxIndex;\n    while ((iRght - iLeft) > 1U) {\n      if (u0 < bp0[frac]) {\n        iRght = frac;\n      } else {\n        iLeft = frac;\n      }\n\n      frac = ((iRght + iLeft) >> 1U);\n    }\n\n    bpLeftVar = bp0[iLeft];\n    frac = (((uint32)((uint16)(((uint32)u0) - bpLeftVar))) << 16) /\n      ((uint16)(((uint32)bp0[iLeft + 1U]) - bpLeftVar));\n  } else {\n    iLeft = maxIndex - 1U;\n    frac = 65536U;\n  }\n\n  /* Column-major Interpolation 1-D\n     Interpolation method: 'Linear point-slope'\n     Use last breakpoint for index at or above upper limit: 'off'\n     Rounding mode: 'simplest'\n     Overflow mode: 'wrapping'\n   */\n  yR_0d0 = table[iLeft + 1U];\n  yL_0d0 = table[iLeft];\n  if (yR_0d0 >= yL_0d0) {\n    y = (uint8)(((uint32)((uint8)((((uint8)(((uint32)yR_0d0) - yL_0d0))\n      * frac) >> 16))) + yL_0d0);\n  } else {\n    y = (uint8)(((uint32)yL_0d0) - ((uint8)((((uint8)(((uint32)yL_0d0)\n      - yR_0d0)) * frac) >> 16)));\n  }\n\n  return y;\n}\n\n/*\n * File trailer for generated code.\n *\n * [EOF]\n */\n"},{"name":"look1_iu16lu32n16tu8_binlcse.h","type":"header","group":"sharedutility","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\slprj\\ert\\_sharedutils","tag":"","groupDisplay":"共享文件","code":"/*\n * File: look1_iu16lu32n16tu8_binlcse.h\n *\n * Code generated for Simulink model 'ASW_SigIn'.\n *\n * Model version                  : 6.146\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\n */\n\n#ifndef RTW_HEADER_look1_iu16lu32n16tu8_binlcse_h_\n#define RTW_HEADER_look1_iu16lu32n16tu8_binlcse_h_\n#include \"rtwtypes.h\"\n\nextern uint8 look1_iu16lu32n16tu8_binlcse(uint16 u0, const uint16 bp0[],\n  const uint8 table[], uint32 maxIndex);\n\n#endif                          /* RTW_HEADER_look1_iu16lu32n16tu8_binlcse_h_ */\n\n/*\n * File trailer for generated code.\n *\n * [EOF]\n */\n"},{"name":"motor_control_interface.h","type":"header","group":"sharedutility","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\slprj\\ert\\_sharedutils","tag":"","groupDisplay":"共享文件","code":"/*\n * File: motor_control_interface.h\n *\n * Code generated for Simulink model 'ASW_SigIn'.\n *\n * Model version                  : 6.146\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\n */\n\n#ifndef RTW_HEADER_motor_control_interface_h_\n#define RTW_HEADER_motor_control_interface_h_\n#include \"rtwtypes.h\"\n#include \"custom_type_definition.h\"\n\ntypedef struct {\n  boolean bol_flgPhCurrHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgHWOvrCurrFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgSplyVltgLoLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgSplyVltgLoLvl2Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgSplyVltgHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgPwrTubPCBTempHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgPwrTubPCBTempHiLvl2Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoTempHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoTempHiLvl2Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgComFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoStallPermFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoStallTmpFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgNoLdFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgBattPwrHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoSpdHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoSpdLoLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgCtlBrdVltgLoLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgCtlBrdVltgHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgGDVltgLoLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgGDVltgHiLvl1Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgChipFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgPhiSensFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgPhCurrSensFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgPwrTubPCBTempSensFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoTempSensFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgBusOffFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgCrashFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgMosOpnCirFaltFlg;\n\n  /* Actual electric angle  */\n  boolean bol_flgReserved4Flg;\n\n  /* Actual electric angle  */\n  boolean bol_flgReserved5Flg;\n} BUS_OBD_FALT_STS;\n\ntypedef struct {\n  boolean bol_flgPhCurrHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgHWOvrCurrTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgSplyVltgLoLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgSplyVltgLoLvl2Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgSplyVltgHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgPwrTubPCBTempHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgPwrTubPCBTempHiLvl2Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoTempHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoTempHiLvl2Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgComFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoStallPermTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoStallTmpTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgNoLdTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgBattPwrHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoSpdHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoSpdLoLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgCtlBrdVltgLoLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgCtlBrdVltgHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgGDVltgLoLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgGDVltgHiLvl1Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgChipFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgPhiSensFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgPhCurrSensFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgPwrTubPCBTempSensFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMotoTempSensFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgBusOffFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgCrashFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgMosOpnCirFaltTmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgReserved4Tmp;\n\n  /* Actual electric angle  */\n  boolean bol_flgReserved5Tmp;\n} BUS_OBD_FALT_STS_TMP;\n\ntypedef struct {\n  /* Reference mechanical speed in RPM */\n  dt_Standardize_s16p15b0 s16_nComRefMechSpd;\n\n  /* Actual electric speed in rad/s */\n  dt_Standardize_s16p15b0 s16_nActElecSpd;\n  dt_Standardize_s16p15b0 s16_uModulDaxQaxVltg[2];\n  dt_Standardize_u16p15b0 u16_uSplyVltg;\n  dt_Standardize_s16p15b0 s16_iActDaxQaxCurr[2];\n\n  /* Actual electric angle  */\n  ENM_MOTO_STATUS enm_stMotoSt;\n\n  /* Actual electric angle  */\n  boolean bol_enPosSCDCalibEnFlg;\n\n  /* Measured rotor angle by the GMR sensor */\n  dt_RadAng_u16r15b0 u16_phiSensActElecAg;\n\n  /* Measured rotor angle by the GMR sensor */\n  uint8 u8_stMaxFaltLvl;\n\n  /* Measured rotor angle by the GMR sensor */\n  BUS_OBD_FALT_STS busOBD_FaltSt;\n\n  /* Measured rotor angle by the GMR sensor */\n  dt_Standardize_s16p15b0 s16_nFaltRefMechSpd;\n\n  /* Measured rotor angle by the GMR sensor */\n  dt_Standardize_s16p15b0 s16_trqFaltRefTqLim;\n\n  /* Measured rotor angle by the GMR sensor */\n  uint8 u8_modeMCUOpMode;\n\n  /* Measured rotor angle by the GMR sensor */\n  dt_Temp_u8p0bn40 u8_tPCBTempSubs;\n  boolean bol_flgOvrTstCtlUDS2F;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_flgPhiSensFaltRawFlg;\n\n  /* Reference Direct and Quadrature curents */\n  uint8 u8_FrzFrmSaveFlg;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_flgSlepEn;\n} BUS_AST_SLW_TASK_IN;\n\ntypedef struct {\n  /* Estimated DC supply current */\n  dt_Standardize_s16p15b0 s16_iEstSplyCurr;\n\n  /* Actual line current */\n  dt_Standardize_s16p15b0 s16_ampActPhCurrAmp;\n\n  /* Reference current in align state */\n  dt_Standardize_s16p15b0 s16_trqPosSCDCalibRefTq;\n\n  /* Reference electric angle in align state */\n  dt_RadAng_u16r15b0 u16_phiPosSCDCalibElecAg;\n\n  /* Judge whether calibration is successful */\n  boolean bol_flgPosSCDCalibSucFlg;\n\n  /* mechanical angle error */\n  uint16 u16_ADSensMechAgDvt;\n\n  /* Align state */\n  ENM_AG_SENS_CALIB_STATUS enm_stPosSCDCalibSt;\n\n  /* Align fail */\n  boolean bol_flgPosSCDCalibPermFail;\n\n  /* Align fail */\n  dt_Standardize_s16p15b0 s16_trqRefTqLim;\n\n  /* Align fail */\n  dt_Standardize_s16p15b0 s16_nRmpRefElecSpd;\n  boolean bol_flgShOffFlg;\n  dt_Standardize_s16p15b0 s16_nRefElecSpd;\n  ENM_SYS_STATUS enm_stSysSt;\n  dt_Standardize_s16p15b0 s16_pwrSplyElecPwr;\n  ENM_AG_POS_EVAL_MODE enm_modeAgEvalMode;\n  dt_RadAng_u16r15b0 u16_phiSensElecAgDvt;\n  dt_Standardize_s16p15b0 s16_nActElecSpdComFlt;\n} BUS_AST_SLW_TASK_OUT;\n\ntypedef struct {\n  /* Duty cycle amplitude */\n  dt_DutyCycl_u16p15b0 u16_ampDycAmp;\n\n  /* Electric angle */\n  dt_RadAng_u16r15b0 u16_phiActElecAg;\n\n  /* Voltage angle */\n  dt_RadAng_u16r15b0 u16_phiDaxQaxVltgAg;\n\n  /* Motor status */\n  ENM_MOTO_STATUS enm_stMotoSt;\n\n  /* Predicted electric speed */\n  dt_Standardize_s16p15b0 s16_nPredActElecSpd;\n\n  /* Predicted electric speed */\n  boolean bol_enPosSCDCalibEnFlg;\n} BUS_DCYCGEN_FST_TASK_IN;\n\ntypedef struct {\n  /* Duty cycle for XYZ phases */\n  dt_DutyCycl_u16p15b0 u16_dcycPhDyc[3];\n\n  /* Maximum normalized voltage amplitude */\n  dt_DutyCycl_u16p15b0 u16_ampMaxNrmVltgAmp;\n\n  /* Estimated electric angle */\n  dt_RadAng_u16r15b0 u16_phiModulActElecAg;\n} BUS_DCYCGEN_FST_TASK_OUT;\n\ntypedef struct {\n  dt_Standardize_s16p15b0 s16_nRmpRefElecSpd;\n\n  /* Actual electric speed in rad/s */\n  dt_Standardize_s16p15b0 s16_nActElecSpd;\n\n  /* Actual electric angle  */\n  ENM_MOTO_STATUS enm_stMotoSt;\n\n  /* Actual electric angle  */\n  dt_Standardize_s16p15b0 s16_ampActPhCurrAmp;\n\n  /* Actual electric angle  */\n  dt_Standardize_u16p15b0 u16_uSplyVltg;\n\n  /* Actual electric angle  */\n  dt_Temp_u8p0bn40 u8_tPwrTubTemp;\n\n  /* Actual electric angle  */\n  dt_Temp_u8p0bn40 u8_tPCBTemp;\n\n  /* Actual electric angle  */\n  dt_Temp_u8p0bn40 u8_tMotoTemp;\n\n  /* Actual electric angle  */\n  uint8 u8_ctLossNoData;\n\n  /* Actual electric angle  */\n  uint8 u8_ctComRolCnt;\n\n  /* Actual electric angle  */\n  dt_Standardize_u16p15b0 u16_uCtlBrdVltg;\n  ENM_SYS_STATUS enm_stSysSt;\n  boolean bol_flgHWOvrCurrFalt;\n  boolean bol_flgChipFalt;\n  boolean bol_flgPhiSensFalt;\n  uint16 u16_uADActPhCurr[3];\n  uint16 u16_uADPwrTubTemp;\n  uint16 u16_uADPCBTemp;\n  uint16 u16_uADMotoTemp;\n  dt_Standardize_s16p15b0 s16_pwrSplyElecPwr;\n  dt_Standardize_s16p15b0 s16_iActPhCurr[3];\n  dt_Standardize_s16p15b0 s16_iEstSplyCurr;\n  dt_Standardize_s16p15b0 s16_iRefDaxQaxCurr[2];\n  dt_Standardize_s16p15b0 s16_iActDaxQaxCurr[2];\n  boolean bol_flgShOffFlg;\n  boolean bol_enFaltInfoClrUDS14;\n  uint16 u16_vVehSpd;\n  uint32 u32_disOde;\n  uint32 u32_tiStamHi;\n  uint32 u32_tiStamLo;\n  uint8 u8_psiOilFlow;\n  dt_Temp_u8p0bn40 u8_tOilTemp;\n  boolean bol_enPosSCDCalibEnFlg;\n  uint8 u8_psiUpLimOilFlow;\n  boolean bol_flgBusOffFaltRaw;\n  boolean bol_flgFaltEnFlgUDS85;\n  boolean bol_flgWBSSt;\n  boolean bol_flgCRCFaltRaw;\n  boolean bol_flgMesgLngthFaltRaw;\n  dt_Standardize_s16p15b0 s16_nComRefMechSpd;\n  dt_Standardize_u16p15b0 u16_psiEstPermMagFlx;\n  ENM_AG_POS_EVAL_MODE enm_modeAgEvalMode;\n  boolean bol_flgCrashFalt;\n  boolean bol_flgGDVltgHiLvl1;\n  boolean bol_flgGDVltgLoLvl1;\n  dt_Temp_u8p0bn40 u8_tMCUTemp;\n  dt_Temp_u8p0bn40 u8_tPCBTempSubs;\n  dt_Standardize_u16p15b0 u16_uGDVltg;\n  boolean bol_flgMosOpnCirFalt;\n} BUS_OBD_SLW_TASK_IN;\n\ntypedef struct {\n  BUS_OBD_FALT_STS busOBD_FaltSt;\n\n  /* Reference Direct and Quadrature curents */\n  uint8 u8_stMaxFaltLvl;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Standardize_s16p15b0 s16_nFaltRefMechSpd;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Standardize_s16p15b0 s16_trqFaltRefTqLim;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_flgPhiSensFaltRawFlg;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_flgComNodeLosFaltDeb;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_flgComRolCntFaltDeb;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_flgCRCFaltDeb;\n  BUS_OBD_FALT_STS_TMP busOBD_FaltStTmp;\n} BUS_OBD_SLW_TASK_OUT;\n\ntypedef struct {\n  /* Reference mechanical speed in RPM */\n  dt_Standardize_s16p15b0 s16_nRefElecSpd;\n\n  /* Actual electric speed in rad/s */\n  dt_Standardize_s16p15b0 s16_nActElecSpd;\n\n  /* Permanent magnetic flux */\n  dt_Standardize_s16p15b0 s16_nRmpRefElecSpd;\n\n  /* DC supply current limit for derating provided by BSW */\n  dt_Standardize_s16p15b0 s16_trqRefTqLim;\n  boolean bol_flgShOffFlg;\n  boolean bol_enPosSCDCalibEnFlg;\n\n  /* Reference Direct and Quadrature currents */\n  dt_Standardize_s16p15b0 s16_trqPosSCDCalibRefTq;\n\n  /* Reference Direct and Quadrature currents */\n  ENM_AG_POS_EVAL_MODE enm_modeAgEvalMode;\n\n  /* Reference Direct and Quadrature currents */\n  dt_RadAng_s16r15b0 s16_phiOpnLpAgClsLpAgDvt;\n} BUS_PHCURRGEN_SLW_TASK_IN;\n\ntypedef struct {\n  /* Reference Direct and Quadrature currents */\n  dt_Standardize_s16p15b0 s16_iRefDaxQaxCurr[2];\n\n  /* enmMotStas */\n  ENM_MOTO_STATUS enm_stMotoSt;\n} BUS_PHCURRGEN_SLW_TASK_OUT;\n\ntypedef struct {\n  /* Reference Direct and Quadrature curents */\n  dt_Standardize_s16p15b0 s16_iRefDaxQaxCurr[2];\n\n  /* Actual Direct and Quadrature curents */\n  dt_Standardize_s16p15b0 s16_iActPhCurr[3];\n\n  /* Actual Direct and Quadrature curents */\n  dt_RadAng_u16r15b0 u16_phiSensActElecAg;\n\n  /* Supply DC voltage */\n  dt_Standardize_u16p15b0 u16_uSplyVltg;\n\n  /* Motor status */\n  ENM_MOTO_STATUS enm_stMotoSt;\n\n  /* Estimated electric angle */\n  dt_RadAng_u16r15b0 u16_phiModulActElecAg;\n\n  /* Reference electric angle in align state */\n  dt_RadAng_u16r15b0 u16_phiPosSCDCalibElecAg;\n  dt_DutyCycl_u16p15b0 u16_dcycPhDyc[3];\n\n  /* Reference electric angle in align state */\n  boolean bol_enPosSCDCalibEnFlg;\n\n  /* Reference electric angle in align state */\n  ENM_AG_POS_EVAL_MODE enm_modeAgEvalMode;\n  dt_Standardize_s16p15b0 s16_nRmpRefElecSpd;\n\n  /* Reference electric angle in align state */\n  dt_Temp_u8p0bn40 u8_tPCBTempSubs;\n  dt_DutyCycl_u16p15b0 u16_ampMaxNrmVltgAmp;\n} BUS_PHVLTGGEN_MED_TASK_IN;\n\ntypedef struct {\n  /* Duty cycle amplitude */\n  dt_DutyCycl_u16p15b0 u16_ampDycAmp;\n\n  /* Voltage angle */\n  dt_RadAng_u16r15b0 u16_phiDaxQaxVltgAg;\n\n  /* Actual electric angle */\n  dt_RadAng_u16r15b0 u16_phiActElecAg;\n\n  /* Actual electric speed */\n  dt_Standardize_s16p15b0 s16_nActElecSpd;\n\n  /* Actual Direct and Quadrature current */\n  dt_Standardize_s16p15b0 s16_iActDaxQaxCurr[2];\n\n  /* Predicted electric speed */\n  dt_Standardize_s16p15b0 s16_nPredActElecSpd;\n\n  /* Reference Direct and Quadrature currents */\n  dt_Standardize_s16p15b0 s16_uModulDaxQaxVltg[2];\n  dt_RadAng_u16r15b0 u16_phiSenlElecAgSensElecAgDvt;\n  dt_Standardize_u16p15b0 u16_psiEstPermMagFlx;\n  dt_RadAng_s16r15b0 s16_phiOpnLpAgClsLpAgDvt;\n} BUS_PHVLTGGEN_MED_TASK_OUT;\n\ntypedef struct {\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_ADSensActMechAg;\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADActPhCurr[3];\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADActPhCurrOfs;\n  uint8 u8_numSectNum;\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADSplyVltg;\n\n  /* Reference Direct and Quadrature curents */\n  dt_RadAng_u16r15b0 u16_phiDvtSensElecAg;\n\n  /* Reference Direct and Quadrature curents */\n  boolean bol_enPosSCDCalibEnFlg;\n} BUS_SIGIN_MED_TASK_IN;\n\ntypedef struct {\n  /* Duty cycle amplitude */\n  dt_RadAng_u16r15b0 u16_phiSensActElecAg;\n\n  /* Duty cycle amplitude */\n  dt_Standardize_s16p15b0 s16_iActPhCurr[3];\n\n  /* Reference Direct and Quadrature curents */\n  dt_Standardize_u16p15b0 u16_uSplyVltg;\n} BUS_SIGIN_MED_TASK_OUT;\n\ntypedef struct {\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADCtlBrdVltg;\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADGDVltg;\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADPwrTubTemp;\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADPCBTemp;\n\n  /* Reference Direct and Quadrature curents */\n  uint16 u16_uADMotoTemp;\n  dt_Temp_u8p0bn40 u8_tMCUTemp;\n  BUS_OBD_FALT_STS busOBD_FaltSt;\n} BUS_SIGIN_SLW_TASK_IN;\n\ntypedef struct {\n  /* Reference Direct and Quadrature curents */\n  dt_Standardize_u16p15b0 u16_uCtlBrdVltg;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Standardize_u16p15b0 u16_uGDVltg;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Temp_u8p0bn40 u8_tPwrTubTemp;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Temp_u8p0bn40 u8_tPCBTemp;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Temp_u8p0bn40 u8_tMotoTemp;\n\n  /* Reference Direct and Quadrature curents */\n  dt_Temp_u8p0bn40 u8_tPCBTempSubs;\n} BUS_SIGIN_SLW_TASK_OUT;\n\n#endif                               /* RTW_HEADER_motor_control_interface_h_ */\n\n/*\n * File trailer for generated code.\n *\n * [EOF]\n */\n"},{"name":"multiword_types.h","type":"header","group":"sharedutility","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\slprj\\ert\\_sharedutils","tag":"","groupDisplay":"共享文件","code":"/*\n * File: multiword_types.h\n *\n * Code generated for Simulink model 'ASW_AST'.\n *\n * Model version                  : 6.236\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\n * C/C++ source code generated on : Wed Apr  2 08:52:03 2025\n */\n\n#ifndef MULTIWORD_TYPES_H\n#define MULTIWORD_TYPES_H\n#include \"rtwtypes.h\"\n\n/*\n * MultiWord supporting definitions\n */\ntypedef long int long_T;\n\n/*\n * MultiWord types\n */\ntypedef struct {\n  uint32 chunks[2];\n} int64m_T;\n\ntypedef struct {\n  uint32 chunks[2];\n} uint64m_T;\n\ntypedef struct {\n  uint32 chunks[3];\n} int96m_T;\n\ntypedef struct {\n  uint32 chunks[3];\n} uint96m_T;\n\ntypedef struct {\n  uint32 chunks[4];\n} int128m_T;\n\ntypedef struct {\n  uint32 chunks[4];\n} uint128m_T;\n\ntypedef struct {\n  uint32 chunks[5];\n} int160m_T;\n\ntypedef struct {\n  uint32 chunks[5];\n} uint160m_T;\n\ntypedef struct {\n  uint32 chunks[6];\n} int192m_T;\n\ntypedef struct {\n  uint32 chunks[6];\n} uint192m_T;\n\ntypedef struct {\n  uint32 chunks[7];\n} int224m_T;\n\ntypedef struct {\n  uint32 chunks[7];\n} uint224m_T;\n\ntypedef struct {\n  uint32 chunks[8];\n} int256m_T;\n\ntypedef struct {\n  uint32 chunks[8];\n} uint256m_T;\n\ntypedef struct {\n  uint32 chunks[9];\n} int288m_T;\n\ntypedef struct {\n  uint32 chunks[9];\n} uint288m_T;\n\ntypedef struct {\n  uint32 chunks[10];\n} int320m_T;\n\ntypedef struct {\n  uint32 chunks[10];\n} uint320m_T;\n\ntypedef struct {\n  uint32 chunks[11];\n} int352m_T;\n\ntypedef struct {\n  uint32 chunks[11];\n} uint352m_T;\n\ntypedef struct {\n  uint32 chunks[12];\n} int384m_T;\n\ntypedef struct {\n  uint32 chunks[12];\n} uint384m_T;\n\ntypedef struct {\n  uint32 chunks[13];\n} int416m_T;\n\ntypedef struct {\n  uint32 chunks[13];\n} uint416m_T;\n\ntypedef struct {\n  uint32 chunks[14];\n} int448m_T;\n\ntypedef struct {\n  uint32 chunks[14];\n} uint448m_T;\n\ntypedef struct {\n  uint32 chunks[15];\n} int480m_T;\n\ntypedef struct {\n  uint32 chunks[15];\n} uint480m_T;\n\ntypedef struct {\n  uint32 chunks[16];\n} int512m_T;\n\ntypedef struct {\n  uint32 chunks[16];\n} uint512m_T;\n\ntypedef struct {\n  uint32 chunks[17];\n} int544m_T;\n\ntypedef struct {\n  uint32 chunks[17];\n} uint544m_T;\n\ntypedef struct {\n  uint32 chunks[18];\n} int576m_T;\n\ntypedef struct {\n  uint32 chunks[18];\n} uint576m_T;\n\ntypedef struct {\n  uint32 chunks[19];\n} int608m_T;\n\ntypedef struct {\n  uint32 chunks[19];\n} uint608m_T;\n\ntypedef struct {\n  uint32 chunks[20];\n} int640m_T;\n\ntypedef struct {\n  uint32 chunks[20];\n} uint640m_T;\n\ntypedef struct {\n  uint32 chunks[21];\n} int672m_T;\n\ntypedef struct {\n  uint32 chunks[21];\n} uint672m_T;\n\ntypedef struct {\n  uint32 chunks[22];\n} int704m_T;\n\ntypedef struct {\n  uint32 chunks[22];\n} uint704m_T;\n\ntypedef struct {\n  uint32 chunks[23];\n} int736m_T;\n\ntypedef struct {\n  uint32 chunks[23];\n} uint736m_T;\n\ntypedef struct {\n  uint32 chunks[24];\n} int768m_T;\n\ntypedef struct {\n  uint32 chunks[24];\n} uint768m_T;\n\ntypedef struct {\n  uint32 chunks[25];\n} int800m_T;\n\ntypedef struct {\n  uint32 chunks[25];\n} uint800m_T;\n\ntypedef struct {\n  uint32 chunks[26];\n} int832m_T;\n\ntypedef struct {\n  uint32 chunks[26];\n} uint832m_T;\n\ntypedef struct {\n  uint32 chunks[27];\n} int864m_T;\n\ntypedef struct {\n  uint32 chunks[27];\n} uint864m_T;\n\ntypedef struct {\n  uint32 chunks[28];\n} int896m_T;\n\ntypedef struct {\n  uint32 chunks[28];\n} uint896m_T;\n\ntypedef struct {\n  uint32 chunks[29];\n} int928m_T;\n\ntypedef struct {\n  uint32 chunks[29];\n} uint928m_T;\n\ntypedef struct {\n  uint32 chunks[30];\n} int960m_T;\n\ntypedef struct {\n  uint32 chunks[30];\n} uint960m_T;\n\ntypedef struct {\n  uint32 chunks[31];\n} int992m_T;\n\ntypedef struct {\n  uint32 chunks[31];\n} uint992m_T;\n\ntypedef struct {\n  uint32 chunks[32];\n} int1024m_T;\n\ntypedef struct {\n  uint32 chunks[32];\n} uint1024m_T;\n\ntypedef struct {\n  uint32 chunks[33];\n} int1056m_T;\n\ntypedef struct {\n  uint32 chunks[33];\n} uint1056m_T;\n\ntypedef struct {\n  uint32 chunks[34];\n} int1088m_T;\n\ntypedef struct {\n  uint32 chunks[34];\n} uint1088m_T;\n\ntypedef struct {\n  uint32 chunks[35];\n} int1120m_T;\n\ntypedef struct {\n  uint32 chunks[35];\n} uint1120m_T;\n\ntypedef struct {\n  uint32 chunks[36];\n} int1152m_T;\n\ntypedef struct {\n  uint32 chunks[36];\n} uint1152m_T;\n\ntypedef struct {\n  uint32 chunks[37];\n} int1184m_T;\n\ntypedef struct {\n  uint32 chunks[37];\n} uint1184m_T;\n\ntypedef struct {\n  uint32 chunks[38];\n} int1216m_T;\n\ntypedef struct {\n  uint32 chunks[38];\n} uint1216m_T;\n\ntypedef struct {\n  uint32 chunks[39];\n} int1248m_T;\n\ntypedef struct {\n  uint32 chunks[39];\n} uint1248m_T;\n\ntypedef struct {\n  uint32 chunks[40];\n} int1280m_T;\n\ntypedef struct {\n  uint32 chunks[40];\n} uint1280m_T;\n\ntypedef struct {\n  uint32 chunks[41];\n} int1312m_T;\n\ntypedef struct {\n  uint32 chunks[41];\n} uint1312m_T;\n\ntypedef struct {\n  uint32 chunks[42];\n} int1344m_T;\n\ntypedef struct {\n  uint32 chunks[42];\n} uint1344m_T;\n\ntypedef struct {\n  uint32 chunks[43];\n} int1376m_T;\n\ntypedef struct {\n  uint32 chunks[43];\n} uint1376m_T;\n\ntypedef struct {\n  uint32 chunks[44];\n} int1408m_T;\n\ntypedef struct {\n  uint32 chunks[44];\n} uint1408m_T;\n\ntypedef struct {\n  uint32 chunks[45];\n} int1440m_T;\n\ntypedef struct {\n  uint32 chunks[45];\n} uint1440m_T;\n\ntypedef struct {\n  uint32 chunks[46];\n} int1472m_T;\n\ntypedef struct {\n  uint32 chunks[46];\n} uint1472m_T;\n\ntypedef struct {\n  uint32 chunks[47];\n} int1504m_T;\n\ntypedef struct {\n  uint32 chunks[47];\n} uint1504m_T;\n\ntypedef struct {\n  uint32 chunks[48];\n} int1536m_T;\n\ntypedef struct {\n  uint32 chunks[48];\n} uint1536m_T;\n\ntypedef struct {\n  uint32 chunks[49];\n} int1568m_T;\n\ntypedef struct {\n  uint32 chunks[49];\n} uint1568m_T;\n\ntypedef struct {\n  uint32 chunks[50];\n} int1600m_T;\n\ntypedef struct {\n  uint32 chunks[50];\n} uint1600m_T;\n\ntypedef struct {\n  uint32 chunks[51];\n} int1632m_T;\n\ntypedef struct {\n  uint32 chunks[51];\n} uint1632m_T;\n\ntypedef struct {\n  uint32 chunks[52];\n} int1664m_T;\n\ntypedef struct {\n  uint32 chunks[52];\n} uint1664m_T;\n\ntypedef struct {\n  uint32 chunks[53];\n} int1696m_T;\n\ntypedef struct {\n  uint32 chunks[53];\n} uint1696m_T;\n\ntypedef struct {\n  uint32 chunks[54];\n} int1728m_T;\n\ntypedef struct {\n  uint32 chunks[54];\n} uint1728m_T;\n\ntypedef struct {\n  uint32 chunks[55];\n} int1760m_T;\n\ntypedef struct {\n  uint32 chunks[55];\n} uint1760m_T;\n\ntypedef struct {\n  uint32 chunks[56];\n} int1792m_T;\n\ntypedef struct {\n  uint32 chunks[56];\n} uint1792m_T;\n\ntypedef struct {\n  uint32 chunks[57];\n} int1824m_T;\n\ntypedef struct {\n  uint32 chunks[57];\n} uint1824m_T;\n\ntypedef struct {\n  uint32 chunks[58];\n} int1856m_T;\n\ntypedef struct {\n  uint32 chunks[58];\n} uint1856m_T;\n\ntypedef struct {\n  uint32 chunks[59];\n} int1888m_T;\n\ntypedef struct {\n  uint32 chunks[59];\n} uint1888m_T;\n\ntypedef struct {\n  uint32 chunks[60];\n} int1920m_T;\n\ntypedef struct {\n  uint32 chunks[60];\n} uint1920m_T;\n\ntypedef struct {\n  uint32 chunks[61];\n} int1952m_T;\n\ntypedef struct {\n  uint32 chunks[61];\n} uint1952m_T;\n\ntypedef struct {\n  uint32 chunks[62];\n} int1984m_T;\n\ntypedef struct {\n  uint32 chunks[62];\n} uint1984m_T;\n\ntypedef struct {\n  uint32 chunks[63];\n} int2016m_T;\n\ntypedef struct {\n  uint32 chunks[63];\n} uint2016m_T;\n\ntypedef struct {\n  uint32 chunks[64];\n} int2048m_T;\n\ntypedef struct {\n  uint32 chunks[64];\n} uint2048m_T;\n\n#endif                                 /* MULTIWORD_TYPES_H */\n\n/*\n * File trailer for generated code.\n *\n * [EOF]\n */\n"},{"name":"rtwtypes.h","type":"header","group":"sharedutility","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\slprj\\ert\\_sharedutils","tag":"","groupDisplay":"共享文件","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'ASW_AST'.\r\n *\r\n * Model version                  : 6.236\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Wed Apr  2 08:52:03 2025\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex-M\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           ulong_T.                                        *\r\n *===========================================================================*/\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n/* Define Simulink Coder replacement data types. */\r\ntypedef int8_T sint8;         /* User defined replacement datatype for int8_T */\r\ntypedef uint8_T uint8;       /* User defined replacement datatype for uint8_T */\r\ntypedef int16_T sint16;      /* User defined replacement datatype for int16_T */\r\ntypedef uint16_T uint16;    /* User defined replacement datatype for uint16_T */\r\ntypedef int32_T sint32;      /* User defined replacement datatype for int32_T */\r\ntypedef uint32_T uint32;    /* User defined replacement datatype for uint32_T */\r\ntypedef boolean_T boolean; /* User defined replacement datatype for boolean_T */\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtmodel.h","type":"header","group":"interface","path":"P:\\work\\01_Platform_Standard_Model_2023a_V2.2\\01_Platform_Standard_Model_2023a_V2.2_13_5\\foc_platform\\releases\\src_Temp\\code\\ASW_SigIn_ert_rtw","tag":"","groupDisplay":"接口文件","code":"/*\r\n * File: rtmodel.h\r\n *\r\n * Code generated for Simulink model 'ASW_SigIn'.\r\n *\r\n * Model version                  : 6.146\r\n * Simulink Coder version         : 9.9 (R2023a) 19-Nov-2022\r\n * C/C++ source code generated on : Wed Apr  2 08:54:23 2025\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex-M\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_rtmodel_h_\r\n#define RTW_HEADER_rtmodel_h_\r\n#include \"ASW_SigIn.h\"\r\n\r\n/* Macros generated for backwards compatibility  */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((void*) 0)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((void) 0)\r\n#endif\r\n\r\n#ifndef rtmGetStopRequested\r\n#define rtmGetStopRequested(rtm)       ((void*) 0)\r\n#endif\r\n#endif                                 /* RTW_HEADER_rtmodel_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"}],"trace":"{\"model\":\"ASW_SigIn\",\"sources\":[\"ASW_SigIn.c\",\"ASW_SigIn.h\"],\"categoricalProps\":[\"ModelElemCategory\",\"StorageClass\",\"ModelDataSource\",\"StorageClassSource\"],\"categoricalValues\":[\"InternalData\",\"Default\",\"busSigIn_MedTaskIn\",\"Inports\",\"ExportedGlobal\",\"Individual\",\"busSigIn_SlwTaskIn\",\"busSigIn_MedTaskOut\",\"Signals\",\"busSigIn_SlwTaskOut\"],\"sidPrefixes\":[\"ASW_SigIn\"],\"fileRecords\":{\"1\":{\"records\":[{\"tk\":[30,3,30,26],\"els\":[\"1:5126:12:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[30,27,30,45],\"els\":[\"1:5126:12:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[30,45,30,46],\"els\":[\"1:5126:12:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[31,3,31,26],\"els\":[\"1:5448:10:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[31,27,31,50],\"els\":[\"1:5448:10:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[31,50,31,51],\"els\":[\"1:5448:10:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[32,3,32,26],\"els\":[\"1:5538:12:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[32,27,32,50],\"els\":[\"1:5538:12:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[32,50,32,51],\"els\":[\"1:5538:12:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[37,3,37,9],\"els\":[\"1:5126:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[37,10,37,28],\"els\":[\"1:5126:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[37,28,37,29],\"els\":[\"1:5126:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[37,29,37,31],\"els\":[\"1:5126:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[37,31,37,32],\"els\":[\"1:5126:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[37,32,37,33],\"els\":[\"1:5126:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[38,3,38,9],\"els\":[\"1:5448:12:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[38,10,38,33],\"els\":[\"1:5448:12:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[38,33,38,34],\"els\":[\"1:5448:12:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[38,34,38,36],\"els\":[\"1:5448:12:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[38,36,38,37],\"els\":[\"1:5448:12:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[38,37,38,38],\"els\":[\"1:5448:12:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[39,3,39,9],\"els\":[\"1:5538:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[39,10,39,33],\"els\":[\"1:5538:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[39,33,39,34],\"els\":[\"1:5538:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[39,34,39,36],\"els\":[\"1:5538:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[39,36,39,37],\"els\":[\"1:5538:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[39,37,39,38],\"els\":[\"1:5538:11:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[75,30,75,48],\"els\":[\"1:4124\"],\"ct\":{\"2\":2,\"1\":4,\"3\":5,\"0\":3}},{\"tk\":[76,30,76,48],\"els\":[\"1:4344\"],\"ct\":{\"3\":5,\"1\":4,\"0\":3,\"2\":6}},{\"tk\":[77,31,77,50],\"els\":[\"1:5186\"],\"ct\":{\"1\":4,\"0\":8,\"3\":5,\"2\":7}},{\"tk\":[78,31,78,50],\"els\":[\"1:5187\"],\"ct\":{\"2\":9,\"1\":4,\"3\":5,\"0\":8}}]},\"0\":{\"records\":[{\"tk\":[45,1,45,22],\"els\":[\"0:4124\"]},{\"tk\":[45,23,45,41],\"els\":[\"0:4124\"]},{\"tk\":[45,41,45,42],\"els\":[\"0:4124\"]},{\"tk\":[46,1,46,22],\"els\":[\"0:4344\"]},{\"tk\":[46,23,46,41],\"els\":[\"0:4344\"]},{\"tk\":[46,41,46,42],\"els\":[\"0:4344\"]},{\"tk\":[47,1,47,23],\"els\":[\"0:5186\"]},{\"tk\":[47,24,47,43],\"els\":[\"0:5186\"]},{\"tk\":[47,43,47,44],\"els\":[\"0:5186\"]},{\"tk\":[48,1,48,23],\"els\":[\"0:5187\"]},{\"tk\":[48,24,48,43],\"els\":[\"0:5187\"]},{\"tk\":[48,43,48,44],\"els\":[\"0:5187\"]},{\"tk\":[126,3,126,9],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,11,126,23],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,24,126,47],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,47,126,48],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,48,126,49],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,52,126,53],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,55,126,58],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,59,126,60],\"els\":[\"0:5538:11:6\"]},{\"tk\":[126,62,126,68],\"els\":[\"0:5538:11:6\"]},{\"tk\":[146,3,146,23],\"els\":[\"0:4323:30\"]},{\"tk\":[146,24,146,25],\"els\":[\"0:4323:30\"]},{\"tk\":[146,26,146,27],\"els\":[\"0:4323:30\"]},{\"tk\":[146,36,146,37],\"els\":[\"0:4323:48\"]},{\"tk\":[146,47,146,48],\"els\":[\"0:4323:4\"]},{\"tk\":[146,57,146,58],\"els\":[\"0:4323:4\"]},{\"tk\":[147,5,147,23],\"els\":[\"0:4124\"]},{\"tk\":[147,24,147,40],\"els\":[\"0:4323:4\"]},{\"tk\":[147,40,147,41],\"els\":[\"0:4323:4\"]},{\"tk\":[147,41,147,42],\"els\":[\"0:4323:4\"]},{\"tk\":[147,45,147,46],\"els\":[\"0:4323:4\"]},{\"tk\":[147,48,147,49],\"els\":[\"0:4323:4\"]},{\"tk\":[148,5,148,23],\"els\":[\"0:4124\"]},{\"tk\":[148,47,148,48],\"els\":[\"0:4323:48\"]},{\"tk\":[148,49,148,69],\"els\":[\"0:4323:48\",\"0:4323:8\"]},{\"tk\":[148,71,148,73],\"els\":[\"0:4323:48\"]},{\"tk\":[148,74,148,76],\"els\":[\"0:4323:48\"]},{\"tk\":[148,79,148,81],\"els\":[\"0:4323:30\"]},{\"tk\":[149,5,149,6],\"els\":[\"0:4323:30\"]},{\"tk\":[150,3,150,23],\"els\":[\"0:4323:30\"]},{\"tk\":[150,24,150,25],\"els\":[\"0:4323:30\"]},{\"tk\":[150,26,150,27],\"els\":[\"0:4323:30\"]},{\"tk\":[150,36,150,37],\"els\":[\"0:4323:48\"]},{\"tk\":[150,47,150,48],\"els\":[\"0:4323:5\"]},{\"tk\":[150,57,150,58],\"els\":[\"0:4323:5\"]},{\"tk\":[151,5,151,23],\"els\":[\"0:4124\"]},{\"tk\":[151,24,151,40],\"els\":[\"0:4323:5\"]},{\"tk\":[151,40,151,41],\"els\":[\"0:4323:5\"]},{\"tk\":[151,41,151,42],\"els\":[\"0:4323:5\"]},{\"tk\":[151,45,151,46],\"els\":[\"0:4323:5\"]},{\"tk\":[151,48,151,49],\"els\":[\"0:4323:5\"]},{\"tk\":[152,5,152,23],\"els\":[\"0:4124\"]},{\"tk\":[152,47,152,48],\"els\":[\"0:4323:48\"]},{\"tk\":[152,49,152,69],\"els\":[\"0:4323:48\",\"0:4323:8\"]},{\"tk\":[152,71,152,73],\"els\":[\"0:4323:48\"]},{\"tk\":[152,74,152,76],\"els\":[\"0:4323:48\"]},{\"tk\":[152,79,152,81],\"els\":[\"0:4323:30\"]},{\"tk\":[153,5,153,6],\"els\":[\"0:4323:30\"]},{\"tk\":[159,3,159,9],\"els\":[\"0:4323:49\"]},{\"tk\":[159,11,159,35],\"els\":[\"0:4323:11\",\"0:4323:10\"]},{\"tk\":[160,9,160,10],\"els\":[\"0:4323:49\"]},{\"tk\":[167,5,167,11],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[167,13,167,31],\"els\":[\"0:4124\"]},{\"tk\":[168,11,168,12],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[177,7,177,26],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[177,27,177,41],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[177,41,177,42],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[177,42,177,43],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[177,45,177,46],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[177,47,177,67],\"els\":[\"0:4323:30\"]},{\"tk\":[178,7,178,26],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[178,27,178,41],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[178,41,178,42],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[178,42,178,43],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[178,45,178,46],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[178,47,178,48],\"els\":[\"0:4323:119\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[179,10,179,30],\"els\":[\"0:4323:30\"]},{\"tk\":[179,31,179,32],\"els\":[\"0:4323:119\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[179,33,179,53],\"els\":[\"0:4323:30\"]},{\"tk\":[180,7,180,26],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[180,27,180,41],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[180,41,180,42],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[180,42,180,43],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[180,45,180,46],\"els\":[\"0:4323:121\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[180,47,180,48],\"els\":[\"0:4323:120\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[181,10,181,11],\"els\":[\"0:4323:120\",\"0:4323:114\",\"0:4323:167\",\"0:4323:117\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[181,11,181,31],\"els\":[\"0:4323:30\"]},{\"tk\":[186,11,186,12],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[195,7,195,26],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[195,27,195,41],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[195,41,195,42],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[195,42,195,43],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[195,45,195,46],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[195,47,195,48],\"els\":[\"0:4323:127\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[196,10,196,30],\"els\":[\"0:4323:30\"]},{\"tk\":[196,31,196,32],\"els\":[\"0:4323:127\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[196,33,196,53],\"els\":[\"0:4323:30\"]},{\"tk\":[197,7,197,26],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[197,27,197,41],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[197,41,197,42],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[197,42,197,43],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[197,45,197,46],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[197,47,197,67],\"els\":[\"0:4323:30\"]},{\"tk\":[198,7,198,26],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[198,27,198,41],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[198,41,198,42],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[198,42,198,43],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[198,45,198,46],\"els\":[\"0:4323:129\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[198,47,198,48],\"els\":[\"0:4323:128\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[199,10,199,11],\"els\":[\"0:4323:128\",\"0:4323:122\",\"0:4323:167\",\"0:4323:125\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[199,11,199,31],\"els\":[\"0:4323:30\"]},{\"tk\":[204,11,204,12],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[213,7,213,26],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[213,27,213,41],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[213,41,213,42],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[213,42,213,43],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[213,45,213,46],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[213,47,213,48],\"els\":[\"0:4323:136\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[214,10,214,11],\"els\":[\"0:4323:136\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[214,11,214,31],\"els\":[\"0:4323:30\"]},{\"tk\":[215,7,215,26],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[215,27,215,41],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[215,41,215,42],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[215,42,215,43],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[215,45,215,46],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[215,47,215,67],\"els\":[\"0:4323:30\"]},{\"tk\":[216,7,216,26],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[216,27,216,41],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[216,41,216,42],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[216,42,216,43],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[216,45,216,46],\"els\":[\"0:4323:137\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[216,47,216,48],\"els\":[\"0:4323:135\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[217,10,217,30],\"els\":[\"0:4323:30\"]},{\"tk\":[217,31,217,32],\"els\":[\"0:4323:135\",\"0:4323:130\",\"0:4323:167\",\"0:4323:133\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[217,33,217,53],\"els\":[\"0:4323:30\"]},{\"tk\":[222,11,222,12],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[231,7,231,26],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[231,27,231,41],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[231,41,231,42],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[231,42,231,43],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[231,45,231,46],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[231,47,231,48],\"els\":[\"0:4323:144\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[232,10,232,11],\"els\":[\"0:4323:144\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[232,11,232,31],\"els\":[\"0:4323:30\"]},{\"tk\":[233,7,233,26],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[233,27,233,41],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[233,41,233,42],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[233,42,233,43],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[233,45,233,46],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[233,47,233,48],\"els\":[\"0:4323:143\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[234,10,234,30],\"els\":[\"0:4323:30\"]},{\"tk\":[234,31,234,32],\"els\":[\"0:4323:143\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[234,33,234,53],\"els\":[\"0:4323:30\"]},{\"tk\":[235,7,235,26],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[235,27,235,41],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[235,41,235,42],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[235,42,235,43],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[235,45,235,46],\"els\":[\"0:4323:145\",\"0:4323:138\",\"0:4323:167\",\"0:4323:141\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[235,47,235,67],\"els\":[\"0:4323:30\"]},{\"tk\":[240,11,240,12],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[249,7,249,26],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[249,27,249,41],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[249,41,249,42],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[249,42,249,43],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[249,45,249,46],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[249,47,249,48],\"els\":[\"0:4323:151\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[250,10,250,30],\"els\":[\"0:4323:30\"]},{\"tk\":[250,31,250,32],\"els\":[\"0:4323:151\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[250,33,250,53],\"els\":[\"0:4323:30\"]},{\"tk\":[251,7,251,26],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[251,27,251,41],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[251,41,251,42],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[251,42,251,43],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[251,45,251,46],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[251,47,251,48],\"els\":[\"0:4323:152\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[252,10,252,11],\"els\":[\"0:4323:152\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[252,11,252,31],\"els\":[\"0:4323:30\"]},{\"tk\":[253,7,253,26],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[253,27,253,41],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[253,41,253,42],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[253,42,253,43],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[253,45,253,46],\"els\":[\"0:4323:153\",\"0:4323:146\",\"0:4323:167\",\"0:4323:149\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[253,47,253,67],\"els\":[\"0:4323:30\"]},{\"tk\":[258,11,258,12],\"els\":[\"0:4323:167\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[267,7,267,26],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[267,27,267,41],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[267,41,267,42],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[267,42,267,43],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[267,45,267,46],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[267,47,267,67],\"els\":[\"0:4323:30\"]},{\"tk\":[268,7,268,26],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[268,27,268,41],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[268,41,268,42],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[268,42,268,43],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[268,45,268,46],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[268,47,268,48],\"els\":[\"0:4323:160\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[269,10,269,11],\"els\":[\"0:4323:160\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[269,11,269,31],\"els\":[\"0:4323:30\"]},{\"tk\":[270,7,270,26],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[270,27,270,41],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[270,41,270,42],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[270,42,270,43],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[270,45,270,46],\"els\":[\"0:4323:161\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[270,47,270,48],\"els\":[\"0:4323:159\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[271,10,271,30],\"els\":[\"0:4323:30\"]},{\"tk\":[271,31,271,32],\"els\":[\"0:4323:159\",\"0:4323:154\",\"0:4323:167\",\"0:4323:157\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[271,33,271,53],\"els\":[\"0:4323:30\"]},{\"tk\":[284,7,284,26],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[284,27,284,41],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[284,41,284,42],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[284,42,284,43],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[284,45,284,46],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[284,47,284,48],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:164\"]},{\"tk\":[285,7,285,26],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[285,27,285,41],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[285,41,285,42],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[285,42,285,43],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[285,45,285,46],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[285,47,285,48],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:164\"]},{\"tk\":[286,7,286,26],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[286,27,286,41],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[286,41,286,42],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[286,42,286,43],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:46#out:1\"]},{\"tk\":[286,45,286,46],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\"]},{\"tk\":[286,47,286,48],\"els\":[\"0:4323:166\",\"0:4323:162\",\"0:4323:167\",\"0:4323:163\",\"0:4323:57\",\"0:4323:49\",\"0:4323:60\",\"0:4323:164\"]},{\"tk\":[296,9,296,10],\"els\":[\"0:4323:49\"]},{\"tk\":[304,5,304,24],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[304,25,304,39],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[304,39,304,40],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[304,40,304,41],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[304,43,304,44],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\"]},{\"tk\":[304,45,304,65],\"els\":[\"0:4323:30\"]},{\"tk\":[305,5,305,24],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[305,25,305,39],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[305,39,305,40],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[305,40,305,41],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[305,43,305,44],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\"]},{\"tk\":[305,45,305,65],\"els\":[\"0:4323:30\"]},{\"tk\":[306,5,306,24],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[306,25,306,39],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[306,39,306,40],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[306,40,306,41],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:46#out:1\"]},{\"tk\":[306,43,306,44],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\"]},{\"tk\":[306,45,306,46],\"els\":[\"0:4323:176\",\"0:4323:175\",\"0:4323:49\",\"0:4323:177\",\"0:4323:30#out:1\"]},{\"tk\":[311,9,311,10],\"els\":[\"0:4323:49\"]},{\"tk\":[319,5,319,24],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[319,25,319,39],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[319,39,319,40],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[319,40,319,41],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[319,43,319,44],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\"]},{\"tk\":[319,45,319,65],\"els\":[\"0:4323:30\"]},{\"tk\":[320,5,320,24],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[320,25,320,39],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[320,39,320,40],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[320,40,320,41],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[320,43,320,44],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\"]},{\"tk\":[320,45,320,65],\"els\":[\"0:4323:30\"]},{\"tk\":[321,5,321,24],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[321,25,321,39],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[321,39,321,40],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[321,40,321,41],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:46#out:1\"]},{\"tk\":[321,43,321,44],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\"]},{\"tk\":[321,45,321,46],\"els\":[\"0:4323:172\",\"0:4323:171\",\"0:4323:49\",\"0:4323:173\",\"0:4323:30#out:1\"]},{\"tk\":[334,5,334,24],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[334,25,334,39],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[334,39,334,40],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[334,40,334,41],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[334,43,334,44],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\"]},{\"tk\":[334,45,334,65],\"els\":[\"0:4323:30\"]},{\"tk\":[335,5,335,24],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[335,25,335,39],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[335,39,335,40],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[335,40,335,41],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[335,43,335,44],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\"]},{\"tk\":[335,45,335,65],\"els\":[\"0:4323:30\"]},{\"tk\":[336,5,336,24],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[336,25,336,39],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[336,39,336,40],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[336,40,336,41],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:46#out:1\"]},{\"tk\":[336,43,336,44],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\"]},{\"tk\":[336,45,336,46],\"els\":[\"0:4323:54\",\"0:4323:53\",\"0:4323:49\",\"0:4323:55\",\"0:4323:30#out:1\"]},{\"tk\":[350,3,350,14],\"els\":[\"0:5538:12:4#out:1\"]},{\"tk\":[350,15,350,38],\"els\":[\"0:5538:12:4#out:1\"]},{\"tk\":[350,39,350,40],\"els\":[\"0:5538:12:4#out:1\",\"0:5538:12:4\"]},{\"tk\":[350,41,350,42],\"els\":[\"0:5538:5\"]},{\"tk\":[350,51,350,52],\"els\":[\"0:5538:5\"]},{\"tk\":[350,62,350,63],\"els\":[\"0:5538:8\"]},{\"tk\":[351,5,351,23],\"els\":[\"0:4124\"]},{\"tk\":[351,41,351,42],\"els\":[\"0:5538:8\"]},{\"tk\":[351,43,351,65],\"els\":[\"0:5538:8\",\"0:5538:2\"]},{\"tk\":[351,67,351,69],\"els\":[\"0:5538:8\"]},{\"tk\":[351,70,351,72],\"els\":[\"0:5538:8\"]},{\"tk\":[351,75,351,77],\"els\":[\"0:5538:5\"]},{\"tk\":[351,78,351,79],\"els\":[\"0:5538:5\"]},{\"tk\":[356,3,356,24],\"els\":[\"0:5538:11:7#out:1\"]},{\"tk\":[356,24,356,25],\"els\":[\"0:5538:11:7\"]},{\"tk\":[356,25,356,26],\"els\":[\"0:5538:11:7\"]},{\"tk\":[356,28,356,29],\"els\":[\"0:5538:11:7\"]},{\"tk\":[356,30,356,41],\"els\":[\"0:5538:11:7\",\"0:5538:12:4#out:1\"]},{\"tk\":[356,42,356,65],\"els\":[\"0:5538:11:7\",\"0:5538:12:4#out:1\"]},{\"tk\":[359,3,359,9],\"els\":[\"0:5538:11:6\"]},{\"tk\":[359,11,359,32],\"els\":[\"0:5538:11:7#out:1\"]},{\"tk\":[359,32,359,33],\"els\":[\"0:5538:11:6\"]},{\"tk\":[359,33,359,34],\"els\":[\"0:5538:11:6\"]},{\"tk\":[359,38,359,50],\"els\":[\"0:5538:11:6\"]},{\"tk\":[359,51,359,74],\"els\":[\"0:5538:11:6\"]},{\"tk\":[359,74,359,75],\"els\":[\"0:5538:11:6\"]},{\"tk\":[359,75,359,76],\"els\":[\"0:5538:11:6\"]},{\"tk\":[360,10,360,13],\"els\":[\"0:5538:11:6\"]},{\"tk\":[360,14,360,15],\"els\":[\"0:5538:11:6\"]},{\"tk\":[360,17,360,23],\"els\":[\"0:5538:11:6\"]},{\"tk\":[365,3,365,6],\"els\":[\"0:5538:11:5\"]},{\"tk\":[365,7,365,8],\"els\":[\"0:5538:11:5\"]},{\"tk\":[365,9,365,11],\"els\":[\"0:5538:11:5\"]},{\"tk\":[366,3,366,6],\"els\":[\"0:5538:11:5\"]},{\"tk\":[366,8,366,9],\"els\":[\"0:5538:11:6\"]},{\"tk\":[366,12,366,13],\"els\":[\"0:5538:11:5\"]},{\"tk\":[366,15,366,16],\"els\":[\"0:5538:11:6\"]},{\"tk\":[366,19,366,21],\"els\":[\"0:5538:11:5\"]},{\"tk\":[366,23,366,24],\"els\":[\"0:5538:11:6\"]},{\"tk\":[366,24,366,26],\"els\":[\"0:5538:11:5\"]},{\"tk\":[367,5,367,8],\"els\":[\"0:5538:11:5\"]},{\"tk\":[367,9,367,11],\"els\":[\"0:5538:11:5\"]},{\"tk\":[367,12,367,33],\"els\":[\"0:5538:11:7#out:1\"]},{\"tk\":[367,33,367,34],\"els\":[\"0:5538:11:5\",\"0:5538:11:7#out:1\"]},{\"tk\":[367,34,367,35],\"els\":[\"0:5538:11:6\"]},{\"tk\":[373,3,373,22],\"els\":[\"0:5538:11:4\",\"0:5538:11:4#out:1\"]},{\"tk\":[373,23,373,36],\"els\":[\"0:5538:11:4\",\"0:5538:11:4#out:1\"]},{\"tk\":[373,37,373,38],\"els\":[\"0:5538:11:4\"]},{\"tk\":[373,39,373,40],\"els\":[\"0:5538:11:4\"]},{\"tk\":[373,67,373,68],\"els\":[\"0:5538:11:5\"]},{\"tk\":[373,75,373,78],\"els\":[\"0:5538:11:5\"]},{\"tk\":[373,80,373,82],\"els\":[\"0:5538:11:5\"]},{\"tk\":[374,5,374,6],\"els\":[\"0:5538:11:5\"]},{\"tk\":[374,8,374,9],\"els\":[\"0:5538:11:4\"]},{\"tk\":[374,10,374,13],\"els\":[\"0:5538:11:4\"]},{\"tk\":[384,3,384,5],\"els\":[\"0:4311:5551\"]},{\"tk\":[384,7,384,25],\"els\":[\"0:4124\"]},{\"tk\":[388,5,388,7],\"els\":[\"0:4311:9:8\"]},{\"tk\":[388,9,388,23],\"els\":[\"0:4311:9:8\",\"0:4311:9:7\"]},{\"tk\":[388,24,388,25],\"els\":[\"0:4311:9:8\"]},{\"tk\":[388,26,388,27],\"els\":[\"0:4311:9:8\"]},{\"tk\":[389,7,389,12],\"els\":[\"0:4311:9:8\"]},{\"tk\":[389,13,389,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[389,15,389,17],\"els\":[\"0:4311:9:8\"]},{\"tk\":[390,12,390,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[390,16,390,30],\"els\":[\"0:4311:9:8\",\"0:4311:9:7\"]},{\"tk\":[390,31,390,32],\"els\":[\"0:4311:9:8\"]},{\"tk\":[390,33,390,34],\"els\":[\"0:4311:9:8\"]},{\"tk\":[391,7,391,12],\"els\":[\"0:4311:9:8\"]},{\"tk\":[391,13,391,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[391,15,391,17],\"els\":[\"0:4311:9:8\"]},{\"tk\":[393,7,393,12],\"els\":[\"0:4311:9:8\"]},{\"tk\":[393,13,393,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[393,15,393,29],\"els\":[\"0:4311:9:8\",\"0:4311:9:7\"]},{\"tk\":[396,5,396,24],\"els\":[\"0:4311:5551\",\"0:4311:5551#out:1\"]},{\"tk\":[396,25,396,45],\"els\":[\"0:4311:5551\",\"0:4311:5551#out:1\"]},{\"tk\":[396,46,396,47],\"els\":[\"0:4311:5551\"]},{\"tk\":[396,48,396,49],\"els\":[\"0:4311:8\"]},{\"tk\":[396,73,396,78],\"els\":[\"0:4311:5\"]},{\"tk\":[396,79,396,80],\"els\":[\"0:4311:5\"]},{\"tk\":[397,7,397,25],\"els\":[\"0:4124\"]},{\"tk\":[397,47,397,49],\"els\":[\"0:4311:5\"]},{\"tk\":[397,50,397,52],\"els\":[\"0:4311:5\"]},{\"tk\":[397,54,397,55],\"els\":[\"0:4311:5\"]},{\"tk\":[397,56,397,62],\"els\":[\"0:4311:5\"]},{\"tk\":[397,64,397,66],\"els\":[\"0:4311:5\"]},{\"tk\":[397,67,397,69],\"els\":[\"0:4311:5\"]},{\"tk\":[397,71,397,72],\"els\":[\"0:4311:8\"]},{\"tk\":[397,73,397,78],\"els\":[\"0:4311:9:8\"]},{\"tk\":[399,5,399,7],\"els\":[\"0:4311:9:8\"]},{\"tk\":[399,9,399,23],\"els\":[\"0:4311:9:8\",\"0:4311:9:7\"]},{\"tk\":[399,24,399,25],\"els\":[\"0:4311:9:8\"]},{\"tk\":[399,26,399,27],\"els\":[\"0:4311:9:8\"]},{\"tk\":[401,7,401,12],\"els\":[\"0:4311:9:8\"]},{\"tk\":[401,13,401,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[401,15,401,17],\"els\":[\"0:4311:9:8\"]},{\"tk\":[402,12,402,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[402,16,402,30],\"els\":[\"0:4311:9:8\",\"0:4311:9:7\"]},{\"tk\":[402,31,402,32],\"els\":[\"0:4311:9:8\"]},{\"tk\":[402,33,402,34],\"els\":[\"0:4311:9:8\"]},{\"tk\":[404,7,404,12],\"els\":[\"0:4311:9:8\"]},{\"tk\":[404,13,404,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[404,15,404,17],\"els\":[\"0:4311:9:8\"]},{\"tk\":[409,7,409,12],\"els\":[\"0:4311:9:8\"]},{\"tk\":[409,13,409,14],\"els\":[\"0:4311:9:8\"]},{\"tk\":[409,15,409,29],\"els\":[\"0:4311:9:8\",\"0:4311:9:7\"]},{\"tk\":[412,5,412,24],\"els\":[\"0:4311:5551\",\"0:4311:5551#out:1\"]},{\"tk\":[412,25,412,45],\"els\":[\"0:4311:5551\",\"0:4311:5551#out:1\"]},{\"tk\":[412,46,412,47],\"els\":[\"0:4311:5551\"]},{\"tk\":[412,48,412,49],\"els\":[\"0:4311:5550\",\"0:4311:5551\"]},{\"tk\":[412,70,412,71],\"els\":[\"0:4311:8\"]},{\"tk\":[413,12,413,17],\"els\":[\"0:4311:5\"]},{\"tk\":[413,18,413,19],\"els\":[\"0:4311:5\"]},{\"tk\":[413,20,413,38],\"els\":[\"0:4124\"]},{\"tk\":[413,60,413,62],\"els\":[\"0:4311:5\"]},{\"tk\":[413,63,413,65],\"els\":[\"0:4311:5\"]},{\"tk\":[413,67,413,68],\"els\":[\"0:4311:5\"]},{\"tk\":[413,69,413,75],\"els\":[\"0:4311:5\"]},{\"tk\":[413,77,413,79],\"els\":[\"0:4311:5\"]},{\"tk\":[414,9,414,11],\"els\":[\"0:4311:5\"]},{\"tk\":[414,13,414,14],\"els\":[\"0:4311:8\"]},{\"tk\":[414,15,414,20],\"els\":[\"0:4311:9:8\"]},{\"tk\":[414,23,414,24],\"els\":[\"0:4311:5550\",\"0:4311:5551\"]},{\"tk\":[414,25,414,43],\"els\":[\"0:4124\"]},{\"tk\":[423,3,423,6],\"els\":[\"0:5538:11:6\"]},{\"tk\":[423,8,423,9],\"els\":[\"0:5538:11:6\"]},{\"tk\":[423,12,423,13],\"els\":[\"0:5538:11:6\"]},{\"tk\":[423,15,423,16],\"els\":[\"0:5538:11:6\"]},{\"tk\":[423,19,423,21],\"els\":[\"0:5538:11:6\"]},{\"tk\":[423,23,423,24],\"els\":[\"0:5538:11:6\"]},{\"tk\":[423,24,423,26],\"els\":[\"0:5538:11:6\"]},{\"tk\":[424,5,424,17],\"els\":[\"0:5538:11:6\"]},{\"tk\":[424,18,424,41],\"els\":[\"0:5538:11:6\"]},{\"tk\":[424,41,424,42],\"els\":[\"0:5538:11:6\"]},{\"tk\":[424,42,424,43],\"els\":[\"0:5538:11:6\"]},{\"tk\":[424,45,424,46],\"els\":[\"0:5538:11:6\"]},{\"tk\":[425,7,425,19],\"els\":[\"0:5538:11:6\"]},{\"tk\":[425,20,425,43],\"els\":[\"0:5538:11:6\"]},{\"tk\":[425,43,425,44],\"els\":[\"0:5538:11:6\"]},{\"tk\":[425,44,425,45],\"els\":[\"0:5538:11:6\"]},{\"tk\":[425,46,425,47],\"els\":[\"0:5538:11:6\"]},{\"tk\":[425,48,425,49],\"els\":[\"0:5538:11:6\"]},{\"tk\":[428,3,428,15],\"els\":[\"0:5538:11:6\"]},{\"tk\":[428,16,428,39],\"els\":[\"0:5538:11:6\"]},{\"tk\":[428,39,428,40],\"els\":[\"0:5538:11:6\"]},{\"tk\":[428,40,428,42],\"els\":[\"0:5538:11:6\"]},{\"tk\":[428,44,428,45],\"els\":[\"0:5538:11:6\"]},{\"tk\":[428,46,428,57],\"els\":[\"0:5538:11:6\",\"0:5538:12:4#out:1\"]},{\"tk\":[428,58,428,81],\"els\":[\"0:5538:11:6\",\"0:5538:12:4#out:1\"]},{\"tk\":[437,3,437,9],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,11,437,23],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,24,437,42],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,42,437,43],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,43,437,44],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,47,437,48],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,50,437,53],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,54,437,55],\"els\":[\"0:5126:11:6\"]},{\"tk\":[437,57,437,63],\"els\":[\"0:5126:11:6\"]},{\"tk\":[442,3,442,9],\"els\":[\"0:5448:12:6\"]},{\"tk\":[442,11,442,23],\"els\":[\"0:5448:12:6\"]},{\"tk\":[442,24,442,47],\"els\":[\"0:5448:12:6\"]},{\"tk\":[442,47,442,48],\"els\":[\"0:5448:12:6\"]},{\"tk\":[442,48,442,49],\"els\":[\"0:5448:12:6\",\"0:5126:11:6\"]},{\"tk\":[442,52,442,53],\"els\":[\"0:5448:12:6\"]},{\"tk\":[442,55,442,58],\"els\":[\"0:5448:12:6\",\"0:5126:11:6\"]},{\"tk\":[442,59,442,60],\"els\":[\"0:5448:12:6\",\"0:5126:11:6\"]},{\"tk\":[442,62,442,68],\"els\":[\"0:5448:12:6\",\"0:5126:11:6\"]},{\"tk\":[460,3,460,14],\"els\":[\"0:5126:12:4#out:1\"]},{\"tk\":[460,15,460,33],\"els\":[\"0:5126:12:4#out:1\"]},{\"tk\":[460,34,460,35],\"els\":[\"0:5126:12:4#out:1\",\"0:5126:12:4\"]},{\"tk\":[460,36,460,37],\"els\":[\"0:5126:5\"]},{\"tk\":[460,46,460,47],\"els\":[\"0:5126:5\"]},{\"tk\":[460,57,460,58],\"els\":[\"0:5126:8\"]},{\"tk\":[461,5,461,23],\"els\":[\"0:4344\"]},{\"tk\":[461,43,461,44],\"els\":[\"0:5126:8\"]},{\"tk\":[461,45,461,69],\"els\":[\"0:5126:8\",\"0:5126:2\"]},{\"tk\":[461,71,461,73],\"els\":[\"0:5126:8\"]},{\"tk\":[461,74,461,76],\"els\":[\"0:5126:8\"]},{\"tk\":[461,79,461,81],\"els\":[\"0:5126:5\"]},{\"tk\":[462,5,462,6],\"els\":[\"0:5126:5\"]},{\"tk\":[467,3,467,24],\"els\":[\"0:5126:11:7#out:1\"]},{\"tk\":[467,24,467,25],\"els\":[\"0:5126:11:7\"]},{\"tk\":[467,25,467,26],\"els\":[\"0:5126:11:7\"]},{\"tk\":[467,28,467,29],\"els\":[\"0:5126:11:7\"]},{\"tk\":[467,30,467,41],\"els\":[\"0:5126:11:7\",\"0:5126:12:4#out:1\"]},{\"tk\":[467,42,467,60],\"els\":[\"0:5126:11:7\",\"0:5126:12:4#out:1\"]},{\"tk\":[470,3,470,9],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,11,470,32],\"els\":[\"0:5126:11:7#out:1\"]},{\"tk\":[470,32,470,33],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,33,470,34],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,38,470,50],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,51,470,69],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,69,470,70],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,70,470,71],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,74,470,77],\"els\":[\"0:5126:11:6\"]},{\"tk\":[470,78,470,79],\"els\":[\"0:5126:11:6\"]},{\"tk\":[471,11,471,17],\"els\":[\"0:5126:11:6\"]},{\"tk\":[477,3,477,6],\"els\":[\"0:5448:12:5\"]},{\"tk\":[477,7,477,8],\"els\":[\"0:5126:11:5\"]},{\"tk\":[477,9,477,11],\"els\":[\"0:5126:11:5\"]},{\"tk\":[478,3,478,6],\"els\":[\"0:5126:11:5\"]},{\"tk\":[478,8,478,9],\"els\":[\"0:5126:11:6\"]},{\"tk\":[478,12,478,13],\"els\":[\"0:5126:11:5\"]},{\"tk\":[478,15,478,16],\"els\":[\"0:5126:11:6\"]},{\"tk\":[478,19,478,21],\"els\":[\"0:5126:11:5\"]},{\"tk\":[478,23,478,24],\"els\":[\"0:5126:11:6\"]},{\"tk\":[478,24,478,26],\"els\":[\"0:5126:11:5\"]},{\"tk\":[479,5,479,8],\"els\":[\"0:5448:12:5\"]},{\"tk\":[479,9,479,11],\"els\":[\"0:5126:11:5\"]},{\"tk\":[479,12,479,33],\"els\":[\"0:5126:11:7#out:1\"]},{\"tk\":[479,33,479,34],\"els\":[\"0:5126:11:5\",\"0:5126:11:7#out:1\"]},{\"tk\":[479,34,479,35],\"els\":[\"0:5126:11:6\"]},{\"tk\":[485,3,485,22],\"els\":[\"0:5126:11:4\",\"0:5126:11:4#out:1\"]},{\"tk\":[485,23,485,38],\"els\":[\"0:5126:11:4\",\"0:5126:11:4#out:1\"]},{\"tk\":[485,39,485,40],\"els\":[\"0:5126:11:4\"]},{\"tk\":[485,41,485,42],\"els\":[\"0:5126:11:4\"]},{\"tk\":[485,69,485,70],\"els\":[\"0:5126:11:5\"]},{\"tk\":[485,77,485,80],\"els\":[\"0:5448:12:5\"]},{\"tk\":[486,5,486,7],\"els\":[\"0:5126:11:5\"]},{\"tk\":[486,8,486,9],\"els\":[\"0:5126:11:5\"]},{\"tk\":[486,11,486,12],\"els\":[\"0:5126:11:4\"]},{\"tk\":[486,13,486,16],\"els\":[\"0:5126:11:4\"]},{\"tk\":[494,3,494,14],\"els\":[\"0:5448:10:4#out:1\"]},{\"tk\":[494,15,494,38],\"els\":[\"0:5448:10:4#out:1\"]},{\"tk\":[494,39,494,40],\"els\":[\"0:5448:10:4#out:1\",\"0:5448:10:4\"]},{\"tk\":[494,41,494,42],\"els\":[\"0:5448:5\"]},{\"tk\":[494,51,494,52],\"els\":[\"0:5448:5\"]},{\"tk\":[494,62,494,63],\"els\":[\"0:5448:8\"]},{\"tk\":[495,5,495,23],\"els\":[\"0:4344\"]},{\"tk\":[495,39,495,40],\"els\":[\"0:5448:8\"]},{\"tk\":[495,41,495,61],\"els\":[\"0:5448:8\",\"0:5448:2\"]},{\"tk\":[495,63,495,65],\"els\":[\"0:5448:8\"]},{\"tk\":[495,66,495,68],\"els\":[\"0:5448:8\"]},{\"tk\":[495,71,495,73],\"els\":[\"0:5448:5\"]},{\"tk\":[495,74,495,75],\"els\":[\"0:5448:5\"]},{\"tk\":[500,3,500,29],\"els\":[\"0:5448:12:7#out:1\"]},{\"tk\":[500,29,500,30],\"els\":[\"0:5448:12:7\"]},{\"tk\":[500,30,500,31],\"els\":[\"0:5448:12:7\"]},{\"tk\":[500,33,500,34],\"els\":[\"0:5448:12:7\"]},{\"tk\":[500,35,500,46],\"els\":[\"0:5448:12:7\",\"0:5448:10:4#out:1\"]},{\"tk\":[500,47,500,70],\"els\":[\"0:5448:12:7\",\"0:5448:10:4#out:1\"]},{\"tk\":[503,3,503,9],\"els\":[\"0:5448:12:6\"]},{\"tk\":[503,11,503,37],\"els\":[\"0:5448:12:7#out:1\"]},{\"tk\":[503,37,503,38],\"els\":[\"0:5448:12:6\"]},{\"tk\":[503,38,503,39],\"els\":[\"0:5448:12:6\"]},{\"tk\":[503,43,503,55],\"els\":[\"0:5448:12:6\"]},{\"tk\":[503,56,503,79],\"els\":[\"0:5448:12:6\"]},{\"tk\":[503,79,503,80],\"els\":[\"0:5448:12:6\"]},{\"tk\":[503,80,503,81],\"els\":[\"0:5448:12:6\"]},{\"tk\":[504,10,504,13],\"els\":[\"0:5448:12:6\"]},{\"tk\":[504,14,504,15],\"els\":[\"0:5448:12:6\"]},{\"tk\":[504,17,504,23],\"els\":[\"0:5448:12:6\"]},{\"tk\":[510,3,510,6],\"els\":[\"0:5448:12:5\"]},{\"tk\":[510,7,510,8],\"els\":[\"0:5448:12:5\"]},{\"tk\":[510,9,510,11],\"els\":[\"0:5448:12:5\"]},{\"tk\":[511,3,511,6],\"els\":[\"0:5448:12:5\"]},{\"tk\":[511,8,511,9],\"els\":[\"0:5126:11:6\"]},{\"tk\":[511,12,511,13],\"els\":[\"0:5448:12:5\"]},{\"tk\":[511,15,511,16],\"els\":[\"0:5126:11:6\"]},{\"tk\":[511,19,511,21],\"els\":[\"0:5448:12:5\"]},{\"tk\":[511,23,511,24],\"els\":[\"0:5126:11:6\"]},{\"tk\":[511,24,511,26],\"els\":[\"0:5448:12:5\"]},{\"tk\":[512,5,512,8],\"els\":[\"0:5448:12:5\"]},{\"tk\":[512,9,512,11],\"els\":[\"0:5448:12:5\"]},{\"tk\":[512,12,512,38],\"els\":[\"0:5448:12:7#out:1\"]},{\"tk\":[512,38,512,39],\"els\":[\"0:5448:12:5\",\"0:5448:12:7#out:1\"]},{\"tk\":[512,39,512,40],\"els\":[\"0:5126:11:6\"]},{\"tk\":[518,3,518,22],\"els\":[\"0:5448:12:4\",\"0:5448:12:4#out:1\"]},{\"tk\":[518,23,518,34],\"els\":[\"0:5448:12:4\",\"0:5448:12:4#out:1\"]},{\"tk\":[518,35,518,36],\"els\":[\"0:5448:12:4\"]},{\"tk\":[518,37,518,38],\"els\":[\"0:5448:12:4\"]},{\"tk\":[518,65,518,66],\"els\":[\"0:5448:12:5\"]},{\"tk\":[518,73,518,76],\"els\":[\"0:5448:12:5\"]},{\"tk\":[518,78,518,80],\"els\":[\"0:5448:12:5\"]},{\"tk\":[519,5,519,6],\"els\":[\"0:5448:12:5\"]},{\"tk\":[519,8,519,9],\"els\":[\"0:5448:12:4\"]},{\"tk\":[519,10,519,13],\"els\":[\"0:5448:12:4\"]},{\"tk\":[524,3,524,22],\"els\":[\"0:4528:18\",\"0:4528:18#out:1\"]},{\"tk\":[524,23,524,37],\"els\":[\"0:4528:18\",\"0:4528:18#out:1\"]},{\"tk\":[524,38,524,39],\"els\":[\"0:4528:18\"]},{\"tk\":[524,40,524,68],\"els\":[\"0:4528:18\"]},{\"tk\":[525,6,525,24],\"els\":[\"0:4344\"]},{\"tk\":[526,6,526,7],\"els\":[\"0:4528:18\"]},{\"tk\":[526,7,526,45],\"els\":[\"0:4528:18\"]},{\"tk\":[526,45,526,46],\"els\":[\"0:4528:18\"]},{\"tk\":[526,46,526,47],\"els\":[\"0:4528:18\"]},{\"tk\":[526,47,526,48],\"els\":[\"0:4528:18\"]},{\"tk\":[526,50,526,51],\"els\":[\"0:4528:18\"]},{\"tk\":[526,51,526,70],\"els\":[\"0:4528:18\"]},{\"tk\":[526,70,526,71],\"els\":[\"0:4528:18\"]},{\"tk\":[526,71,526,72],\"els\":[\"0:4528:18\"]},{\"tk\":[526,72,526,73],\"els\":[\"0:4528:18\"]},{\"tk\":[526,75,526,77],\"els\":[\"0:4528:18\"]},{\"tk\":[531,3,531,17],\"els\":[\"0:4528:17#out:1\"]},{\"tk\":[531,18,531,19],\"els\":[\"0:4528:17\"]},{\"tk\":[531,20,531,48],\"els\":[\"0:4528:17\"]},{\"tk\":[532,6,532,24],\"els\":[\"0:4344\"]},{\"tk\":[532,41,532,42],\"els\":[\"0:4528:17\"]},{\"tk\":[532,42,532,74],\"els\":[\"0:4528:17\"]},{\"tk\":[532,74,532,75],\"els\":[\"0:4528:17\"]},{\"tk\":[532,75,532,76],\"els\":[\"0:4528:17\"]},{\"tk\":[532,76,532,77],\"els\":[\"0:4528:17\"]},{\"tk\":[533,6,533,7],\"els\":[\"0:4528:17\"]},{\"tk\":[533,7,533,23],\"els\":[\"0:4528:17\"]},{\"tk\":[533,23,533,24],\"els\":[\"0:4528:17\"]},{\"tk\":[533,24,533,25],\"els\":[\"0:4528:17\"]},{\"tk\":[533,25,533,26],\"els\":[\"0:4528:17\"]},{\"tk\":[533,28,533,31],\"els\":[\"0:4528:17\"]},{\"tk\":[538,3,538,22],\"els\":[\"0:4528:16\",\"0:4528:16#out:1\"]},{\"tk\":[538,23,538,35],\"els\":[\"0:4528:16\",\"0:4528:16#out:1\"]},{\"tk\":[538,36,538,37],\"els\":[\"0:4528:16\"]},{\"tk\":[538,38,538,66],\"els\":[\"0:4528:16\"]},{\"tk\":[539,6,539,24],\"els\":[\"0:4344\"]},{\"tk\":[539,42,539,43],\"els\":[\"0:4528:16\"]},{\"tk\":[539,43,539,77],\"els\":[\"0:4528:16\"]},{\"tk\":[539,77,539,78],\"els\":[\"0:4528:16\"]},{\"tk\":[539,78,539,79],\"els\":[\"0:4528:16\"]},{\"tk\":[539,79,539,80],\"els\":[\"0:4528:16\"]},{\"tk\":[540,6,540,7],\"els\":[\"0:4528:16\"]},{\"tk\":[540,7,540,24],\"els\":[\"0:4528:16\"]},{\"tk\":[540,24,540,25],\"els\":[\"0:4528:16\"]},{\"tk\":[540,25,540,26],\"els\":[\"0:4528:16\"]},{\"tk\":[540,26,540,27],\"els\":[\"0:4528:16\"]},{\"tk\":[540,29,540,31],\"els\":[\"0:4528:16\"]},{\"tk\":[545,3,545,22],\"els\":[\"0:5187\",\"0:5187#out:1\"]},{\"tk\":[545,23,545,34],\"els\":[\"0:5187\"]},{\"tk\":[545,35,545,36],\"els\":[\"0:5187\"]},{\"tk\":[545,37,545,51],\"els\":[\"0:4528:17#out:1\"]},{\"tk\":[550,3,550,5],\"els\":[\"0:4528:5529\"]},{\"tk\":[550,7,550,25],\"els\":[\"0:4344\"]},{\"tk\":[552,5,552,24],\"els\":[\"0:4528:5529\",\"0:5187\",\"0:5187#out:1\"]},{\"tk\":[552,25,552,40],\"els\":[\"0:4528:5529\",\"0:5187\"]},{\"tk\":[552,41,552,42],\"els\":[\"0:4528:5529\",\"0:5187\"]},{\"tk\":[552,43,552,61],\"els\":[\"0:4344\"]},{\"tk\":[557,5,557,24],\"els\":[\"0:4528:5529\",\"0:5187\",\"0:5187#out:1\"]},{\"tk\":[557,25,557,40],\"els\":[\"0:5187\"]},{\"tk\":[557,41,557,42],\"els\":[\"0:5187\"]},{\"tk\":[557,43,557,57],\"els\":[\"0:4528:17#out:1\"]},{\"tk\":[561,3,561,6],\"els\":[\"0:5126:11:6\",\"0:5448:12:6\"]},{\"tk\":[561,8,561,9],\"els\":[\"0:5126:11:6\"]},{\"tk\":[561,12,561,13],\"els\":[\"0:5126:11:6\",\"0:5448:12:6\"]},{\"tk\":[561,15,561,16],\"els\":[\"0:5126:11:6\"]},{\"tk\":[561,19,561,21],\"els\":[\"0:5126:11:6\",\"0:5448:12:6\"]},{\"tk\":[561,23,561,24],\"els\":[\"0:5126:11:6\"]},{\"tk\":[561,24,561,26],\"els\":[\"0:5126:11:6\",\"0:5448:12:6\"]},{\"tk\":[567,5,567,17],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,18,567,36],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,36,567,37],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,37,567,38],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,40,567,41],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,42,567,54],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,55,567,73],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,73,567,74],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,74,567,75],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,76,567,77],\"els\":[\"0:5126:11:6\"]},{\"tk\":[567,78,567,79],\"els\":[\"0:5126:11:6\"]},{\"tk\":[574,5,574,17],\"els\":[\"0:5448:12:6\"]},{\"tk\":[574,18,574,41],\"els\":[\"0:5448:12:6\"]},{\"tk\":[574,41,574,42],\"els\":[\"0:5448:12:6\"]},{\"tk\":[574,42,574,43],\"els\":[\"0:5126:11:6\"]},{\"tk\":[574,45,574,46],\"els\":[\"0:5448:12:6\"]},{\"tk\":[575,7,575,19],\"els\":[\"0:5448:12:6\"]},{\"tk\":[575,20,575,43],\"els\":[\"0:5448:12:6\"]},{\"tk\":[575,43,575,44],\"els\":[\"0:5448:12:6\"]},{\"tk\":[575,44,575,45],\"els\":[\"0:5126:11:6\"]},{\"tk\":[575,46,575,47],\"els\":[\"0:5448:12:6\"]},{\"tk\":[575,48,575,49],\"els\":[\"0:5448:12:6\"]},{\"tk\":[581,3,581,15],\"els\":[\"0:5126:11:6\"]},{\"tk\":[581,16,581,34],\"els\":[\"0:5126:11:6\"]},{\"tk\":[581,34,581,35],\"els\":[\"0:5126:11:6\"]},{\"tk\":[581,35,581,37],\"els\":[\"0:5126:11:6\"]},{\"tk\":[581,39,581,40],\"els\":[\"0:5126:11:6\"]},{\"tk\":[581,41,581,52],\"els\":[\"0:5126:11:6\",\"0:5126:12:4#out:1\"]},{\"tk\":[581,53,581,71],\"els\":[\"0:5126:11:6\",\"0:5126:12:4#out:1\"]},{\"tk\":[586,3,586,15],\"els\":[\"0:5448:12:6\"]},{\"tk\":[586,16,586,39],\"els\":[\"0:5448:12:6\"]},{\"tk\":[586,39,586,40],\"els\":[\"0:5448:12:6\"]},{\"tk\":[586,40,586,42],\"els\":[\"0:5448:12:6\"]},{\"tk\":[586,44,586,45],\"els\":[\"0:5448:12:6\"]},{\"tk\":[586,46,586,57],\"els\":[\"0:5448:12:6\",\"0:5448:10:4#out:1\"]},{\"tk\":[586,58,586,81],\"els\":[\"0:5448:12:6\",\"0:5448:10:4#out:1\"]},{\"tk\":[594,5,594,18],\"els\":[\"0:3878\"]},{\"tk\":[594,18,594,19],\"els\":[\"0:3878\"]},{\"tk\":[594,19,594,20],\"els\":[\"0:3878\"]},{\"tk\":[601,5,601,18],\"els\":[\"0:4345\"]},{\"tk\":[601,18,601,19],\"els\":[\"0:4345\"]},{\"tk\":[601,19,601,20],\"els\":[\"0:4345\"]},{\"tk\":[631,3,631,21],\"els\":[\"0:4344\"]},{\"tk\":[634,3,634,21],\"els\":[\"0:3878\"]},{\"tk\":[634,21,634,22],\"els\":[\"0:3878\"]},{\"tk\":[634,22,634,23],\"els\":[\"0:3878\"]},{\"tk\":[639,3,639,21],\"els\":[\"0:4345\"]},{\"tk\":[639,21,639,22],\"els\":[\"0:4345\"]},{\"tk\":[639,22,639,23],\"els\":[\"0:4345\"]}]}}}","blocks":[{"RTWName":"<Root>/busSigIn_MedTaskIn","SIDString":"ASW_SigIn:4124"},{"RTWName":"<Root>/busSigIn_SlwTaskIn","SIDString":"ASW_SigIn:4344"},{"RTWName":"<S1>/busSigIn_MedTaskIn","SIDString":"ASW_SigIn:3881"},{"RTWName":"<S1>/From","SIDString":"ASW_SigIn:4337"},{"RTWName":"<S1>/From1","SIDString":"ASW_SigIn:4307"},{"RTWName":"<S1>/From2","SIDString":"ASW_SigIn:4341"},{"RTWName":"<S1>/From20","SIDString":"ASW_SigIn:4309"},{"RTWName":"<S1>/From3","SIDString":"ASW_SigIn:4778"},{"RTWName":"<S1>/From4","SIDString":"ASW_SigIn:4779"},{"RTWName":"<S1>/From5","SIDString":"ASW_SigIn:5536"},{"RTWName":"<S1>/From6","SIDString":"ASW_SigIn:5545"},{"RTWName":"<S1>/From7","SIDString":"ASW_SigIn:5546"},{"RTWName":"<S1>/From8","SIDString":"ASW_SigIn:5549"},{"RTWName":"<S1>/Goto","SIDString":"ASW_SigIn:4338"},{"RTWName":"<S1>/Goto1","SIDString":"ASW_SigIn:4335"},{"RTWName":"<S1>/Goto2","SIDString":"ASW_SigIn:4306"},{"RTWName":"<S1>/Goto3","SIDString":"ASW_SigIn:4776"},{"RTWName":"<S1>/Goto4","SIDString":"ASW_SigIn:4777"},{"RTWName":"<S1>/Goto5","SIDString":"ASW_SigIn:4310"},{"RTWName":"<S1>/Goto6","SIDString":"ASW_SigIn:5537"},{"RTWName":"<S1>/Goto7","SIDString":"ASW_SigIn:5542"},{"RTWName":"<S1>/Goto8","SIDString":"ASW_SigIn:5550"},{"RTWName":"<S1>/Goto9","SIDString":"ASW_SigIn:5551"},{"RTWName":"<S3>/u16_uADActPhCurr","SIDString":"ASW_SigIn:4323:1"},{"RTWName":"<S3>/u16_uADActPhCurrOfs","SIDString":"ASW_SigIn:4323:2"},{"RTWName":"<S3>/u8_numSectNum","SIDString":"ASW_SigIn:4323:3"},{"RTWName":"<S3>/Add","SIDString":"ASW_SigIn:4323:4"},{"RTWName":"<S3>/Add2","SIDString":"ASW_SigIn:4323:5"},{"RTWName":"<S3>/Constant","SIDString":"ASW_SigIn:4323:6"},{"RTWName":"<S3>/Constant2","SIDString":"ASW_SigIn:4323:8"},{"RTWName":"<S3>/Constant4","SIDString":"ASW_SigIn:4323:10"},{"RTWName":"<S3>/Data Type Conversion","SIDString":"ASW_SigIn:4323:11"},{"RTWName":"<S3>/Demux1","SIDString":"ASW_SigIn:4323:12"},{"RTWName":"<S3>/From","SIDString":"ASW_SigIn:4323:13"},{"RTWName":"<S3>/From1","SIDString":"ASW_SigIn:4323:14"},{"RTWName":"<S3>/From10","SIDString":"ASW_SigIn:4323:15"},{"RTWName":"<S3>/From11","SIDString":"ASW_SigIn:4323:16"},{"RTWName":"<S3>/From12","SIDString":"ASW_SigIn:4323:17"},{"RTWName":"<S3>/From13","SIDString":"ASW_SigIn:4323:18"},{"RTWName":"<S3>/From17","SIDString":"ASW_SigIn:4323:19"},{"RTWName":"<S3>/From2","SIDString":"ASW_SigIn:4323:20"},{"RTWName":"<S3>/From21","SIDString":"ASW_SigIn:4323:21"},{"RTWName":"<S3>/From22","SIDString":"ASW_SigIn:4323:22"},{"RTWName":"<S3>/From23","SIDString":"ASW_SigIn:4323:23"},{"RTWName":"<S3>/From3","SIDString":"ASW_SigIn:4323:24"},{"RTWName":"<S3>/From4","SIDString":"ASW_SigIn:4323:25"},{"RTWName":"<S3>/From5","SIDString":"ASW_SigIn:4323:26"},{"RTWName":"<S3>/From7","SIDString":"ASW_SigIn:4323:27"},{"RTWName":"<S3>/From8","SIDString":"ASW_SigIn:4323:28"},{"RTWName":"<S3>/From9","SIDString":"ASW_SigIn:4323:29"},{"RTWName":"<S3>/Gain2","SIDString":"ASW_SigIn:4323:30"},{"RTWName":"<S3>/Goto","SIDString":"ASW_SigIn:4323:31"},{"RTWName":"<S3>/Goto1","SIDString":"ASW_SigIn:4323:32"},{"RTWName":"<S3>/Goto10","SIDString":"ASW_SigIn:4323:33"},{"RTWName":"<S3>/Goto11","SIDString":"ASW_SigIn:4323:34"},{"RTWName":"<S3>/Goto12","SIDString":"ASW_SigIn:4323:35"},{"RTWName":"<S3>/Goto2","SIDString":"ASW_SigIn:4323:36"},{"RTWName":"<S3>/Goto3","SIDString":"ASW_SigIn:4323:37"},{"RTWName":"<S3>/Goto4","SIDString":"ASW_SigIn:4323:38"},{"RTWName":"<S3>/Goto5","SIDString":"ASW_SigIn:4323:39"},{"RTWName":"<S3>/Goto6","SIDString":"ASW_SigIn:4323:40"},{"RTWName":"<S3>/Goto7","SIDString":"ASW_SigIn:4323:41"},{"RTWName":"<S3>/Goto8","SIDString":"ASW_SigIn:4323:42"},{"RTWName":"<S3>/Goto9","SIDString":"ASW_SigIn:4323:43"},{"RTWName":"<S3>/Merge","SIDString":"ASW_SigIn:4323:46"},{"RTWName":"<S3>/Mux","SIDString":"ASW_SigIn:4323:47"},{"RTWName":"<S3>/Product","SIDString":"ASW_SigIn:4323:48"},{"RTWName":"<S3>/Switch Case","SIDString":"ASW_SigIn:4323:49"},{"RTWName":"<S3>/Terminator","SIDString":"ASW_SigIn:4323:50"},{"RTWName":"<S8>/lb_genInp","SIDString":"ASW_SigIn:4323:44:2"},{"RTWName":"<S8>/Data Type\nDuplicate","SIDString":"ASW_SigIn:4323:44:3"},{"RTWName":"<S8>/Data Type Conversion","SIDString":"ASW_SigIn:4323:44:4"},{"RTWName":"<S8>/lb_genOutp","SIDString":"ASW_SigIn:4323:44:5"},{"RTWName":"<S9>/lb_genInp","SIDString":"ASW_SigIn:4323:45:2"},{"RTWName":"<S9>/Data Type\nDuplicate","SIDString":"ASW_SigIn:4323:45:3"},{"RTWName":"<S9>/Data Type Conversion","SIDString":"ASW_SigIn:4323:45:4"},{"RTWName":"<S9>/lb_genOutp","SIDString":"ASW_SigIn:4323:45:5"},{"RTWName":"<S10>/lb_genInp","SIDString":"ASW_SigIn:4323:51:2"},{"RTWName":"<S10>/Data Type\nDuplicate","SIDString":"ASW_SigIn:4323:51:3"},{"RTWName":"<S10>/Data Type Conversion","SIDString":"ASW_SigIn:4323:51:4"},{"RTWName":"<S10>/lb_genOutp","SIDString":"ASW_SigIn:4323:51:5"},{"RTWName":"<S11>/lb_genInp","SIDString":"ASW_SigIn:4323:52:2"},{"RTWName":"<S11>/Data Type\nDuplicate","SIDString":"ASW_SigIn:4323:52:3"},{"RTWName":"<S11>/Data Type Conversion","SIDString":"ASW_SigIn:4323:52:4"},{"RTWName":"<S11>/lb_genOutp","SIDString":"ASW_SigIn:4323:52:5"},{"RTWName":"<S12>/iActSngShtXYZCurr","SIDString":"ASW_SigIn:4323:54"},{"RTWName":"<S12>/Action Port","SIDString":"ASW_SigIn:4323:55"},{"RTWName":"<S12>/iActXYZCurr","SIDString":"ASW_SigIn:4323:56"},{"RTWName":"<S13>/iActSngShtXYZCurr","SIDString":"ASW_SigIn:4323:172"},{"RTWName":"<S13>/Action Port","SIDString":"ASW_SigIn:4323:173"},{"RTWName":"<S13>/iActXYZCurr","SIDString":"ASW_SigIn:4323:174"},{"RTWName":"<S14>/s16_iActPhCurrRaw","SIDString":"ASW_SigIn:4323:58"},{"RTWName":"<S14>/u8_numSectNum","SIDString":"ASW_SigIn:4323:59"},{"RTWName":"<S14>/Action Port","SIDString":"ASW_SigIn:4323:60"},{"RTWName":"<S16>/s16_iActPhCurrRaw","SIDString":"ASW_SigIn:4323:62"},{"RTWName":"<S16>/u8_numSectNum","SIDString":"ASW_SigIn:4323:63"},{"RTWName":"<S16>/Demux","SIDString":"ASW_SigIn:4323:64"},{"RTWName":"<S16>/From","SIDString":"ASW_SigIn:4323:65"},{"RTWName":"<S16>/From1","SIDString":"ASW_SigIn:4323:66"},{"RTWName":"<S16>/From10","SIDString":"ASW_SigIn:4323:67"},{"RTWName":"<S16>/From11","SIDString":"ASW_SigIn:4323:68"},{"RTWName":"<S16>/From12","SIDString":"ASW_SigIn:4323:69"},{"RTWName":"<S16>/From13","SIDString":"ASW_SigIn:4323:70"},{"RTWName":"<S16>/From14","SIDString":"ASW_SigIn:4323:71"},{"RTWName":"<S16>/From15","SIDString":"ASW_SigIn:4323:72"},{"RTWName":"<S16>/From16","SIDString":"ASW_SigIn:4323:73"},{"RTWName":"<S16>/From17","SIDString":"ASW_SigIn:4323:74"},{"RTWName":"<S16>/From18","SIDString":"ASW_SigIn:4323:75"},{"RTWName":"<S16>/From19","SIDString":"ASW_SigIn:4323:76"},{"RTWName":"<S16>/From2","SIDString":"ASW_SigIn:4323:77"},{"RTWName":"<S16>/From21","SIDString":"ASW_SigIn:4323:78"},{"RTWName":"<S16>/From22","SIDString":"ASW_SigIn:4323:79"},{"RTWName":"<S16>/From23","SIDString":"ASW_SigIn:4323:80"},{"RTWName":"<S16>/From24","SIDString":"ASW_SigIn:4323:81"},{"RTWName":"<S16>/From25","SIDString":"ASW_SigIn:4323:82"},{"RTWName":"<S16>/From26","SIDString":"ASW_SigIn:4323:83"},{"RTWName":"<S16>/From27","SIDString":"ASW_SigIn:4323:84"},{"RTWName":"<S16>/From28","SIDString":"ASW_SigIn:4323:85"},{"RTWName":"<S16>/From29","SIDString":"ASW_SigIn:4323:86"},{"RTWName":"<S16>/From3","SIDString":"ASW_SigIn:4323:87"},{"RTWName":"<S16>/From4","SIDString":"ASW_SigIn:4323:88"},{"RTWName":"<S16>/From5","SIDString":"ASW_SigIn:4323:89"},{"RTWName":"<S16>/From6","SIDString":"ASW_SigIn:4323:90"},{"RTWName":"<S16>/From7","SIDString":"ASW_SigIn:4323:91"},{"RTWName":"<S16>/From8","SIDString":"ASW_SigIn:4323:92"},{"RTWName":"<S16>/From9","SIDString":"ASW_SigIn:4323:93"},{"RTWName":"<S16>/Goto1","SIDString":"ASW_SigIn:4323:94"},{"RTWName":"<S16>/Goto10","SIDString":"ASW_SigIn:4323:95"},{"RTWName":"<S16>/Goto11","SIDString":"ASW_SigIn:4323:96"},{"RTWName":"<S16>/Goto12","SIDString":"ASW_SigIn:4323:97"},{"RTWName":"<S16>/Goto13","SIDString":"ASW_SigIn:4323:98"},{"RTWName":"<S16>/Goto14","SIDString":"ASW_SigIn:4323:99"},{"RTWName":"<S16>/Goto15","SIDString":"ASW_SigIn:4323:100"},{"RTWName":"<S16>/Goto16","SIDString":"ASW_SigIn:4323:101"},{"RTWName":"<S16>/Goto17","SIDString":"ASW_SigIn:4323:102"},{"RTWName":"<S16>/Goto18","SIDString":"ASW_SigIn:4323:103"},{"RTWName":"<S16>/Goto19","SIDString":"ASW_SigIn:4323:104"},{"RTWName":"<S16>/Goto2","SIDString":"ASW_SigIn:4323:105"},{"RTWName":"<S16>/Goto20","SIDString":"ASW_SigIn:4323:106"},{"RTWName":"<S16>/Goto3","SIDString":"ASW_SigIn:4323:107"},{"RTWName":"<S16>/Goto4","SIDString":"ASW_SigIn:4323:108"},{"RTWName":"<S16>/Goto5","SIDString":"ASW_SigIn:4323:109"},{"RTWName":"<S16>/Goto6","SIDString":"ASW_SigIn:4323:110"},{"RTWName":"<S16>/Goto7","SIDString":"ASW_SigIn:4323:111"},{"RTWName":"<S16>/Goto9","SIDString":"ASW_SigIn:4323:112"},{"RTWName":"<S16>/Merge","SIDString":"ASW_SigIn:4323:113"},{"RTWName":"<S16>/Switch Case","SIDString":"ASW_SigIn:4323:167"},{"RTWName":"<S16>/Terminator","SIDString":"ASW_SigIn:4323:168"},{"RTWName":"<S17>/s16_iActPhUCurrRaw","SIDString":"ASW_SigIn:4323:115"},{"RTWName":"<S17>/s16_iActPhVCurrRaw","SIDString":"ASW_SigIn:4323:116"},{"RTWName":"<S17>/Action Port","SIDString":"ASW_SigIn:4323:117"},{"RTWName":"<S17>/Mux1","SIDString":"ASW_SigIn:4323:118"},{"RTWName":"<S17>/Subtract","SIDString":"ASW_SigIn:4323:119"},{"RTWName":"<S17>/Unary Minus","SIDString":"ASW_SigIn:4323:120"},{"RTWName":"<S17>/s16_iActPhCurrSect1","SIDString":"ASW_SigIn:4323:121"},{"RTWName":"<S18>/s16_iActPhUCurrRaw","SIDString":"ASW_SigIn:4323:123"},{"RTWName":"<S18>/s16_iActPhVCurrRaw","SIDString":"ASW_SigIn:4323:124"},{"RTWName":"<S18>/Action Port","SIDString":"ASW_SigIn:4323:125"},{"RTWName":"<S18>/Mux","SIDString":"ASW_SigIn:4323:126"},{"RTWName":"<S18>/Subtract","SIDString":"ASW_SigIn:4323:127"},{"RTWName":"<S18>/Unary Minus","SIDString":"ASW_SigIn:4323:128"},{"RTWName":"<S18>/s16_iActPhCurrSect2","SIDString":"ASW_SigIn:4323:129"},{"RTWName":"<S19>/s16_iActPhUCurrRaw","SIDString":"ASW_SigIn:4323:131"},{"RTWName":"<S19>/s16_iActPhVCurrRaw","SIDString":"ASW_SigIn:4323:132"},{"RTWName":"<S19>/Action Port","SIDString":"ASW_SigIn:4323:133"},{"RTWName":"<S19>/Mux","SIDString":"ASW_SigIn:4323:134"},{"RTWName":"<S19>/Subtract","SIDString":"ASW_SigIn:4323:135"},{"RTWName":"<S19>/Unary Minus","SIDString":"ASW_SigIn:4323:136"},{"RTWName":"<S19>/s16_iActPhCurrSect3","SIDString":"ASW_SigIn:4323:137"},{"RTWName":"<S20>/s16_iActPhUCurrRaw","SIDString":"ASW_SigIn:4323:139"},{"RTWName":"<S20>/s16_iActPhVCurrRaw","SIDString":"ASW_SigIn:4323:140"},{"RTWName":"<S20>/Action Port","SIDString":"ASW_SigIn:4323:141"},{"RTWName":"<S20>/Mux","SIDString":"ASW_SigIn:4323:142"},{"RTWName":"<S20>/Subtract","SIDString":"ASW_SigIn:4323:143"},{"RTWName":"<S20>/Unary Minus","SIDString":"ASW_SigIn:4323:144"},{"RTWName":"<S20>/s16_iActPhCurrSect4","SIDString":"ASW_SigIn:4323:145"},{"RTWName":"<S21>/s16_iActPhUCurrRaw","SIDString":"ASW_SigIn:4323:147"},{"RTWName":"<S21>/s16_iActPhVCurrRaw","SIDString":"ASW_SigIn:4323:148"},{"RTWName":"<S21>/Action Port","SIDString":"ASW_SigIn:4323:149"},{"RTWName":"<S21>/Mux","SIDString":"ASW_SigIn:4323:150"},{"RTWName":"<S21>/Subtract","SIDString":"ASW_SigIn:4323:151"},{"RTWName":"<S21>/Unary Minus","SIDString":"ASW_SigIn:4323:152"},{"RTWName":"<S21>/s16_iActPhCurrSect5","SIDString":"ASW_SigIn:4323:153"},{"RTWName":"<S22>/s16_iActPhUCurrRaw","SIDString":"ASW_SigIn:4323:155"},{"RTWName":"<S22>/s16_iActPhVCurrRaw","SIDString":"ASW_SigIn:4323:156"},{"RTWName":"<S22>/Action Port","SIDString":"ASW_SigIn:4323:157"},{"RTWName":"<S22>/Mux","SIDString":"ASW_SigIn:4323:158"},{"RTWName":"<S22>/Subtract","SIDString":"ASW_SigIn:4323:159"},{"RTWName":"<S22>/Unary Minus","SIDString":"ASW_SigIn:4323:160"},{"RTWName":"<S22>/s16_iActPhCurrSect6","SIDString":"ASW_SigIn:4323:161"},{"RTWName":"<S23>/Action Port","SIDString":"ASW_SigIn:4323:163"},{"RTWName":"<S23>/Constant","SIDString":"ASW_SigIn:4323:164"},{"RTWName":"<S23>/Mux","SIDString":"ASW_SigIn:4323:165"},{"RTWName":"<S23>/s16_iActPhCurrSectDfl","SIDString":"ASW_SigIn:4323:166"},{"RTWName":"<S16>/s16_iActPhCurrCs1","SIDString":"ASW_SigIn:4323:169"},{"RTWName":"<S14>/s16_iActPhCurrCs1","SIDString":"ASW_SigIn:4323:170"},{"RTWName":"<S15>/iActSngShtXYZCurr","SIDString":"ASW_SigIn:4323:176"},{"RTWName":"<S15>/Action Port","SIDString":"ASW_SigIn:4323:177"},{"RTWName":"<S15>/iActXYZCurr","SIDString":"ASW_SigIn:4323:178"},{"RTWName":"<S3>/s16_iActPhCurr","SIDString":"ASW_SigIn:4323:179"},{"RTWName":"<S4>/u16_uADSplyVltg","SIDString":"ASW_SigIn:5538:1"},{"RTWName":"<S4>/Constant2","SIDString":"ASW_SigIn:5538:2"},{"RTWName":"<S4>/From","SIDString":"ASW_SigIn:5538:3"},{"RTWName":"<S4>/From1","SIDString":"ASW_SigIn:5538:4"},{"RTWName":"<S4>/Gain2","SIDString":"ASW_SigIn:5538:5"},{"RTWName":"<S4>/Goto","SIDString":"ASW_SigIn:5538:6"},{"RTWName":"<S4>/Goto5","SIDString":"ASW_SigIn:5538:7"},{"RTWName":"<S4>/Product","SIDString":"ASW_SigIn:5538:8"},{"RTWName":"<S4>/Terminator","SIDString":"ASW_SigIn:5538:9"},{"RTWName":"<S24>/lb_genInp","SIDString":"ASW_SigIn:5538:12:2"},{"RTWName":"<S24>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5538:12:3"},{"RTWName":"<S24>/Data Type Conversion","SIDString":"ASW_SigIn:5538:12:4"},{"RTWName":"<S24>/lb_genOutp","SIDString":"ASW_SigIn:5538:12:5"},{"RTWName":"<S25>/lb_genInp","SIDString":"ASW_SigIn:5538:10:2"},{"RTWName":"<S25>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5538:10:3"},{"RTWName":"<S25>/Data Type Conversion","SIDString":"ASW_SigIn:5538:10:4"},{"RTWName":"<S25>/lb_genOutp","SIDString":"ASW_SigIn:5538:10:5"},{"RTWName":"<S26>/lb_genInp\n","SIDString":"ASW_SigIn:5538:11:2"},{"RTWName":"<S26>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5538:11:3"},{"RTWName":"<S26>/Divide","SIDString":"ASW_SigIn:5538:11:4"},{"RTWName":"<S26>/Sum of\nElements","SIDString":"ASW_SigIn:5538:11:5"},{"RTWName":"<S26>/Tapped Delay","SIDString":"ASW_SigIn:5538:11:6"},{"RTWName":"<S26>/Vector\nConcatenate","SIDString":"ASW_SigIn:5538:11:7"},{"RTWName":"<S26>/Width","SIDString":"ASW_SigIn:5538:11:8"},{"RTWName":"<S27>/lb_genInp","SIDString":"ASW_SigIn:5538:11:9:2"},{"RTWName":"<S27>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5538:11:9:3"},{"RTWName":"<S27>/Data Type Conversion","SIDString":"ASW_SigIn:5538:11:9:4"},{"RTWName":"<S27>/lb_genOutp","SIDString":"ASW_SigIn:5538:11:9:5"},{"RTWName":"<S26>/lb_genOutp","SIDString":"ASW_SigIn:5538:11:10"},{"RTWName":"<S26>/lb_genOutpDelyVect","SIDString":"ASW_SigIn:5538:11:11"},{"RTWName":"<S4>/u16_uSplyVltg","SIDString":"ASW_SigIn:5538:13"},{"RTWName":"<S5>/u16_ADSensActMechAg","SIDString":"ASW_SigIn:5149"},{"RTWName":"<S5>/u16_phiDvtSensElecAg","SIDString":"ASW_SigIn:5547"},{"RTWName":"<S5>/bol_enPosSCDCalibEnFlg","SIDString":"ASW_SigIn:5548"},{"RTWName":"<S28>/u16_ADSensActMechAg","SIDString":"ASW_SigIn:4311:1"},{"RTWName":"<S28>/u16_phiDvtSensElecAg","SIDString":"ASW_SigIn:4311:5548"},{"RTWName":"<S28>/bol_enPosSCDCalibEnFlg","SIDString":"ASW_SigIn:4311:5546"},{"RTWName":"<S28>/From","SIDString":"ASW_SigIn:4311:3"},{"RTWName":"<S28>/From1","SIDString":"ASW_SigIn:4311:4"},{"RTWName":"<S28>/From2","SIDString":"ASW_SigIn:4311:5552"},{"RTWName":"<S28>/From3","SIDString":"ASW_SigIn:4311:5553"},{"RTWName":"<S28>/Gain1","SIDString":"ASW_SigIn:4311:5"},{"RTWName":"<S28>/Goto","SIDString":"ASW_SigIn:4311:6"},{"RTWName":"<S28>/Goto1","SIDString":"ASW_SigIn:4311:5549"},{"RTWName":"<S28>/Goto13","SIDString":"ASW_SigIn:4311:5547"},{"RTWName":"<S28>/Goto5","SIDString":"ASW_SigIn:4311:7"},{"RTWName":"<S28>/Product","SIDString":"ASW_SigIn:4311:8"},{"RTWName":"<S28>/Subtract","SIDString":"ASW_SigIn:4311:5550"},{"RTWName":"<S28>/Switch","SIDString":"ASW_SigIn:4311:5551"},{"RTWName":"<S29>/lb_genInp","SIDString":"ASW_SigIn:4311:10:2"},{"RTWName":"<S29>/Data Type\nDuplicate","SIDString":"ASW_SigIn:4311:10:3"},{"RTWName":"<S29>/Data Type Conversion","SIDString":"ASW_SigIn:4311:10:4"},{"RTWName":"<S29>/lb_genOutp","SIDString":"ASW_SigIn:4311:10:5"},{"RTWName":"<S4294967295>/Constant","SIDString":"ASW_SigIn:4311:9:4"},{"RTWName":"<S4294967295>/lb_genOutp","SIDString":"ASW_SigIn:4311:9:5"},{"RTWName":"<S32>/Constant","SIDString":"ASW_SigIn:4311:9:7"},{"RTWName":"<S32>/Saturation","SIDString":"ASW_SigIn:4311:9:8"},{"RTWName":"<S32>/lb_genOutp","SIDString":"ASW_SigIn:4311:9:9"},{"RTWName":"<S31>/lb_genOutp","SIDString":"ASW_SigIn:4311:9:10"},{"RTWName":"<S30>/lb_genOutp","SIDString":"ASW_SigIn:4311:9:12"},{"RTWName":"<S28>/u16_phiSensActElecAg","SIDString":"ASW_SigIn:4311:11"},{"RTWName":"<S5>/u16_phiSensActElecAg","SIDString":"ASW_SigIn:5150"},{"RTWName":"<S6>/busSigIn_MedTaskIn","SIDString":"ASW_SigIn:5474"},{"RTWName":"<S4294967295>/BusElementIn7","SIDString":"ASW_SigIn:5483"},{"RTWName":"<S4294967295>/BusElementIn","SIDString":"ASW_SigIn:5504"},{"RTWName":"<S4294967295>/BusElementIn1","SIDString":"ASW_SigIn:5505"},{"RTWName":"<S4294967295>/u16_uADActPhCurr","SIDString":"ASW_SigIn:5485"},{"RTWName":"<S4294967295>/u16_uADActPhCurrOfs","SIDString":"ASW_SigIn:5486"},{"RTWName":"<S4294967295>/u8_numSectNum","SIDString":"ASW_SigIn:5487"},{"RTWName":"<S33>/BusElementIn4","SIDString":"ASW_SigIn:5189"},{"RTWName":"<S33>/BusElementIn7","SIDString":"ASW_SigIn:5192"},{"RTWName":"<S33>/BusElementIn2","SIDString":"ASW_SigIn:5506"},{"RTWName":"<S33>/BusElementIn3","SIDString":"ASW_SigIn:5507"},{"RTWName":"<S33>/BusElementIn","SIDString":"ASW_SigIn:5539"},{"RTWName":"<S33>/BusElementIn1","SIDString":"ASW_SigIn:5552"},{"RTWName":"<S33>/BusElementIn5","SIDString":"ASW_SigIn:5553"},{"RTWName":"<S33>/u16_ADSensActMechAg","SIDString":"ASW_SigIn:3984"},{"RTWName":"<S33>/u16_uADActPhCurr","SIDString":"ASW_SigIn:4340"},{"RTWName":"<S33>/u16_uADActPhCurrOfs","SIDString":"ASW_SigIn:4782"},{"RTWName":"<S33>/u8_numSectNum","SIDString":"ASW_SigIn:4783"},{"RTWName":"<S33>/u16_uADSplyVltg","SIDString":"ASW_SigIn:5540"},{"RTWName":"<S33>/u16_phiDvtSensElecAg","SIDString":"ASW_SigIn:5554"},{"RTWName":"<S33>/bol_enPosSCDCalibEnFlg","SIDString":"ASW_SigIn:5555"},{"RTWName":"<S6>/u16_ADSensActMechAg","SIDString":"ASW_SigIn:5475"},{"RTWName":"<S6>/u16_uADActPhCurr","SIDString":"ASW_SigIn:5476"},{"RTWName":"<S6>/u16_uADActPhCurrOfs","SIDString":"ASW_SigIn:5477"},{"RTWName":"<S6>/u8_numSectNum","SIDString":"ASW_SigIn:5478"},{"RTWName":"<S6>/u16_uADSplyVltg","SIDString":"ASW_SigIn:5541"},{"RTWName":"<S6>/u16_phiDvtSensElecAg","SIDString":"ASW_SigIn:5556"},{"RTWName":"<S6>/bol_enPosSCDCalibEnFlg","SIDString":"ASW_SigIn:5557"},{"RTWName":"<S7>/u16_phiSensActElecAg","SIDString":"ASW_SigIn:4074"},{"RTWName":"<S7>/s16_iActPhCurr","SIDString":"ASW_SigIn:4343"},{"RTWName":"<S7>/u16_uSplyVltg","SIDString":"ASW_SigIn:5544"},{"RTWName":"<S4294967295>/u16_phiSensActElecAg","SIDString":"ASW_SigIn:5510"},{"RTWName":"<S4294967295>/s16_iActPhCurr","SIDString":"ASW_SigIn:5511"},{"RTWName":"<S4294967295>/Bus\nCreator1","SIDString":"ASW_SigIn:5512"},{"RTWName":"<S4294967295>/busSigIn_MedTaskOut","SIDString":"ASW_SigIn:5513"},{"RTWName":"<S4294967295>/s16_iActPhCurr","SIDString":"ASW_SigIn:5107"},{"RTWName":"<S4294967295>/Bus\nCreator1","SIDString":"ASW_SigIn:5185"},{"RTWName":"<S4294967295>/busSigIn_MedTaskOut","SIDString":"ASW_SigIn:5109"},{"RTWName":"<S34>/u16_phiSensActElecAg","SIDString":"ASW_SigIn:4102"},{"RTWName":"<S34>/s16_iActPhCurr","SIDString":"ASW_SigIn:4342"},{"RTWName":"<S34>/u16_uSplyVltg","SIDString":"ASW_SigIn:5543"},{"RTWName":"<S34>/Bus\nCreator1","SIDString":"ASW_SigIn:5186"},{"RTWName":"<S34>/busSigIn_MedTaskOut","SIDString":"ASW_SigIn:4112"},{"RTWName":"<S7>/busSigIn_MedTaskOut","SIDString":"ASW_SigIn:4122"},{"RTWName":"<S1>/busSigIn_MedTaskOut","SIDString":"ASW_SigIn:4123"},{"RTWName":"<S2>/busSigIn_SlwTaskIn","SIDString":"ASW_SigIn:4346"},{"RTWName":"<S2>/From1","SIDString":"ASW_SigIn:5467"},{"RTWName":"<S2>/From116","SIDString":"ASW_SigIn:5524"},{"RTWName":"<S2>/From117","SIDString":"ASW_SigIn:5525"},{"RTWName":"<S2>/From16","SIDString":"ASW_SigIn:4556"},{"RTWName":"<S2>/From17","SIDString":"ASW_SigIn:4557"},{"RTWName":"<S2>/From18","SIDString":"ASW_SigIn:4558"},{"RTWName":"<S2>/From19","SIDString":"ASW_SigIn:4562"},{"RTWName":"<S2>/From20","SIDString":"ASW_SigIn:4563"},{"RTWName":"<S2>/From21","SIDString":"ASW_SigIn:4564"},{"RTWName":"<S2>/From22","SIDString":"ASW_SigIn:5124"},{"RTWName":"<S2>/From23","SIDString":"ASW_SigIn:5141"},{"RTWName":"<S2>/From3","SIDString":"ASW_SigIn:5469"},{"RTWName":"<S2>/From4","SIDString":"ASW_SigIn:5527"},{"RTWName":"<S2>/Goto10","SIDString":"ASW_SigIn:4560"},{"RTWName":"<S2>/Goto11","SIDString":"ASW_SigIn:4561"},{"RTWName":"<S2>/Goto19","SIDString":"ASW_SigIn:4614"},{"RTWName":"<S2>/Goto2","SIDString":"ASW_SigIn:5466"},{"RTWName":"<S2>/Goto20","SIDString":"ASW_SigIn:4615"},{"RTWName":"<S2>/Goto21","SIDString":"ASW_SigIn:4616"},{"RTWName":"<S2>/Goto22","SIDString":"ASW_SigIn:5125"},{"RTWName":"<S2>/Goto23","SIDString":"ASW_SigIn:5139"},{"RTWName":"<S2>/Goto3","SIDString":"ASW_SigIn:5468"},{"RTWName":"<S2>/Goto4","SIDString":"ASW_SigIn:5526"},{"RTWName":"<S2>/Goto5","SIDString":"ASW_SigIn:5528"},{"RTWName":"<S2>/Goto6","SIDString":"ASW_SigIn:5529"},{"RTWName":"<S2>/Goto9","SIDString":"ASW_SigIn:4559"},{"RTWName":"<S35>/u16_uADCtlBrdVltg","SIDString":"ASW_SigIn:5126:1"},{"RTWName":"<S35>/Constant2","SIDString":"ASW_SigIn:5126:2"},{"RTWName":"<S35>/From","SIDString":"ASW_SigIn:5126:3"},{"RTWName":"<S35>/From1","SIDString":"ASW_SigIn:5126:4"},{"RTWName":"<S35>/Gain2","SIDString":"ASW_SigIn:5126:5"},{"RTWName":"<S35>/Goto","SIDString":"ASW_SigIn:5126:6"},{"RTWName":"<S35>/Goto5","SIDString":"ASW_SigIn:5126:7"},{"RTWName":"<S35>/Product","SIDString":"ASW_SigIn:5126:8"},{"RTWName":"<S35>/Terminator","SIDString":"ASW_SigIn:5126:9"},{"RTWName":"<S40>/lb_genInp","SIDString":"ASW_SigIn:5126:12:2"},{"RTWName":"<S40>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5126:12:3"},{"RTWName":"<S40>/Data Type Conversion","SIDString":"ASW_SigIn:5126:12:4"},{"RTWName":"<S40>/lb_genOutp","SIDString":"ASW_SigIn:5126:12:5"},{"RTWName":"<S41>/lb_genInp","SIDString":"ASW_SigIn:5126:10:2"},{"RTWName":"<S41>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5126:10:3"},{"RTWName":"<S41>/Data Type Conversion","SIDString":"ASW_SigIn:5126:10:4"},{"RTWName":"<S41>/lb_genOutp","SIDString":"ASW_SigIn:5126:10:5"},{"RTWName":"<S42>/lb_genInp\n","SIDString":"ASW_SigIn:5126:11:2"},{"RTWName":"<S42>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5126:11:3"},{"RTWName":"<S42>/Divide","SIDString":"ASW_SigIn:5126:11:4"},{"RTWName":"<S42>/Sum of\nElements","SIDString":"ASW_SigIn:5126:11:5"},{"RTWName":"<S42>/Tapped Delay","SIDString":"ASW_SigIn:5126:11:6"},{"RTWName":"<S42>/Vector\nConcatenate","SIDString":"ASW_SigIn:5126:11:7"},{"RTWName":"<S42>/Width","SIDString":"ASW_SigIn:5126:11:8"},{"RTWName":"<S43>/lb_genInp","SIDString":"ASW_SigIn:5126:11:9:2"},{"RTWName":"<S43>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5126:11:9:3"},{"RTWName":"<S43>/Data Type Conversion","SIDString":"ASW_SigIn:5126:11:9:4"},{"RTWName":"<S43>/lb_genOutp","SIDString":"ASW_SigIn:5126:11:9:5"},{"RTWName":"<S42>/lb_genOutp","SIDString":"ASW_SigIn:5126:11:10"},{"RTWName":"<S42>/lb_genOutpDelyVect","SIDString":"ASW_SigIn:5126:11:11"},{"RTWName":"<S35>/u16_uCtlBrdVltg","SIDString":"ASW_SigIn:5126:13"},{"RTWName":"<S36>/u16_uADGDVltg","SIDString":"ASW_SigIn:5448:1"},{"RTWName":"<S36>/Constant2","SIDString":"ASW_SigIn:5448:2"},{"RTWName":"<S36>/From","SIDString":"ASW_SigIn:5448:3"},{"RTWName":"<S36>/From1","SIDString":"ASW_SigIn:5448:4"},{"RTWName":"<S36>/Gain2","SIDString":"ASW_SigIn:5448:5"},{"RTWName":"<S36>/Goto","SIDString":"ASW_SigIn:5448:6"},{"RTWName":"<S36>/Goto5","SIDString":"ASW_SigIn:5448:7"},{"RTWName":"<S36>/Product","SIDString":"ASW_SigIn:5448:8"},{"RTWName":"<S36>/Terminator","SIDString":"ASW_SigIn:5448:9"},{"RTWName":"<S44>/lb_genInp","SIDString":"ASW_SigIn:5448:10:2"},{"RTWName":"<S44>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5448:10:3"},{"RTWName":"<S44>/Data Type Conversion","SIDString":"ASW_SigIn:5448:10:4"},{"RTWName":"<S44>/lb_genOutp","SIDString":"ASW_SigIn:5448:10:5"},{"RTWName":"<S45>/lb_genInp","SIDString":"ASW_SigIn:5448:11:2"},{"RTWName":"<S45>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5448:11:3"},{"RTWName":"<S45>/Data Type Conversion","SIDString":"ASW_SigIn:5448:11:4"},{"RTWName":"<S45>/lb_genOutp","SIDString":"ASW_SigIn:5448:11:5"},{"RTWName":"<S46>/lb_genInp\n","SIDString":"ASW_SigIn:5448:12:2"},{"RTWName":"<S46>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5448:12:3"},{"RTWName":"<S46>/Divide","SIDString":"ASW_SigIn:5448:12:4"},{"RTWName":"<S46>/Sum of\nElements","SIDString":"ASW_SigIn:5448:12:5"},{"RTWName":"<S46>/Tapped Delay","SIDString":"ASW_SigIn:5448:12:6"},{"RTWName":"<S46>/Vector\nConcatenate","SIDString":"ASW_SigIn:5448:12:7"},{"RTWName":"<S46>/Width","SIDString":"ASW_SigIn:5448:12:8"},{"RTWName":"<S47>/lb_genInp","SIDString":"ASW_SigIn:5448:12:9:2"},{"RTWName":"<S47>/Data Type\nDuplicate","SIDString":"ASW_SigIn:5448:12:9:3"},{"RTWName":"<S47>/Data Type Conversion","SIDString":"ASW_SigIn:5448:12:9:4"},{"RTWName":"<S47>/lb_genOutp","SIDString":"ASW_SigIn:5448:12:9:5"},{"RTWName":"<S46>/lb_genOutp","SIDString":"ASW_SigIn:5448:12:10"},{"RTWName":"<S46>/lb_genOutpDelyVect","SIDString":"ASW_SigIn:5448:12:11"},{"RTWName":"<S36>/u16_uGDVltg","SIDString":"ASW_SigIn:5448:13"},{"RTWName":"<S37>/u16_uADPwrTubTemp","SIDString":"ASW_SigIn:4528:1"},{"RTWName":"<S37>/u16_uADPCBTemp","SIDString":"ASW_SigIn:4528:2"},{"RTWName":"<S37>/u16_uADMotoTem","SIDString":"ASW_SigIn:4528:3"},{"RTWName":"<S37>/u8_tMCUTemp","SIDString":"ASW_SigIn:4528:5527"},{"RTWName":"<S37>/busOBD_FaltSt","SIDString":"ASW_SigIn:4528:5528"},{"RTWName":"<S37>/Bus\nSelector","SIDString":"ASW_SigIn:4528:5524"},{"RTWName":"<S37>/From","SIDString":"ASW_SigIn:4528:4"},{"RTWName":"<S37>/From1","SIDString":"ASW_SigIn:4528:5"},{"RTWName":"<S37>/From116","SIDString":"ASW_SigIn:4528:5522"},{"RTWName":"<S37>/From117","SIDString":"ASW_SigIn:4528:5523"},{"RTWName":"<S37>/From2","SIDString":"ASW_SigIn:4528:6"},{"RTWName":"<S37>/From3","SIDString":"ASW_SigIn:4528:7"},{"RTWName":"<S37>/From4","SIDString":"ASW_SigIn:4528:8"},{"RTWName":"<S37>/From5","SIDString":"ASW_SigIn:4528:5530"},{"RTWName":"<S37>/From6","SIDString":"ASW_SigIn:4528:9"},{"RTWName":"<S37>/From7","SIDString":"ASW_SigIn:4528:5532"},{"RTWName":"<S37>/Goto","SIDString":"ASW_SigIn:4528:5525"},{"RTWName":"<S37>/Goto1","SIDString":"ASW_SigIn:4528:10"},{"RTWName":"<S37>/Goto2","SIDString":"ASW_SigIn:4528:11"},{"RTWName":"<S37>/Goto3","SIDString":"ASW_SigIn:4528:5526"},{"RTWName":"<S37>/Goto4","SIDString":"ASW_SigIn:4528:5531"},{"RTWName":"<S37>/Goto5","SIDString":"ASW_SigIn:4528:12"},{"RTWName":"<S37>/Goto50","SIDString":"ASW_SigIn:4528:13"},{"RTWName":"<S37>/Goto51","SIDString":"ASW_SigIn:4528:14"},{"RTWName":"<S37>/Goto52","SIDString":"ASW_SigIn:4528:15"},{"RTWName":"<S37>/MotTempMap","SIDString":"ASW_SigIn:4528:16"},{"RTWName":"<S37>/PCBTempMap","SIDString":"ASW_SigIn:4528:17"},{"RTWName":"<S37>/PwrTubTempMap","SIDString":"ASW_SigIn:4528:18"},{"RTWName":"<S37>/Switch","SIDString":"ASW_SigIn:4528:5529"},{"RTWName":"<S37>/u8_tPwrTubTemp","SIDString":"ASW_SigIn:4528:19"},{"RTWName":"<S37>/u8_tPCBTemp","SIDString":"ASW_SigIn:4528:20"},{"RTWName":"<S37>/u8_tMotoTemp","SIDString":"ASW_SigIn:4528:21"},{"RTWName":"<S37>/u8_tPCBTempSubs","SIDString":"ASW_SigIn:4528:5533"},{"RTWName":"<S38>/BusElementIn7","SIDString":"ASW_SigIn:5493"},{"RTWName":"<S38>/BusElementIn8","SIDString":"ASW_SigIn:5494"},{"RTWName":"<S38>/BusElementIn9","SIDString":"ASW_SigIn:5495"},{"RTWName":"<S38>/BusElementIn10","SIDString":"ASW_SigIn:5496"},{"RTWName":"<S38>/BusElementIn11","SIDString":"ASW_SigIn:5497"},{"RTWName":"<S38>/BusElementIn","SIDString":"ASW_SigIn:5530"},{"RTWName":"<S38>/BusElementIn1","SIDString":"ASW_SigIn:5531"},{"RTWName":"<S38>/u16_uADCtlBrdVltg","SIDString":"ASW_SigIn:5146"},{"RTWName":"<S38>/u16_uADGDVltg","SIDString":"ASW_SigIn:5465"},{"RTWName":"<S38>/u16_uADPwrTubTemp","SIDString":"ASW_SigIn:4604"},{"RTWName":"<S38>/u16_uADPCBTemp","SIDString":"ASW_SigIn:4605"},{"RTWName":"<S38>/u16_uADMotoTemp","SIDString":"ASW_SigIn:4606"},{"RTWName":"<S38>/u8_tMCUTemp","SIDString":"ASW_SigIn:5532"},{"RTWName":"<S38>/busOBD_FaltSt","SIDString":"ASW_SigIn:5533"},{"RTWName":"<S39>/u16_uCtlBrdVltg","SIDString":"ASW_SigIn:5144"},{"RTWName":"<S39>/u16_uGDVltg","SIDString":"ASW_SigIn:5471"},{"RTWName":"<S39>/u8_tPwrTubTemp","SIDString":"ASW_SigIn:4582"},{"RTWName":"<S39>/u8_tPCBTemp","SIDString":"ASW_SigIn:4583"},{"RTWName":"<S39>/u8_tMotoTemp","SIDString":"ASW_SigIn:4584"},{"RTWName":"<S39>/u8_tPCBTempSubs","SIDString":"ASW_SigIn:5535"},{"RTWName":"<S4294967295>/u16_uSplyVltg","SIDString":"ASW_SigIn:5514"},{"RTWName":"<S4294967295>/u16_uCtlBrdVltg","SIDString":"ASW_SigIn:5515"},{"RTWName":"<S4294967295>/u16_uGDVltg","SIDString":"ASW_SigIn:5516"},{"RTWName":"<S4294967295>/u8_tPwrTubTemp","SIDString":"ASW_SigIn:5517"},{"RTWName":"<S4294967295>/u8_tPCBTemp","SIDString":"ASW_SigIn:5518"},{"RTWName":"<S4294967295>/u8_tMotoTemp","SIDString":"ASW_SigIn:5519"},{"RTWName":"<S4294967295>/Bus\nCreator1","SIDString":"ASW_SigIn:5520"},{"RTWName":"<S4294967295>/busSigIn_SlwTaskOut","SIDString":"ASW_SigIn:5521"},{"RTWName":"<S48>/u16_uCtlBrdVltg","SIDString":"ASW_SigIn:5143"},{"RTWName":"<S48>/u16_uGDVltg","SIDString":"ASW_SigIn:5472"},{"RTWName":"<S48>/u8_tPwrTubTemp","SIDString":"ASW_SigIn:5118"},{"RTWName":"<S48>/u8_tPCBTemp","SIDString":"ASW_SigIn:5119"},{"RTWName":"<S48>/u8_tMotoTemp","SIDString":"ASW_SigIn:5120"},{"RTWName":"<S48>/u8_tPCBTempSubs","SIDString":"ASW_SigIn:5534"},{"RTWName":"<S48>/Bus\nCreator1","SIDString":"ASW_SigIn:5187"},{"RTWName":"<S48>/busSigIn_SlwTaskOut","SIDString":"ASW_SigIn:5122"},{"RTWName":"<S4294967295>/u16_uSplyVltg","SIDString":"ASW_SigIn:4398"},{"RTWName":"<S4294967295>/u16_uCtlBrdVltg","SIDString":"ASW_SigIn:5147"},{"RTWName":"<S4294967295>/u16_uGDVltg","SIDString":"ASW_SigIn:5470"},{"RTWName":"<S4294967295>/u8_tPwrTubTemp","SIDString":"ASW_SigIn:4571"},{"RTWName":"<S4294967295>/u8_tPCBTemp","SIDString":"ASW_SigIn:4572"},{"RTWName":"<S4294967295>/u8_tMotoTemp","SIDString":"ASW_SigIn:4573"},{"RTWName":"<S4294967295>/Bus\nCreator1","SIDString":"ASW_SigIn:5188"},{"RTWName":"<S4294967295>/busSigIn_SlwTaskOut","SIDString":"ASW_SigIn:4401"},{"RTWName":"<S39>/busSigIn_SlwTaskOut","SIDString":"ASW_SigIn:4411"},{"RTWName":"<S2>/busSigIn_SlwTaskOut","SIDString":"ASW_SigIn:4412"},{"RTWName":"<Root>/busSigIn_MedTaskOut","SIDString":"ASW_SigIn:4125"},{"RTWName":"<Root>/busSigIn_SlwTaskOut","SIDString":"ASW_SigIn:4413"},{"RTWName":"<Root>/SigIn_MedTask","SIDString":"ASW_SigIn:3878"},{"RTWName":"<S1>/rss_ActPhCurrCalc","SIDString":"ASW_SigIn:4323"},{"RTWName":"<S3>/lib_Cnvr_0","SIDString":"ASW_SigIn:4323:44"},{"RTWName":"<S3>/lib_Cnvr_1","SIDString":"ASW_SigIn:4323:45"},{"RTWName":"<S3>/lib_Cnvr_2","SIDString":"ASW_SigIn:4323:51"},{"RTWName":"<S3>/lib_Cnvr_3","SIDString":"ASW_SigIn:4323:52"},{"RTWName":"<S3>/sas_modeDflCs","SIDString":"ASW_SigIn:4323:53"},{"RTWName":"<S3>/sas_modeSensPhCs","SIDString":"ASW_SigIn:4323:171"},{"RTWName":"<S3>/sas_modeSngShtGndCs","SIDString":"ASW_SigIn:4323:57"},{"RTWName":"<S14>/sss_modeSngShtGndCs","SIDString":"ASW_SigIn:4323:61"},{"RTWName":"<S16>/sas_numSect1","SIDString":"ASW_SigIn:4323:114"},{"RTWName":"<S16>/sas_numSect2","SIDString":"ASW_SigIn:4323:122"},{"RTWName":"<S16>/sas_numSect3","SIDString":"ASW_SigIn:4323:130"},{"RTWName":"<S16>/sas_numSect4","SIDString":"ASW_SigIn:4323:138"},{"RTWName":"<S16>/sas_numSect5","SIDString":"ASW_SigIn:4323:146"},{"RTWName":"<S16>/sas_numSect6","SIDString":"ASW_SigIn:4323:154"},{"RTWName":"<S16>/sas_numSectDfl","SIDString":"ASW_SigIn:4323:162"},{"RTWName":"<S3>/sas_modeTwnShtPhCs","SIDString":"ASW_SigIn:4323:175"},{"RTWName":"<S1>/rss_SplyVltgCalc","SIDString":"ASW_SigIn:5538"},{"RTWName":"<S4>/lib_Cnvr_1","SIDString":"ASW_SigIn:5538:12"},{"RTWName":"<S4>/lib_Cnvr_2","SIDString":"ASW_SigIn:5538:10"},{"RTWName":"<S4>/lib_MAF_0","SIDString":"ASW_SigIn:5538:11"},{"RTWName":"<S26>/lib_Conversion_1","SIDString":"ASW_SigIn:5538:11:9"},{"RTWName":"<S1>/vrs_ElecAgCalc","SIDString":"ASW_SigIn:5148"},{"RTWName":"<S5>/rss_ElecAgCalcNeed","SIDString":"ASW_SigIn:4311"},{"RTWName":"<S28>/lib_Cnvr_0","SIDString":"ASW_SigIn:4311:10"},{"RTWName":"<S28>/lib_numPPNum_0","SIDString":"ASW_SigIn:4311:9"},{"RTWName":"<S30>/vss_SaturationActivation","SIDString":"ASW_SigIn:4311:9:2"},{"RTWName":"<S31>/vss_SaturationNotRequired","SIDString":"ASW_SigIn:4311:9:3"},{"RTWName":"<S31>/vss_SaturationRequired","SIDString":"ASW_SigIn:4311:9:6"},{"RTWName":"<S5>/sss_ElecAgCalcNoNeed","SIDString":"ASW_SigIn:5151"},{"RTWName":"<S1>/vrs_MedTaskIn","SIDString":"ASW_SigIn:5473"},{"RTWName":"<S6>/sss_MedTaskInSenl","SIDString":"ASW_SigIn:5479"},{"RTWName":"<S6>/sss_MedTaskInSens","SIDString":"ASW_SigIn:3972"},{"RTWName":"<S1>/vrs_MedTaskOut","SIDString":"ASW_SigIn:4072"},{"RTWName":"<S7>/sss_MedTaskOutHybr","SIDString":"ASW_SigIn:4085"},{"RTWName":"<S7>/sss_MedTaskOutSenl","SIDString":"ASW_SigIn:4113"},{"RTWName":"<S7>/sss_MedTaskOutSens","SIDString":"ASW_SigIn:4100"},{"RTWName":"<Root>/SigIn_SlwTask","SIDString":"ASW_SigIn:4345"},{"RTWName":"<S2>/rss_CtlBrdVltgCalc","SIDString":"ASW_SigIn:5126"},{"RTWName":"<S35>/lib_Cnvr_0","SIDString":"ASW_SigIn:5126:12"},{"RTWName":"<S35>/lib_Cnvr_1","SIDString":"ASW_SigIn:5126:10"},{"RTWName":"<S35>/lib_MAF_0","SIDString":"ASW_SigIn:5126:11"},{"RTWName":"<S42>/lib_Conversion_1","SIDString":"ASW_SigIn:5126:11:9"},{"RTWName":"<S2>/rss_GDVltgCalc","SIDString":"ASW_SigIn:5448"},{"RTWName":"<S36>/lib_Cnvr_1","SIDString":"ASW_SigIn:5448:10"},{"RTWName":"<S36>/lib_Cnvr_2","SIDString":"ASW_SigIn:5448:11"},{"RTWName":"<S36>/lib_MAF_0","SIDString":"ASW_SigIn:5448:12"},{"RTWName":"<S46>/lib_Conversion_1","SIDString":"ASW_SigIn:5448:12:9"},{"RTWName":"<S2>/rss_Temp","SIDString":"ASW_SigIn:4528"},{"RTWName":"<S2>/sss_SlwTaskIn","SIDString":"ASW_SigIn:4366"},{"RTWName":"<S2>/vrs_SlwTaskOut","SIDString":"ASW_SigIn:4379"},{"RTWName":"<S39>/sss_SlwTaskOutHybr","SIDString":"ASW_SigIn:4382"},{"RTWName":"<S39>/sss_SlwTaskOutSenl","SIDString":"ASW_SigIn:4402"},{"RTWName":"<S39>/sss_SlwTaskOutSens","SIDString":"ASW_SigIn:4397"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true}};