{
  "383cf9f5": {
    "file_id": "383cf9f5",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754293418\\artifacts\\designs\\alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "-5770376660671237427",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T15:44:18.965279",
    "description": "由enhanced_real_code_review_agent创建的verilog文件",
    "metadata": {}
  },
  "76709462": {
    "file_id": "76709462",
    "file_path": "C:\\Users\\84672\\Documents\\Research\\V-Agent\\tdd_experiments\\unified_tdd_alu_1754293418\\artifacts\\testbenches\\testbench_alu_32bit.v",
    "file_type": "testbench",
    "content_hash": "1409199805719048333",
    "created_by": "enhanced_real_code_review_agent",
    "created_at": "2025-08-04T15:44:18.968855",
    "description": "由enhanced_real_code_review_agent创建的testbench文件",
    "metadata": {}
  }
}