module testbench;
  reg A,B;
  wire Y;
  sop DUT(A,B,Y);
  initial
    begin
      $monitor($time,"A=%b, B=%b, Y=%b",A,B,Y);
      #5 A=0;B=0;
      #5 A=1;B=0;
      #5 A=0;B=1;
      #5 A=1;B=1;
      #5 $finish;
    end
endmodule
