{
    "code": "module TopModule (\n    input logic clk,                // Clock input, positive edge triggered\n    input logic areset,             // Asynchronous reset, active high\n    input logic predict_valid,      // Signal indicating a prediction is being made\n    input logic predict_taken,      // Result of the prediction to be shifted into history\n    input logic train_mispredicted, // Signal indicating a branch misprediction occurred\n    input logic train_taken,        // Actual result of the mispredicted branch\n    input logic [31:0] train_history, // History before the mispredicted branch\n    output logic [31:0] predict_history // Current branch history\n);\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            predict_history <= 32'b0;\n        end else begin\n            if (train_mispredicted) begin\n                predict_history <= (train_history << 1) | train_taken;\n            end else if (predict_valid) begin\n                predict_history <= (predict_history << 1) | predict_taken;\n            end\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}