---
layout: post
title:  "Pipelined MIPS CPU"
date:   2017-06-15
excerpt: "We implemented the pipelined MIPS CPU, which supported mult/div instruction and conducted branch prediction."
project: true
tag:
- Course Work
- Very-Large-Scale Integration
- Computer Architecture
- Verilog
comments: true
---


<center>
	<a href="https://kevin71104.github.io/assets/document/CA_Pipelined_CPU.pdf" target="_blank" class="btn btn-danger">
		<span style="font-size: 120%;">
			Technical Report
		</span>
	</a>
</center>