read_verilog ../top.v
proc
 sat -set X 0  middle
