#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe2b6c50560 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fe2b6c78850_0 .var "clk", 0 0;
v0x7fe2b6c789e0_0 .var "reset", 0 0;
S_0x7fe2b6c4fa80 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fe2b6c50560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
v0x7fe2b6c77cc0_0 .net "CPUaddr", 15 0, L_0x7fe2b6d3dd50;  1 drivers
v0x7fe2b6c77db0_0 .net "CPUread", 15 0, L_0x7fe2b6d39d20;  1 drivers
v0x7fe2b6c77e40_0 .net "CPUwrite", 15 0, L_0x7fe2b6d3db70;  1 drivers
v0x7fe2b6c77f10_0 .net "RAMaddr", 15 0, L_0x7fe2b6d3aab0;  1 drivers
v0x7fe2b6c77fe0_0 .net "RAMbe", 1 0, v0x7fe2b6c75a70_0;  1 drivers
v0x7fe2b6c780f0_0 .net "RAMread", 15 0, L_0x7fe2b6d3de00;  1 drivers
v0x7fe2b6c781c0_0 .net "RAMwe", 0 0, v0x7fe2b6c75c10_0;  1 drivers
v0x7fe2b6c78290_0 .net "RAMwrite", 15 0, L_0x7fe2b6d39830;  1 drivers
v0x7fe2b6c78360_0 .net "UARTaddr", 2 0, L_0x7fe2b6d3abe0;  1 drivers
o0x100a4edd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fe2b6c78470_0 .net "UARTread", 7 0, o0x100a4edd8;  0 drivers
v0x7fe2b6c78500_0 .net "UARTwe", 0 0, v0x7fe2b6c75f20_0;  1 drivers
v0x7fe2b6c78590_0 .net "UARTwrite", 7 0, L_0x7fe2b6d39dc0;  1 drivers
v0x7fe2b6c78620_0 .net "be", 0 0, L_0x7fe2b6d3d220;  1 drivers
v0x7fe2b6c78730_0 .net "clock_50_b7a", 0 0, v0x7fe2b6c78850_0;  1 drivers
v0x7fe2b6c787c0_0 .net "we", 0 0, L_0x7fe2b6d3dca0;  1 drivers
S_0x7fe2b6c1bde0 .scope module, "cpu" "cpu" 3 33, 4 2 0, S_0x7fe2b6c4fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 16 "RAMaddr"
    .port_info 5 /OUTPUT 1 "be"
    .port_info 6 /OUTPUT 1 "hlt"
    .port_info 7 /INPUT 1 "clk"
L_0x7fe2b6d3d720 .functor NOT 1, L_0x7fe2b6d3d790, C4<0>, C4<0>, C4<0>;
L_0x7fe2b6d3d830 .functor OR 1, v0x7fe2b6c75100_0, L_0x7fe2b6d3d3e0, C4<0>, C4<0>;
L_0x7fe2b6d3d8a0 .functor AND 1, L_0x7fe2b6d3d720, L_0x7fe2b6d3d830, C4<1>, C4<1>;
L_0x7fe2b6d3d9d0 .functor BUFZ 16, v0x7fe2b6c6e030_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe2b6d3dac0 .functor BUFZ 16, v0x7fe2b6c6e030_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe2b6d3db70 .functor BUFZ 16, v0x7fe2b6c6db20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe2b6d3dca0 .functor BUFZ 1, L_0x7fe2b6d3cb70, C4<0>, C4<0>, C4<0>;
L_0x7fe2b6d3dd50 .functor BUFZ 16, v0x7fe2b6c6d4c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe2b6c73540_0 .net "ALUfunc", 2 0, L_0x7fe2b6d3c7e0;  1 drivers
v0x7fe2b6c73630_0 .net "ALUout", 15 0, v0x7fe2b6c6e030_0;  1 drivers
v0x7fe2b6c736c0_0 .net "IRimm", 15 0, v0x7fe2b6c6fc40_0;  1 drivers
v0x7fe2b6c73750_0 .net "IRout", 15 0, v0x7fe2b6c6ce40_0;  1 drivers
v0x7fe2b6c73820_0 .net "MARin", 15 0, L_0x7fe2b6d3dac0;  1 drivers
v0x7fe2b6c738f0_0 .net "MARout", 15 0, v0x7fe2b6c6d4c0_0;  1 drivers
v0x7fe2b6c73980_0 .var "MDRin", 15 0;
v0x7fe2b6c73a30_0 .net "MDRout", 15 0, v0x7fe2b6c6db20_0;  1 drivers
v0x7fe2b6c73ae0_0 .net "RAMaddr", 15 0, L_0x7fe2b6d3dd50;  alias, 1 drivers
v0x7fe2b6c73bf0_0 .net "RAMin", 15 0, L_0x7fe2b6d3db70;  alias, 1 drivers
v0x7fe2b6c73ca0_0 .net "RAMout", 15 0, L_0x7fe2b6d39d20;  alias, 1 drivers
v0x7fe2b6c73d60_0 .net *"_s2", 0 0, L_0x7fe2b6d3d790;  1 drivers
v0x7fe2b6c73df0_0 .net "be", 0 0, L_0x7fe2b6d3d220;  alias, 1 drivers
v0x7fe2b6c73ec0_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c73f50_0 .net "cond", 2 0, v0x7fe2b6c712d0_0;  1 drivers
v0x7fe2b6c73fe0_0 .net "cond_chk", 0 0, L_0x7fe2b6d3bf80;  1 drivers
v0x7fe2b6c74070_0 .net "hlt", 0 0, v0x7fe2b6c6fa40_0;  1 drivers
v0x7fe2b6c74220_0 .net "incr_pc", 0 0, L_0x7fe2b6d3d3e0;  1 drivers
v0x7fe2b6c742b0_0 .net "incr_pc_out", 0 0, L_0x7fe2b6d3d8a0;  1 drivers
v0x7fe2b6c74340_0 .net "incr_pc_temp", 0 0, L_0x7fe2b6d3d830;  1 drivers
v0x7fe2b6c743d0_0 .net "ir_load", 0 0, L_0x7fe2b6d3cc50;  1 drivers
v0x7fe2b6c74460_0 .net "loadneg", 0 0, L_0x7fe2b6d3d720;  1 drivers
v0x7fe2b6c744f0_0 .net "mar_load", 0 0, L_0x7fe2b6d3cbe0;  1 drivers
v0x7fe2b6c745c0_0 .net "mdr_load", 0 0, L_0x7fe2b6d3ced0;  1 drivers
v0x7fe2b6c74690_0 .net "mdrs", 1 0, L_0x7fe2b6d3c120;  1 drivers
v0x7fe2b6c74720_0 .var "op0", 15 0;
v0x7fe2b6c747b0_0 .net "op0s", 1 0, L_0x7fe2b6d3c430;  1 drivers
v0x7fe2b6c74840_0 .var "op1", 15 0;
v0x7fe2b6c748f0_0 .net "op1s", 1 0, L_0x7fe2b6d3c5d0;  1 drivers
v0x7fe2b6c749a0_0 .net "ram_load", 0 0, L_0x7fe2b6d3cb70;  1 drivers
v0x7fe2b6c74a50_0 .net "reg_load", 0 0, L_0x7fe2b6d3cb00;  1 drivers
v0x7fe2b6c74b20_0 .net "regr0", 15 0, v0x7fe2b6c72ea0_0;  1 drivers
v0x7fe2b6c74bb0_0 .net "regr0s", 2 0, v0x7fe2b6c70110_0;  1 drivers
v0x7fe2b6c74140_0 .net "regr1", 15 0, v0x7fe2b6c72fc0_0;  1 drivers
v0x7fe2b6c74e40_0 .net "regr1s", 2 0, v0x7fe2b6c701c0_0;  1 drivers
v0x7fe2b6c74f10_0 .net "regw", 15 0, L_0x7fe2b6d3d9d0;  1 drivers
v0x7fe2b6c74fa0_0 .net "regws", 2 0, v0x7fe2b6c70270_0;  1 drivers
o0x100a4d0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe2b6c75070_0 .net "reset", 0 0, o0x100a4d0c8;  0 drivers
v0x7fe2b6c75100_0 .var "skip", 0 0;
v0x7fe2b6c75190_0 .net "state", 3 0, v0x7fe2b6c71d90_0;  1 drivers
v0x7fe2b6c75220_0 .net "we", 0 0, L_0x7fe2b6d3dca0;  alias, 1 drivers
E_0x7fe2b6c506c0/0 .event edge, v0x7fe2b6c6fd90_0, v0x7fe2b6c6fc40_0, v0x7fe2b6c6cce0_0, v0x7fe2b6c6e030_0;
E_0x7fe2b6c506c0/1 .event edge, v0x7fe2b6c6ff60_0, v0x7fe2b6c72ea0_0, v0x7fe2b6c72fc0_0, v0x7fe2b6c6db20_0;
E_0x7fe2b6c506c0/2 .event edge, v0x7fe2b6c6fff0_0, v0x7fe2b6c6f990_0, v0x7fe2b6c712d0_0;
E_0x7fe2b6c506c0 .event/or E_0x7fe2b6c506c0/0, E_0x7fe2b6c506c0/1, E_0x7fe2b6c506c0/2;
L_0x7fe2b6d3d790 .part v0x7fe2b6c71d90_0, 0, 1;
S_0x7fe2b6c32c70 .scope module, "IR" "register" 4 74, 5 1 0, S_0x7fe2b6c1bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fe2b6c08300_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c6cce0_0 .net "in", 15 0, L_0x7fe2b6d39d20;  alias, 1 drivers
v0x7fe2b6c6cd90_0 .net "load", 0 0, L_0x7fe2b6d3cc50;  alias, 1 drivers
v0x7fe2b6c6ce40_0 .var "out", 15 0;
v0x7fe2b6c6cef0_0 .net "reset", 0 0, o0x100a4d0c8;  alias, 0 drivers
E_0x7fe2b6c4ff90 .event negedge, v0x7fe2b6c08300_0;
S_0x7fe2b6c6d050 .scope module, "MAR" "register_posedge" 4 66, 6 1 0, S_0x7fe2b6c1bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fe2b6c6d2b0_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c6d370_0 .net "in", 15 0, L_0x7fe2b6d3dac0;  alias, 1 drivers
v0x7fe2b6c6d410_0 .net "load", 0 0, L_0x7fe2b6d3cbe0;  alias, 1 drivers
v0x7fe2b6c6d4c0_0 .var "out", 15 0;
v0x7fe2b6c6d570_0 .net "reset", 0 0, o0x100a4d0c8;  alias, 0 drivers
E_0x7fe2b6c6d280 .event posedge, v0x7fe2b6c08300_0;
S_0x7fe2b6c6d6b0 .scope module, "MDR" "register_posedge" 4 58, 6 1 0, S_0x7fe2b6c1bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fe2b6c6d900_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c6d9d0_0 .net "in", 15 0, v0x7fe2b6c73980_0;  1 drivers
v0x7fe2b6c6da70_0 .net "load", 0 0, L_0x7fe2b6d3ced0;  alias, 1 drivers
v0x7fe2b6c6db20_0 .var "out", 15 0;
v0x7fe2b6c6dbc0_0 .net "reset", 0 0, o0x100a4d0c8;  alias, 0 drivers
S_0x7fe2b6c6dd30 .scope module, "alu" "alu" 4 111, 7 1 0, S_0x7fe2b6c1bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fe2b6c6df70_0 .net "f", 2 0, L_0x7fe2b6d3c7e0;  alias, 1 drivers
v0x7fe2b6c6e030_0 .var "out", 15 0;
v0x7fe2b6c6e0e0_0 .net "x", 15 0, v0x7fe2b6c74720_0;  1 drivers
v0x7fe2b6c6e1a0_0 .net "y", 15 0, v0x7fe2b6c74840_0;  1 drivers
E_0x7fe2b6c5eb70 .event edge, v0x7fe2b6c6df70_0, v0x7fe2b6c6e0e0_0, v0x7fe2b6c6e1a0_0;
S_0x7fe2b6c6e2b0 .scope module, "decoder" "decoder" 4 27, 8 4 0, S_0x7fe2b6c1bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "BE"
    .port_info 8 /OUTPUT 3 "REGR0S"
    .port_info 9 /OUTPUT 3 "REGR1S"
    .port_info 10 /OUTPUT 3 "REGWS"
    .port_info 11 /OUTPUT 2 "OP0S"
    .port_info 12 /OUTPUT 2 "OP1S"
    .port_info 13 /OUTPUT 16 "IRimm"
    .port_info 14 /OUTPUT 2 "MDRS"
    .port_info 15 /OUTPUT 3 "ALUfunc"
    .port_info 16 /OUTPUT 1 "COND_CHK"
    .port_info 17 /OUTPUT 3 "cond"
    .port_info 18 /OUTPUT 4 "state"
    .port_info 19 /INPUT 1 "reset"
    .port_info 20 /OUTPUT 1 "HLT"
    .port_info 21 /INPUT 1 "clk"
P_0x7fe2b7026400 .param/l "ARG0" 0 8 50, +C4<00000000000000000000000000001000>;
P_0x7fe2b7026440 .param/l "ARG1" 0 8 50, +C4<00000000000000000000000000001001>;
P_0x7fe2b7026480 .param/l "DECODE" 0 8 49, C4<0011>;
P_0x7fe2b70264c0 .param/l "DECODEM" 0 8 49, C4<0100>;
P_0x7fe2b7026500 .param/l "EXEC" 0 8 49, C4<0111>;
P_0x7fe2b7026540 .param/l "EXECM" 0 8 49, C4<1000>;
P_0x7fe2b7026580 .param/l "FETCH" 0 8 49, C4<0001>;
P_0x7fe2b70265c0 .param/l "FETCHM" 0 8 49, C4<0010>;
P_0x7fe2b7026600 .param/l "IMM10" 0 8 51, +C4<00000000000000000000000000000001>;
P_0x7fe2b7026640 .param/l "IMM13" 0 8 51, +C4<00000000000000000000000000000010>;
P_0x7fe2b7026680 .param/l "IMM7" 0 8 51, +C4<00000000000000000000000000000000>;
P_0x7fe2b70266c0 .param/l "IMM7U" 0 8 51, +C4<00000000000000000000000000000100>;
P_0x7fe2b7026700 .param/l "IMMIR" 0 8 51, +C4<00000000000000000000000000000011>;
P_0x7fe2b7026740 .param/l "READ" 0 8 49, C4<0101>;
P_0x7fe2b7026780 .param/l "READM" 0 8 49, C4<0110>;
P_0x7fe2b70267c0 .param/l "TGT" 0 8 50, +C4<00000000000000000000000000001010>;
P_0x7fe2b7026800 .param/l "TGT2" 0 8 50, +C4<00000000000000000000000000001011>;
L_0x7fe2b6d3c9f0 .functor NOT 1, L_0x7fe2b6d3ca60, C4<0>, C4<0>, C4<0>;
L_0x7fe2b6d3cbe0 .functor AND 1, L_0x7fe2b6d3c670, L_0x7fe2b6d3c920, C4<1>, C4<1>;
L_0x7fe2b6d3cc50 .functor AND 1, L_0x7fe2b6d3c9f0, L_0x7fe2b6d3cd00, C4<1>, C4<1>;
L_0x7fe2b6d3ced0 .functor AND 1, L_0x7fe2b6d3c670, L_0x7fe2b6d3cf40, C4<1>, C4<1>;
L_0x7fe2b6d3cb00 .functor AND 1, L_0x7fe2b6d3c9f0, L_0x7fe2b6d3c4d0, C4<1>, C4<1>;
L_0x7fe2b6d3cb70 .functor AND 1, L_0x7fe2b6d3c9f0, L_0x7fe2b6d3cde0, C4<1>, C4<1>;
L_0x7fe2b6d3d3e0 .functor AND 1, L_0x7fe2b6d3c9f0, L_0x7fe2b6d3d490, C4<1>, C4<1>;
L_0x7fe2b6d3d220 .functor AND 1, L_0x7fe2b6d3c9f0, L_0x7fe2b6d3d680, C4<1>, C4<1>;
v0x7fe2b6c6f850_0 .net "ALUfunc", 2 0, L_0x7fe2b6d3c7e0;  alias, 1 drivers
v0x7fe2b6c6f900_0 .net "BE", 0 0, L_0x7fe2b6d3d220;  alias, 1 drivers
v0x7fe2b6c6f990_0 .net "COND_CHK", 0 0, L_0x7fe2b6d3bf80;  alias, 1 drivers
v0x7fe2b6c6fa40_0 .var "HLT", 0 0;
v0x7fe2b6c6fad0_0 .net "INCR_PC", 0 0, L_0x7fe2b6d3d3e0;  alias, 1 drivers
v0x7fe2b6c6fbb0_0 .net "IR_LOAD", 0 0, L_0x7fe2b6d3cc50;  alias, 1 drivers
v0x7fe2b6c6fc40_0 .var "IRimm", 15 0;
v0x7fe2b6c6fce0_0 .net "MAR_LOAD", 0 0, L_0x7fe2b6d3cbe0;  alias, 1 drivers
v0x7fe2b6c6fd90_0 .net "MDRS", 1 0, L_0x7fe2b6d3c120;  alias, 1 drivers
v0x7fe2b6c6feb0_0 .net "MDR_LOAD", 0 0, L_0x7fe2b6d3ced0;  alias, 1 drivers
v0x7fe2b6c6ff60_0 .net "OP0S", 1 0, L_0x7fe2b6d3c430;  alias, 1 drivers
v0x7fe2b6c6fff0_0 .net "OP1S", 1 0, L_0x7fe2b6d3c5d0;  alias, 1 drivers
v0x7fe2b6c70080_0 .net "RAM_LOAD", 0 0, L_0x7fe2b6d3cb70;  alias, 1 drivers
v0x7fe2b6c70110_0 .var "REGR0S", 2 0;
v0x7fe2b6c701c0_0 .var "REGR1S", 2 0;
v0x7fe2b6c70270_0 .var "REGWS", 2 0;
v0x7fe2b6c70320_0 .net "REG_LOAD", 0 0, L_0x7fe2b6d3cb00;  alias, 1 drivers
v0x7fe2b6c704c0_0 .var "ROMaddr", 7 0;
v0x7fe2b6c70580_0 .net "ROMread", 39 0, L_0x7fe2b6d3b330;  1 drivers
v0x7fe2b6c70610_0 .net *"_s0", 2 0, L_0x7fe2b6d3afd0;  1 drivers
v0x7fe2b6c706a0_0 .net *"_s13", 6 0, L_0x7fe2b6d3b680;  1 drivers
L_0x100a7f128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c70730_0 .net *"_s17", 0 0, L_0x100a7f128;  1 drivers
L_0x100a7f098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c707c0_0 .net *"_s3", 0 0, L_0x100a7f098;  1 drivers
v0x7fe2b6c70860_0 .net *"_s39", 2 0, L_0x7fe2b6d3c250;  1 drivers
L_0x100a7f170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c70910_0 .net *"_s43", 0 0, L_0x100a7f170;  1 drivers
v0x7fe2b6c709c0_0 .net *"_s60", 0 0, L_0x7fe2b6d3ca60;  1 drivers
v0x7fe2b6c70a70_0 .net *"_s63", 0 0, L_0x7fe2b6d3c920;  1 drivers
v0x7fe2b6c70b20_0 .net *"_s66", 0 0, L_0x7fe2b6d3cd00;  1 drivers
v0x7fe2b6c70bd0_0 .net *"_s69", 0 0, L_0x7fe2b6d3cf40;  1 drivers
v0x7fe2b6c70c80_0 .net *"_s72", 0 0, L_0x7fe2b6d3c4d0;  1 drivers
v0x7fe2b6c70d30_0 .net *"_s75", 0 0, L_0x7fe2b6d3cde0;  1 drivers
v0x7fe2b6c70de0_0 .net *"_s78", 0 0, L_0x7fe2b6d3d490;  1 drivers
v0x7fe2b6c70e90_0 .net *"_s81", 0 0, L_0x7fe2b6d3d680;  1 drivers
v0x7fe2b6c703d0_0 .net "arg0", 2 0, L_0x7fe2b6d3bb50;  1 drivers
v0x7fe2b6c71120_0 .net "arg1", 2 0, L_0x7fe2b6d3bbf0;  1 drivers
v0x7fe2b6c711b0_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c71240_0 .net "codetype", 0 0, L_0x7fe2b6d3b420;  1 drivers
v0x7fe2b6c712d0_0 .var "cond", 2 0;
v0x7fe2b6c71380_0 .net "condtype", 1 0, L_0x7fe2b6d3c390;  1 drivers
v0x7fe2b6c71430_0 .net "imm10", 9 0, L_0x7fe2b6d3b8c0;  1 drivers
v0x7fe2b6c714e0_0 .net "imm13", 12 0, L_0x7fe2b6d3b960;  1 drivers
v0x7fe2b6c71590_0 .net "imm7", 7 0, L_0x7fe2b6d3b720;  1 drivers
v0x7fe2b6c71640_0 .var "immir", 15 0;
v0x7fe2b6c716f0_0 .net "imms", 3 0, L_0x7fe2b6d3c2f0;  1 drivers
v0x7fe2b6c717a0_0 .net "instr", 15 0, v0x7fe2b6c6ce40_0;  alias, 1 drivers
v0x7fe2b6c71860_0 .net "loadneg", 0 0, L_0x7fe2b6d3c9f0;  1 drivers
v0x7fe2b6c718f0_0 .net "loadpos", 0 0, L_0x7fe2b6d3c670;  1 drivers
v0x7fe2b6c71990_0 .net "next_state", 3 0, L_0x7fe2b6d3adc0;  1 drivers
v0x7fe2b6c71a40_0 .var "opcode", 5 0;
v0x7fe2b6c71af0_0 .net "opcodelong", 5 0, L_0x7fe2b6d3b4c0;  1 drivers
v0x7fe2b6c71ba0_0 .net "opcodeshort", 1 0, L_0x7fe2b6d3b5e0;  1 drivers
v0x7fe2b6c71c50_0 .net "reset", 0 0, o0x100a4d0c8;  alias, 0 drivers
v0x7fe2b6c71ce0_0 .net "skipstate", 1 0, L_0x7fe2b6d3c880;  1 drivers
v0x7fe2b6c71d90_0 .var "state", 3 0;
v0x7fe2b6c71e40_0 .net "tgt", 2 0, L_0x7fe2b6d3bc90;  1 drivers
v0x7fe2b6c71ef0_0 .net "tgt2", 1 0, L_0x7fe2b6d3bd30;  1 drivers
v0x7fe2b6c71fa0_0 .net "xregr0s", 3 0, L_0x7fe2b6d3be40;  1 drivers
v0x7fe2b6c72050_0 .net "xregr1s", 3 0, L_0x7fe2b6d3bee0;  1 drivers
v0x7fe2b6c72100_0 .net "xregws", 3 0, L_0x7fe2b6d3c080;  1 drivers
E_0x7fe2b6c6eda0/0 .event edge, v0x7fe2b6c71240_0, v0x7fe2b6c71ba0_0, v0x7fe2b6c71af0_0, v0x7fe2b6c71d90_0;
E_0x7fe2b6c6eda0/1 .event edge, v0x7fe2b6c71a40_0, v0x7fe2b6c71fa0_0, v0x7fe2b6c703d0_0, v0x7fe2b6c71120_0;
E_0x7fe2b6c6eda0/2 .event edge, v0x7fe2b6c71e40_0, v0x7fe2b6c71ef0_0, v0x7fe2b6c72050_0, v0x7fe2b6c72100_0;
E_0x7fe2b6c6eda0/3 .event edge, v0x7fe2b6c716f0_0, v0x7fe2b6c71590_0, v0x7fe2b6c71430_0, v0x7fe2b6c714e0_0;
E_0x7fe2b6c6eda0/4 .event edge, v0x7fe2b6c71640_0, v0x7fe2b6c71380_0;
E_0x7fe2b6c6eda0 .event/or E_0x7fe2b6c6eda0/0, E_0x7fe2b6c6eda0/1, E_0x7fe2b6c6eda0/2, E_0x7fe2b6c6eda0/3, E_0x7fe2b6c6eda0/4;
L_0x7fe2b6d3afd0 .concat [ 2 1 0 0], L_0x7fe2b6d3c880, L_0x100a7f098;
L_0x7fe2b6d3adc0 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fe2b6c71d90_0, L_0x7fe2b6d3afd0 (v0x7fe2b6c6f170_0, v0x7fe2b6c6f0d0_0) v0x7fe2b6c6f010_0 S_0x7fe2b6c6ee60;
L_0x7fe2b6d3b420 .part v0x7fe2b6c6ce40_0, 15, 1;
L_0x7fe2b6d3b4c0 .part v0x7fe2b6c6ce40_0, 9, 6;
L_0x7fe2b6d3b5e0 .part v0x7fe2b6c6ce40_0, 13, 2;
L_0x7fe2b6d3b680 .part v0x7fe2b6c6ce40_0, 2, 7;
L_0x7fe2b6d3b720 .concat [ 7 1 0 0], L_0x7fe2b6d3b680, L_0x100a7f128;
L_0x7fe2b6d3b8c0 .part v0x7fe2b6c6ce40_0, 3, 10;
L_0x7fe2b6d3b960 .part v0x7fe2b6c6ce40_0, 0, 13;
L_0x7fe2b6d3bb50 .part v0x7fe2b6c6ce40_0, 6, 3;
L_0x7fe2b6d3bbf0 .part v0x7fe2b6c6ce40_0, 3, 3;
L_0x7fe2b6d3bc90 .part v0x7fe2b6c6ce40_0, 0, 3;
L_0x7fe2b6d3bd30 .part v0x7fe2b6c6ce40_0, 0, 2;
L_0x7fe2b6d3be40 .part L_0x7fe2b6d3b330, 28, 4;
L_0x7fe2b6d3bee0 .part L_0x7fe2b6d3b330, 24, 4;
L_0x7fe2b6d3c080 .part L_0x7fe2b6d3b330, 20, 4;
L_0x7fe2b6d3c120 .part L_0x7fe2b6d3b330, 18, 2;
L_0x7fe2b6d3c250 .part L_0x7fe2b6d3b330, 15, 3;
L_0x7fe2b6d3c2f0 .concat [ 3 1 0 0], L_0x7fe2b6d3c250, L_0x100a7f170;
L_0x7fe2b6d3c430 .part L_0x7fe2b6d3b330, 13, 2;
L_0x7fe2b6d3c5d0 .part L_0x7fe2b6d3b330, 11, 2;
L_0x7fe2b6d3c390 .part L_0x7fe2b6d3b330, 9, 2;
L_0x7fe2b6d3bf80 .part L_0x7fe2b6d3b330, 8, 1;
L_0x7fe2b6d3c7e0 .part L_0x7fe2b6d3b330, 5, 3;
L_0x7fe2b6d3c880 .part L_0x7fe2b6d3b330, 3, 2;
L_0x7fe2b6d3c670 .part v0x7fe2b6c71d90_0, 0, 1;
L_0x7fe2b6d3ca60 .part v0x7fe2b6c71d90_0, 0, 1;
L_0x7fe2b6d3c920 .part L_0x7fe2b6d3b330, 39, 1;
L_0x7fe2b6d3cd00 .part L_0x7fe2b6d3b330, 38, 1;
L_0x7fe2b6d3cf40 .part L_0x7fe2b6d3b330, 37, 1;
L_0x7fe2b6d3c4d0 .part L_0x7fe2b6d3b330, 36, 1;
L_0x7fe2b6d3cde0 .part L_0x7fe2b6d3b330, 35, 1;
L_0x7fe2b6d3d490 .part L_0x7fe2b6d3b330, 34, 1;
L_0x7fe2b6d3d680 .part L_0x7fe2b6d3b330, 32, 1;
S_0x7fe2b6c6ee60 .scope function, "fsm_function" "fsm_function" 8 59, 8 59 0, S_0x7fe2b6c6e2b0;
 .timescale 0 0;
v0x7fe2b6c6f010_0 .var "fsm_function", 3 0;
v0x7fe2b6c6f0d0_0 .var "skipstate", 2 0;
v0x7fe2b6c6f170_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fe2b6c6f170_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fe2b6c6f0d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fe2b6c6f0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fe2b6c6f0d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe2b6c6f010_0, 0, 4;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fe2b6c6f200 .scope module, "micro" "rom" 8 89, 9 7 0, S_0x7fe2b6c6e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 40 "data"
L_0x7fe2b6d3b330 .functor BUFZ 40, L_0x7fe2b6d3b130, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
v0x7fe2b6c6f3b0_0 .net *"_s0", 39 0, L_0x7fe2b6d3b130;  1 drivers
v0x7fe2b6c6f470_0 .net *"_s2", 8 0, L_0x7fe2b6d3b1d0;  1 drivers
L_0x100a7f0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c6f520_0 .net *"_s5", 0 0, L_0x100a7f0e0;  1 drivers
v0x7fe2b6c6f5e0_0 .net "address", 7 0, v0x7fe2b6c704c0_0;  1 drivers
v0x7fe2b6c6f690_0 .net "data", 39 0, L_0x7fe2b6d3b330;  alias, 1 drivers
v0x7fe2b6c6f780 .array "mem", 191 0, 39 0;
L_0x7fe2b6d3b130 .array/port v0x7fe2b6c6f780, L_0x7fe2b6d3b1d0;
L_0x7fe2b6d3b1d0 .concat [ 8 1 0 0], v0x7fe2b6c704c0_0, L_0x100a7f0e0;
S_0x7fe2b6c723c0 .scope module, "regfile" "regfile2" 4 93, 10 4 0, S_0x7fe2b6c1bde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "he"
    .port_info 8 /INPUT 1 "incr_pc"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "clk"
v0x7fe2b6c72770_0 .var "R1", 15 0;
v0x7fe2b6c72830_0 .var "R2", 15 0;
v0x7fe2b6c6eaf0_0 .var "R3", 15 0;
v0x7fe2b6c728f0_0 .var "R4", 15 0;
v0x7fe2b6c729a0_0 .var "R5", 15 0;
v0x7fe2b6c72a90_0 .var "R6", 15 0;
v0x7fe2b6c72b40_0 .var "R7", 15 0;
v0x7fe2b6c72bf0_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c72d00_0 .net "he", 0 0, L_0x7fe2b6d3d220;  alias, 1 drivers
v0x7fe2b6c72e10_0 .net "incr_pc", 0 0, L_0x7fe2b6d3d8a0;  alias, 1 drivers
v0x7fe2b6c72ea0_0 .var "regr0", 15 0;
v0x7fe2b6c72f30_0 .net "regr0s", 2 0, v0x7fe2b6c70110_0;  alias, 1 drivers
v0x7fe2b6c72fc0_0 .var "regr1", 15 0;
v0x7fe2b6c73050_0 .net "regr1s", 2 0, v0x7fe2b6c701c0_0;  alias, 1 drivers
v0x7fe2b6c73100_0 .net "regw", 15 0, L_0x7fe2b6d3d9d0;  alias, 1 drivers
v0x7fe2b6c73190_0 .net "regws", 2 0, v0x7fe2b6c70270_0;  alias, 1 drivers
v0x7fe2b6c73250_0 .net "reset", 0 0, o0x100a4d0c8;  alias, 0 drivers
v0x7fe2b6c733e0_0 .net "we", 0 0, L_0x7fe2b6d3cb00;  alias, 1 drivers
E_0x7fe2b6c726e0/0 .event edge, v0x7fe2b6c70110_0, v0x7fe2b6c72770_0, v0x7fe2b6c72830_0, v0x7fe2b6c6eaf0_0;
E_0x7fe2b6c726e0/1 .event edge, v0x7fe2b6c728f0_0, v0x7fe2b6c729a0_0, v0x7fe2b6c72a90_0, v0x7fe2b6c72b40_0;
E_0x7fe2b6c726e0/2 .event edge, v0x7fe2b6c701c0_0;
E_0x7fe2b6c726e0 .event/or E_0x7fe2b6c726e0/0, E_0x7fe2b6c726e0/1, E_0x7fe2b6c726e0/2;
S_0x7fe2b6c75350 .scope module, "mem_io" "memory_io" 3 15, 11 3 0, S_0x7fe2b6c4fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 16 "RAMread"
    .port_info 6 /OUTPUT 16 "RAMwrite"
    .port_info 7 /OUTPUT 16 "RAMaddr"
    .port_info 8 /OUTPUT 2 "RAMbe"
    .port_info 9 /OUTPUT 1 "RAMwe"
    .port_info 10 /INPUT 8 "UARTread"
    .port_info 11 /OUTPUT 8 "UARTwrite"
    .port_info 12 /OUTPUT 3 "UARTaddr"
    .port_info 13 /OUTPUT 1 "UARTwe"
P_0x7fe2b6c3edd0 .param/l "UARTbase" 0 11 41, C4<0000111111110000>;
L_0x7fe2b6d39830 .functor BUFZ 16, v0x7fe2b6c77290_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe2b6c757c0_0 .net "CPUaddr", 15 0, L_0x7fe2b6d3dd50;  alias, 1 drivers
v0x7fe2b6c75890_0 .net "CPUread", 15 0, L_0x7fe2b6d39d20;  alias, 1 drivers
v0x7fe2b6c75920_0 .net "CPUwrite", 15 0, L_0x7fe2b6d3db70;  alias, 1 drivers
v0x7fe2b6c759d0_0 .net "RAMaddr", 15 0, L_0x7fe2b6d3aab0;  alias, 1 drivers
v0x7fe2b6c75a70_0 .var "RAMbe", 1 0;
v0x7fe2b6c75b60_0 .net "RAMread", 15 0, L_0x7fe2b6d3de00;  alias, 1 drivers
v0x7fe2b6c75c10_0 .var "RAMwe", 0 0;
v0x7fe2b6c75cb0_0 .net "RAMwrite", 15 0, L_0x7fe2b6d39830;  alias, 1 drivers
v0x7fe2b6c75d60_0 .net "UARTaddr", 2 0, L_0x7fe2b6d3abe0;  alias, 1 drivers
v0x7fe2b6c75e70_0 .net "UARTread", 7 0, o0x100a4edd8;  alias, 0 drivers
v0x7fe2b6c75f20_0 .var "UARTwe", 0 0;
v0x7fe2b6c75fc0_0 .net "UARTwrite", 7 0, L_0x7fe2b6d39dc0;  alias, 1 drivers
L_0x100a7f008 .functor BUFT 1, C4<0000111111110000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c76070_0 .net/2u *"_s0", 15 0, L_0x100a7f008;  1 drivers
v0x7fe2b6c76120_0 .net *"_s17", 0 0, L_0x7fe2b6d39e60;  1 drivers
v0x7fe2b6c761d0_0 .net *"_s2", 0 0, L_0x7fe2b6d39c80;  1 drivers
v0x7fe2b6c76270_0 .net *"_s21", 0 0, L_0x7fe2b6d39f00;  1 drivers
v0x7fe2b6c76320_0 .net *"_s25", 0 0, L_0x7fe2b6d39fa0;  1 drivers
v0x7fe2b6c764b0_0 .net *"_s29", 0 0, L_0x7fe2b6d3a040;  1 drivers
v0x7fe2b6c76540_0 .net *"_s33", 0 0, L_0x7fe2b6d3a0e0;  1 drivers
v0x7fe2b6c765f0_0 .net *"_s37", 0 0, L_0x7fe2b6d3a280;  1 drivers
L_0x100a7f3f8 .functor BUFT 1, C4<00000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c766a0_0 .net *"_s4", 15 0, L_0x100a7f3f8;  1 drivers
v0x7fe2b6c76750_0 .net *"_s41", 0 0, L_0x7fe2b6d3a320;  1 drivers
v0x7fe2b6c76800_0 .net *"_s45", 0 0, L_0x7fe2b6d3a3c0;  1 drivers
v0x7fe2b6c768b0_0 .net *"_s49", 0 0, L_0x7fe2b6d3a460;  1 drivers
v0x7fe2b6c76960_0 .net *"_s53", 0 0, L_0x7fe2b6d3a500;  1 drivers
v0x7fe2b6c76a10_0 .net *"_s57", 0 0, L_0x7fe2b6d3a5a0;  1 drivers
v0x7fe2b6c76ac0_0 .net *"_s61", 0 0, L_0x7fe2b6d3a640;  1 drivers
v0x7fe2b6c76b70_0 .net *"_s65", 0 0, L_0x7fe2b6d3a6e0;  1 drivers
v0x7fe2b6c76c20_0 .net *"_s69", 0 0, L_0x7fe2b6d3a180;  1 drivers
v0x7fe2b6c76cd0_0 .net *"_s73", 0 0, L_0x7fe2b6d3aa10;  1 drivers
L_0x100a7f050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6c76d80_0 .net/2s *"_s77", 0 0, L_0x100a7f050;  1 drivers
v0x7fe2b6c76e30_0 .net *"_s82", 0 0, L_0x7fe2b6d3ac80;  1 drivers
v0x7fe2b6c76ee0_0 .net *"_s86", 0 0, L_0x7fe2b6d3ad20;  1 drivers
v0x7fe2b6c763d0_0 .net *"_s91", 0 0, L_0x7fe2b6d3ae70;  1 drivers
v0x7fe2b6c77170_0 .net "be", 0 0, L_0x7fe2b6d3d220;  alias, 1 drivers
v0x7fe2b6c77200_0 .var "data", 15 0;
v0x7fe2b6c77290_0 .var "wdata", 15 0;
v0x7fe2b6c77330_0 .net "we", 0 0, L_0x7fe2b6d3dca0;  alias, 1 drivers
E_0x7fe2b6c75750/0 .event edge, v0x7fe2b6c75220_0, v0x7fe2b6c73ae0_0, v0x7fe2b6c73bf0_0, v0x7fe2b6c75b60_0;
E_0x7fe2b6c75750/1 .event edge, v0x7fe2b6c6f900_0;
E_0x7fe2b6c75750 .event/or E_0x7fe2b6c75750/0, E_0x7fe2b6c75750/1;
L_0x7fe2b6d39c80 .cmp/gt 16, L_0x100a7f008, L_0x7fe2b6d3dd50;
L_0x7fe2b6d39d20 .functor MUXZ 16, L_0x100a7f3f8, v0x7fe2b6c77200_0, L_0x7fe2b6d39c80, C4<>;
L_0x7fe2b6d39dc0 .part L_0x7fe2b6d3db70, 0, 8;
L_0x7fe2b6d39e60 .part L_0x7fe2b6d3dd50, 1, 1;
L_0x7fe2b6d39f00 .part L_0x7fe2b6d3dd50, 2, 1;
L_0x7fe2b6d39fa0 .part L_0x7fe2b6d3dd50, 3, 1;
L_0x7fe2b6d3a040 .part L_0x7fe2b6d3dd50, 4, 1;
L_0x7fe2b6d3a0e0 .part L_0x7fe2b6d3dd50, 5, 1;
L_0x7fe2b6d3a280 .part L_0x7fe2b6d3dd50, 6, 1;
L_0x7fe2b6d3a320 .part L_0x7fe2b6d3dd50, 7, 1;
L_0x7fe2b6d3a3c0 .part L_0x7fe2b6d3dd50, 8, 1;
L_0x7fe2b6d3a460 .part L_0x7fe2b6d3dd50, 9, 1;
L_0x7fe2b6d3a500 .part L_0x7fe2b6d3dd50, 10, 1;
L_0x7fe2b6d3a5a0 .part L_0x7fe2b6d3dd50, 11, 1;
L_0x7fe2b6d3a640 .part L_0x7fe2b6d3dd50, 12, 1;
L_0x7fe2b6d3a6e0 .part L_0x7fe2b6d3dd50, 13, 1;
L_0x7fe2b6d3a180 .part L_0x7fe2b6d3dd50, 14, 1;
L_0x7fe2b6d3aa10 .part L_0x7fe2b6d3dd50, 15, 1;
LS_0x7fe2b6d3aab0_0_0 .concat8 [ 1 1 1 1], L_0x7fe2b6d39e60, L_0x7fe2b6d39f00, L_0x7fe2b6d39fa0, L_0x7fe2b6d3a040;
LS_0x7fe2b6d3aab0_0_4 .concat8 [ 1 1 1 1], L_0x7fe2b6d3a0e0, L_0x7fe2b6d3a280, L_0x7fe2b6d3a320, L_0x7fe2b6d3a3c0;
LS_0x7fe2b6d3aab0_0_8 .concat8 [ 1 1 1 1], L_0x7fe2b6d3a460, L_0x7fe2b6d3a500, L_0x7fe2b6d3a5a0, L_0x7fe2b6d3a640;
LS_0x7fe2b6d3aab0_0_12 .concat8 [ 1 1 1 1], L_0x7fe2b6d3a6e0, L_0x7fe2b6d3a180, L_0x7fe2b6d3aa10, L_0x100a7f050;
L_0x7fe2b6d3aab0 .concat8 [ 4 4 4 4], LS_0x7fe2b6d3aab0_0_0, LS_0x7fe2b6d3aab0_0_4, LS_0x7fe2b6d3aab0_0_8, LS_0x7fe2b6d3aab0_0_12;
L_0x7fe2b6d3ac80 .part L_0x7fe2b6d3dd50, 0, 1;
L_0x7fe2b6d3ad20 .part L_0x7fe2b6d3dd50, 1, 1;
L_0x7fe2b6d3abe0 .concat8 [ 1 1 1 0], L_0x7fe2b6d3ac80, L_0x7fe2b6d3ad20, L_0x7fe2b6d3ae70;
L_0x7fe2b6d3ae70 .part L_0x7fe2b6d3dd50, 2, 1;
S_0x7fe2b6c774a0 .scope module, "ram" "ram" 3 42, 12 1 0, S_0x7fe2b6c4fa80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fe2b6d3de00 .functor BUFZ 16, v0x7fe2b6c77b00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe2b6c77700_0 .net "address", 15 0, L_0x7fe2b6d3aab0;  alias, 1 drivers
v0x7fe2b6c77790_0 .net "be", 1 0, v0x7fe2b6c75a70_0;  alias, 1 drivers
v0x7fe2b6c77840_0 .net "clk", 0 0, v0x7fe2b6c78850_0;  alias, 1 drivers
v0x7fe2b6c778f0_0 .net "data_in", 15 0, L_0x7fe2b6d39830;  alias, 1 drivers
v0x7fe2b6c779a0_0 .net "data_out", 15 0, L_0x7fe2b6d3de00;  alias, 1 drivers
v0x7fe2b6c77a70 .array "memory", 255 0, 15 0;
v0x7fe2b6c77b00_0 .var "temp", 15 0;
v0x7fe2b6c77b90_0 .net "we", 0 0, v0x7fe2b6c75c10_0;  alias, 1 drivers
S_0x7fe2b6c50190 .scope module, "uart_ctrl" "uart_ctrl" 13 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "to_send"
    .port_info 3 /INPUT 1 "we"
    .port_info 4 /INPUT 1 "rx"
    .port_info 5 /OUTPUT 1 "tx"
o0x100a4f978 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe2b6d37580_0 .net "clk", 0 0, o0x100a4f978;  0 drivers
v0x7fe2b6d37610_0 .net "is_receiving", 0 0, L_0x7fe2b6d3e450;  1 drivers
v0x7fe2b6d39710_0 .net "is_transmitting", 0 0, L_0x7fe2b6d3e8e0;  1 drivers
v0x7fe2b6d397a0_0 .net "received", 0 0, L_0x7fe2b6d3df50;  1 drivers
v0x7fe2b6d05080_0 .net "recv_error", 0 0, L_0x7fe2b6d3e250;  1 drivers
o0x100a4fa98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe2b6d05110_0 .net "rst", 0 0, o0x100a4fa98;  0 drivers
o0x100a4fac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe2b6d051a0_0 .net "rx", 0 0, o0x100a4fac8;  0 drivers
v0x7fe2b6d05230_0 .net "rx_byte", 7 0, L_0x7fe2b6d3e5b0;  1 drivers
o0x100a4fca8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fe2b6d39920_0 .net "to_send", 7 0, o0x100a4fca8;  0 drivers
v0x7fe2b6d399b0_0 .var "transmit", 0 0;
v0x7fe2b6d39a40_0 .net "tx", 0 0, L_0x7fe2b6d3e6d0;  1 drivers
v0x7fe2b6d39ad0_0 .var "tx_byte", 7 0;
v0x7fe2b6d39b60_0 .var "tx_toggle", 0 0;
o0x100a50068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe2b6d39bf0_0 .net "we", 0 0, o0x100a50068;  0 drivers
E_0x7fe2b6c78070 .event negedge, v0x7fe2b6d16a80_0;
S_0x7fe2b6c78a70 .scope module, "uart0" "uart" 13 26, 14 24 0, S_0x7fe2b6c50190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /INPUT 1 "transmit"
    .port_info 5 /INPUT 8 "tx_byte"
    .port_info 6 /OUTPUT 1 "received"
    .port_info 7 /OUTPUT 8 "rx_byte"
    .port_info 8 /OUTPUT 1 "is_receiving"
    .port_info 9 /OUTPUT 1 "is_transmitting"
    .port_info 10 /OUTPUT 1 "recv_error"
    .port_info 11 /OUTPUT 2 "state"
P_0x7fe2b6c78bd0 .param/l "CLOCK_DIVIDE" 0 14 39, +C4<00000000000000000000010100010110>;
P_0x7fe2b6c78c10 .param/l "RX_CHECK_START" 0 14 44, +C4<00000000000000000000000000000001>;
P_0x7fe2b6c78c50 .param/l "RX_CHECK_STOP" 0 14 46, +C4<00000000000000000000000000000011>;
P_0x7fe2b6c78c90 .param/l "RX_DELAY_RESTART" 0 14 47, +C4<00000000000000000000000000000100>;
P_0x7fe2b6c78cd0 .param/l "RX_ERROR" 0 14 48, +C4<00000000000000000000000000000101>;
P_0x7fe2b6c78d10 .param/l "RX_IDLE" 0 14 43, +C4<00000000000000000000000000000000>;
P_0x7fe2b6c78d50 .param/l "RX_READ_BITS" 0 14 45, +C4<00000000000000000000000000000010>;
P_0x7fe2b6c78d90 .param/l "RX_RECEIVED" 0 14 49, +C4<00000000000000000000000000000110>;
P_0x7fe2b6c78dd0 .param/l "TX_DELAY_RESTART" 0 14 55, +C4<00000000000000000000000000000010>;
P_0x7fe2b6c78e10 .param/l "TX_IDLE" 0 14 53, +C4<00000000000000000000000000000000>;
P_0x7fe2b6c78e50 .param/l "TX_SENDING" 0 14 54, +C4<00000000000000000000000000000001>;
L_0x7fe2b6d3e5b0 .functor BUFZ 8, v0x7fe2b6d2f7e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fe2b6d3e660 .functor BUFZ 2, v0x7fe2b6d23230_0, C4<00>, C4<00>, C4<00>;
L_0x7fe2b6d3e6d0 .functor BUFZ 1, v0x7fe2b6d01c80_0, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d07090_0 .net *"_s0", 31 0, L_0x7fe2b6d3de70;  1 drivers
L_0x100a7f248 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d07170_0 .net *"_s11", 28 0, L_0x100a7f248;  1 drivers
L_0x100a7f290 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d06d10_0 .net/2u *"_s12", 31 0, L_0x100a7f290;  1 drivers
v0x7fe2b6d06c30_0 .net *"_s16", 31 0, L_0x7fe2b6d3e370;  1 drivers
L_0x100a7f2d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d06fb0_0 .net *"_s19", 28 0, L_0x100a7f2d8;  1 drivers
L_0x100a7f320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d069f0_0 .net/2u *"_s20", 31 0, L_0x100a7f320;  1 drivers
L_0x100a7f1b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d33f10_0 .net *"_s3", 28 0, L_0x100a7f1b8;  1 drivers
v0x7fe2b6d346b0_0 .net *"_s30", 31 0, L_0x7fe2b6d3e780;  1 drivers
L_0x100a7f368 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d2de80_0 .net *"_s33", 29 0, L_0x100a7f368;  1 drivers
L_0x100a7f3b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d272b0_0 .net/2u *"_s34", 31 0, L_0x100a7f3b0;  1 drivers
L_0x100a7f200 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x7fe2b6d06df0_0 .net/2u *"_s4", 31 0, L_0x100a7f200;  1 drivers
v0x7fe2b6d06ae0_0 .net *"_s8", 31 0, L_0x7fe2b6d3e0b0;  1 drivers
v0x7fe2b6d16a80_0 .net "clk", 0 0, o0x100a4f978;  alias, 0 drivers
v0x7fe2b6d1a530_0 .net "is_receiving", 0 0, L_0x7fe2b6d3e450;  alias, 1 drivers
v0x7fe2b6d2ef00_0 .net "is_transmitting", 0 0, L_0x7fe2b6d3e8e0;  alias, 1 drivers
v0x7fe2b6d2ef90_0 .net "received", 0 0, L_0x7fe2b6d3df50;  alias, 1 drivers
v0x7fe2b6d23030_0 .net "recv_error", 0 0, L_0x7fe2b6d3e250;  alias, 1 drivers
v0x7fe2b6d230c0_0 .var "recv_state", 2 0;
v0x7fe2b6d39220_0 .net "rst", 0 0, o0x100a4fa98;  alias, 0 drivers
v0x7fe2b6d392b0_0 .net "rx", 0 0, o0x100a4fac8;  alias, 0 drivers
v0x7fe2b6d383d0_0 .var "rx_bits_remaining", 3 0;
v0x7fe2b6d38460_0 .net "rx_byte", 7 0, L_0x7fe2b6d3e5b0;  alias, 1 drivers
v0x7fe2b6d2ec10_0 .var "rx_clk_divider", 10 0;
v0x7fe2b6d2eca0_0 .var "rx_countdown", 5 0;
v0x7fe2b6d2f7e0_0 .var "rx_data", 7 0;
v0x7fe2b6d2f870_0 .net "state", 1 0, L_0x7fe2b6d3e660;  1 drivers
v0x7fe2b6d2f4d0_0 .net "transmit", 0 0, v0x7fe2b6d399b0_0;  1 drivers
v0x7fe2b6d2f560_0 .net "tx", 0 0, L_0x7fe2b6d3e6d0;  alias, 1 drivers
v0x7fe2b6d2f1e0_0 .var "tx_bits_remaining", 3 0;
v0x7fe2b6d2f270_0 .net "tx_byte", 7 0, o0x100a4fca8;  alias, 0 drivers
v0x7fe2b6d23340_0 .var "tx_clk_divider", 10 0;
v0x7fe2b6d233d0_0 .var "tx_countdown", 5 0;
v0x7fe2b6d231a0_0 .var "tx_data", 7 0;
v0x7fe2b6d01c80_0 .var "tx_out", 0 0;
v0x7fe2b6d23230_0 .var "tx_state", 1 0;
E_0x7fe2b6d337d0 .event posedge, v0x7fe2b6d16a80_0;
L_0x7fe2b6d3de70 .concat [ 3 29 0 0], v0x7fe2b6d230c0_0, L_0x100a7f1b8;
L_0x7fe2b6d3df50 .cmp/eq 32, L_0x7fe2b6d3de70, L_0x100a7f200;
L_0x7fe2b6d3e0b0 .concat [ 3 29 0 0], v0x7fe2b6d230c0_0, L_0x100a7f248;
L_0x7fe2b6d3e250 .cmp/eq 32, L_0x7fe2b6d3e0b0, L_0x100a7f290;
L_0x7fe2b6d3e370 .concat [ 3 29 0 0], v0x7fe2b6d230c0_0, L_0x100a7f2d8;
L_0x7fe2b6d3e450 .cmp/ne 32, L_0x7fe2b6d3e370, L_0x100a7f320;
L_0x7fe2b6d3e780 .concat [ 2 30 0 0], v0x7fe2b6d23230_0, L_0x100a7f368;
L_0x7fe2b6d3e8e0 .cmp/ne 32, L_0x7fe2b6d3e780, L_0x100a7f3b0;
    .scope S_0x7fe2b6c75350;
T_1 ;
    %wait E_0x7fe2b6c75750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6c75c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6c75f20_0, 0, 1;
    %load/vec4 v0x7fe2b6c77330_0;
    %load/vec4 v0x7fe2b6c757c0_0;
    %cmpi/u 4080, 0, 16;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6c75c10_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe2b6c77330_0;
    %pushi/vec4 4080, 0, 16;
    %load/vec4 v0x7fe2b6c757c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6c75f20_0, 0, 1;
T_1.2 ;
T_1.1 ;
    %load/vec4 v0x7fe2b6c75920_0;
    %store/vec4 v0x7fe2b6c77290_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe2b6c75a70_0, 0, 2;
    %load/vec4 v0x7fe2b6c75b60_0;
    %store/vec4 v0x7fe2b6c77200_0, 0, 16;
    %load/vec4 v0x7fe2b6c77330_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fe2b6c77170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7fe2b6c757c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe2b6c75a70_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %load/vec4 v0x7fe2b6c75920_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77290_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe2b6c75a70_0, 0, 2;
T_1.9 ;
T_1.6 ;
T_1.4 ;
    %load/vec4 v0x7fe2b6c77170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x7fe2b6c757c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %load/vec4 v0x7fe2b6c75b60_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77200_0, 4, 1;
T_1.10 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe2b6c6f200;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fe2b6c6f780 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fe2b6c6e2b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe2b6c71d90_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7fe2b6c6e2b0;
T_4 ;
    %wait E_0x7fe2b6c4ff90;
    %load/vec4 v0x7fe2b6c71c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe2b6c71d90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6c6fa40_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe2b6c717a0_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe2b6c71d90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6c6fa40_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fe2b6c71990_0;
    %assign/vec4 v0x7fe2b6c71d90_0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fe2b6c6e2b0;
T_5 ;
    %wait E_0x7fe2b6c6eda0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %load/vec4 v0x7fe2b6c71240_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fe2b6c71ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe2b6c71a40_0, 0, 6;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe2b6c71af0_0;
    %store/vec4 v0x7fe2b6c71a40_0, 0, 6;
T_5.1 ;
    %load/vec4 v0x7fe2b6c71d90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x7fe2b6c71a40_0;
    %pad/u 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x7fe2b6c71a40_0;
    %pad/u 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x7fe2b6c71a40_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x7fe2b6c71a40_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x7fe2b6c71a40_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x7fe2b6c71a40_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fe2b6c704c0_0, 0, 8;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c71fa0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %load/vec4 v0x7fe2b6c71fa0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fe2b6c70110_0, 0, 3;
    %jmp T_5.17;
T_5.12 ;
    %load/vec4 v0x7fe2b6c703d0_0;
    %store/vec4 v0x7fe2b6c70110_0, 0, 3;
    %jmp T_5.17;
T_5.13 ;
    %load/vec4 v0x7fe2b6c71120_0;
    %store/vec4 v0x7fe2b6c70110_0, 0, 3;
    %jmp T_5.17;
T_5.14 ;
    %load/vec4 v0x7fe2b6c71e40_0;
    %store/vec4 v0x7fe2b6c70110_0, 0, 3;
    %jmp T_5.17;
T_5.15 ;
    %load/vec4 v0x7fe2b6c71ef0_0;
    %pad/u 3;
    %store/vec4 v0x7fe2b6c70110_0, 0, 3;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c72050_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %load/vec4 v0x7fe2b6c72050_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fe2b6c701c0_0, 0, 3;
    %jmp T_5.23;
T_5.18 ;
    %load/vec4 v0x7fe2b6c703d0_0;
    %store/vec4 v0x7fe2b6c701c0_0, 0, 3;
    %jmp T_5.23;
T_5.19 ;
    %load/vec4 v0x7fe2b6c71120_0;
    %store/vec4 v0x7fe2b6c701c0_0, 0, 3;
    %jmp T_5.23;
T_5.20 ;
    %load/vec4 v0x7fe2b6c71e40_0;
    %store/vec4 v0x7fe2b6c701c0_0, 0, 3;
    %jmp T_5.23;
T_5.21 ;
    %load/vec4 v0x7fe2b6c71ef0_0;
    %pad/u 3;
    %store/vec4 v0x7fe2b6c701c0_0, 0, 3;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c72100_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %load/vec4 v0x7fe2b6c72100_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fe2b6c70270_0, 0, 3;
    %jmp T_5.29;
T_5.24 ;
    %load/vec4 v0x7fe2b6c703d0_0;
    %store/vec4 v0x7fe2b6c70270_0, 0, 3;
    %jmp T_5.29;
T_5.25 ;
    %load/vec4 v0x7fe2b6c71120_0;
    %store/vec4 v0x7fe2b6c70270_0, 0, 3;
    %jmp T_5.29;
T_5.26 ;
    %load/vec4 v0x7fe2b6c71e40_0;
    %store/vec4 v0x7fe2b6c70270_0, 0, 3;
    %jmp T_5.29;
T_5.27 ;
    %load/vec4 v0x7fe2b6c71ef0_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fe2b6c70270_0, 0, 3;
    %jmp T_5.29;
T_5.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c703d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %jmp T_5.38;
T_5.30 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.31 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.32 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.33 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.34 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.35 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.36 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fe2b6c71640_0, 0, 16;
    %jmp T_5.38;
T_5.38 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c716f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c6fc40_0, 0, 16;
    %jmp T_5.45;
T_5.39 ;
    %load/vec4 v0x7fe2b6c71590_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fe2b6c71590_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fe2b6c6fc40_0, 0, 16;
    %jmp T_5.45;
T_5.40 ;
    %load/vec4 v0x7fe2b6c71430_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fe2b6c71430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe2b6c6fc40_0, 0, 16;
    %jmp T_5.45;
T_5.41 ;
    %load/vec4 v0x7fe2b6c714e0_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fe2b6c714e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe2b6c6fc40_0, 0, 16;
    %jmp T_5.45;
T_5.42 ;
    %load/vec4 v0x7fe2b6c71640_0;
    %store/vec4 v0x7fe2b6c6fc40_0, 0, 16;
    %jmp T_5.45;
T_5.43 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fe2b6c71590_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x7fe2b6c6fc40_0, 0, 16;
    %jmp T_5.45;
T_5.45 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c71380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe2b6c712d0_0, 0, 3;
    %jmp T_5.50;
T_5.46 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe2b6c712d0_0, 0, 3;
    %jmp T_5.50;
T_5.47 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe2b6c712d0_0, 0, 3;
    %jmp T_5.50;
T_5.48 ;
    %load/vec4 v0x7fe2b6c71e40_0;
    %store/vec4 v0x7fe2b6c712d0_0, 0, 3;
    %jmp T_5.50;
T_5.50 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe2b6c6d6b0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c6db20_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fe2b6c6d6b0;
T_7 ;
    %wait E_0x7fe2b6c6d280;
    %load/vec4 v0x7fe2b6c6dbc0_0;
    %load/vec4 v0x7fe2b6c6da70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6db20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fe2b6c6dbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6db20_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fe2b6c6da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fe2b6c6d9d0_0;
    %assign/vec4 v0x7fe2b6c6db20_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe2b6c6d050;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c6d4c0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fe2b6c6d050;
T_9 ;
    %wait E_0x7fe2b6c6d280;
    %load/vec4 v0x7fe2b6c6d570_0;
    %load/vec4 v0x7fe2b6c6d410_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6d4c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fe2b6c6d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6d4c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fe2b6c6d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fe2b6c6d370_0;
    %assign/vec4 v0x7fe2b6c6d4c0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe2b6c32c70;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c6ce40_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fe2b6c32c70;
T_11 ;
    %wait E_0x7fe2b6c4ff90;
    %load/vec4 v0x7fe2b6c6cef0_0;
    %load/vec4 v0x7fe2b6c6cd90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6ce40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fe2b6c6cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6ce40_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fe2b6c6cd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fe2b6c6cce0_0;
    %assign/vec4 v0x7fe2b6c6ce40_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fe2b6c723c0;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72770_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x7fe2b6c723c0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72830_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x7fe2b6c723c0;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c6eaf0_0, 0, 16;
    %end;
    .thread T_14;
    .scope S_0x7fe2b6c723c0;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c728f0_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7fe2b6c723c0;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c729a0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fe2b6c723c0;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72a90_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fe2b6c723c0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72b40_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fe2b6c723c0;
T_19 ;
    %wait E_0x7fe2b6c726e0;
    %load/vec4 v0x7fe2b6c72f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v0x7fe2b6c72770_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v0x7fe2b6c72830_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v0x7fe2b6c6eaf0_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v0x7fe2b6c728f0_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v0x7fe2b6c729a0_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x7fe2b6c72a90_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x7fe2b6c72b40_0;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c73050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72ea0_0, 0, 16;
    %jmp T_19.19;
T_19.10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.11 ;
    %load/vec4 v0x7fe2b6c72770_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.12 ;
    %load/vec4 v0x7fe2b6c72830_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.13 ;
    %load/vec4 v0x7fe2b6c6eaf0_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.14 ;
    %load/vec4 v0x7fe2b6c728f0_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.15 ;
    %load/vec4 v0x7fe2b6c729a0_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.16 ;
    %load/vec4 v0x7fe2b6c72a90_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.17 ;
    %load/vec4 v0x7fe2b6c72b40_0;
    %store/vec4 v0x7fe2b6c72fc0_0, 0, 16;
    %jmp T_19.19;
T_19.19 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fe2b6c723c0;
T_20 ;
    %wait E_0x7fe2b6c4ff90;
    %load/vec4 v0x7fe2b6c73250_0;
    %load/vec4 v0x7fe2b6c733e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c72b40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fe2b6c73250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c72770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c72830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c6eaf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c728f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c729a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c72a90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe2b6c72b40_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fe2b6c733e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x7fe2b6c72d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7fe2b6c73190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %jmp T_20.15;
T_20.8 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c72770_0, 4, 5;
    %jmp T_20.15;
T_20.9 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c72830_0, 4, 5;
    %jmp T_20.15;
T_20.10 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c6eaf0_0, 4, 5;
    %jmp T_20.15;
T_20.11 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c728f0_0, 4, 5;
    %jmp T_20.15;
T_20.12 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c729a0_0, 4, 5;
    %jmp T_20.15;
T_20.13 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c72a90_0, 4, 5;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe2b6c72b40_0, 4, 5;
    %jmp T_20.15;
T_20.15 ;
    %pop/vec4 1;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fe2b6c73190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.22, 6;
    %jmp T_20.23;
T_20.16 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c72770_0, 0;
    %jmp T_20.23;
T_20.17 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c72830_0, 0;
    %jmp T_20.23;
T_20.18 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c6eaf0_0, 0;
    %jmp T_20.23;
T_20.19 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c728f0_0, 0;
    %jmp T_20.23;
T_20.20 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c729a0_0, 0;
    %jmp T_20.23;
T_20.21 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c72a90_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v0x7fe2b6c73100_0;
    %assign/vec4 v0x7fe2b6c72b40_0, 0;
    %jmp T_20.23;
T_20.23 ;
    %pop/vec4 1;
T_20.7 ;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %load/vec4 v0x7fe2b6c72e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %load/vec4 v0x7fe2b6c72b40_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fe2b6c72b40_0, 0;
T_20.24 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe2b6c6dd30;
T_21 ;
    %wait E_0x7fe2b6c5eb70;
    %load/vec4 v0x7fe2b6c6df70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %load/vec4 v0x7fe2b6c6e0e0_0;
    %load/vec4 v0x7fe2b6c6e1a0_0;
    %add;
    %store/vec4 v0x7fe2b6c6e030_0, 0, 16;
    %jmp T_21.3;
T_21.0 ;
    %load/vec4 v0x7fe2b6c6e0e0_0;
    %load/vec4 v0x7fe2b6c6e1a0_0;
    %add;
    %store/vec4 v0x7fe2b6c6e030_0, 0, 16;
    %jmp T_21.3;
T_21.1 ;
    %load/vec4 v0x7fe2b6c6e0e0_0;
    %load/vec4 v0x7fe2b6c6e1a0_0;
    %sub;
    %store/vec4 v0x7fe2b6c6e030_0, 0, 16;
    %jmp T_21.3;
T_21.3 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fe2b6c1bde0;
T_22 ;
    %wait E_0x7fe2b6c506c0;
    %load/vec4 v0x7fe2b6c74690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %load/vec4 v0x7fe2b6c736c0_0;
    %store/vec4 v0x7fe2b6c73980_0, 0, 16;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x7fe2b6c736c0_0;
    %store/vec4 v0x7fe2b6c73980_0, 0, 16;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x7fe2b6c73ca0_0;
    %store/vec4 v0x7fe2b6c73980_0, 0, 16;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x7fe2b6c73630_0;
    %store/vec4 v0x7fe2b6c73980_0, 0, 16;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c747b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %load/vec4 v0x7fe2b6c74b20_0;
    %store/vec4 v0x7fe2b6c74720_0, 0, 16;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x7fe2b6c74b20_0;
    %store/vec4 v0x7fe2b6c74720_0, 0, 16;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x7fe2b6c74140_0;
    %store/vec4 v0x7fe2b6c74720_0, 0, 16;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x7fe2b6c73a30_0;
    %store/vec4 v0x7fe2b6c74720_0, 0, 16;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6c748f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %load/vec4 v0x7fe2b6c74140_0;
    %store/vec4 v0x7fe2b6c74840_0, 0, 16;
    %jmp T_22.14;
T_22.10 ;
    %load/vec4 v0x7fe2b6c74b20_0;
    %store/vec4 v0x7fe2b6c74840_0, 0, 16;
    %jmp T_22.14;
T_22.11 ;
    %load/vec4 v0x7fe2b6c74140_0;
    %store/vec4 v0x7fe2b6c74840_0, 0, 16;
    %jmp T_22.14;
T_22.12 ;
    %load/vec4 v0x7fe2b6c73a30_0;
    %store/vec4 v0x7fe2b6c74840_0, 0, 16;
    %jmp T_22.14;
T_22.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6c75100_0, 0, 1;
    %load/vec4 v0x7fe2b6c73fe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.15, 4;
    %load/vec4 v0x7fe2b6c73630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6c75100_0, 0, 1;
T_22.19 ;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x7fe2b6c73630_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.21, 4;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6c75100_0, 0, 1;
T_22.23 ;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x7fe2b6c73630_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fe2b6c73f50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6c75100_0, 0, 1;
T_22.27 ;
T_22.25 ;
T_22.22 ;
T_22.18 ;
T_22.15 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fe2b6c774a0;
T_23 ;
    %vpi_call 12 14 "$readmemh", "bios.hex", v0x7fe2b6c77a70, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000010000000 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x7fe2b6c774a0;
T_24 ;
    %wait E_0x7fe2b6c6d280;
    %load/vec4 v0x7fe2b6c77b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x7fe2b6c77790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77b00_0, 4, 8;
    %load/vec4 v0x7fe2b6c778f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77b00_0, 4, 8;
    %ix/getv 4, v0x7fe2b6c77700_0;
    %load/vec4a v0x7fe2b6c77a70, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fe2b6c77b00_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fe2b6c77700_0;
    %store/vec4a v0x7fe2b6c77a70, 4, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7fe2b6c778f0_0;
    %ix/getv 3, v0x7fe2b6c77700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe2b6c77a70, 0, 4;
T_24.3 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fe2b6c774a0;
T_25 ;
    %wait E_0x7fe2b6c6d280;
    %load/vec4 v0x7fe2b6c77790_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77b00_0, 4, 8;
    %ix/getv 4, v0x7fe2b6c77700_0;
    %load/vec4a v0x7fe2b6c77a70, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe2b6c77b00_0, 4, 8;
    %jmp T_25.1;
T_25.0 ;
    %ix/getv 4, v0x7fe2b6c77700_0;
    %load/vec4a v0x7fe2b6c77a70, 4;
    %store/vec4 v0x7fe2b6c77b00_0, 0, 16;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fe2b6c50560;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6c78850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6c789e0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fe2b6c50560;
T_27 ;
    %delay 5, 0;
    %load/vec4 v0x7fe2b6c78850_0;
    %nor/r;
    %store/vec4 v0x7fe2b6c78850_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fe2b6c50560;
T_28 ;
    %vpi_call 2 20 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 0> {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 1> {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 2> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 3> {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 4> {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 5> {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 6> {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 7> {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fe2b6c77a70, 8> {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x7fe2b6c50560;
T_29 ;
    %vpi_call 2 35 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x7fe2b6c50560;
T_30 ;
    %delay 3000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x7fe2b6c78a70;
T_31 ;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0x7fe2b6d2ec10_0, 0, 11;
    %end;
    .thread T_31;
    .scope S_0x7fe2b6c78a70;
T_32 ;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0x7fe2b6d23340_0, 0, 11;
    %end;
    .thread T_32;
    .scope S_0x7fe2b6c78a70;
T_33 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
    %end;
    .thread T_33;
    .scope S_0x7fe2b6c78a70;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6d01c80_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x7fe2b6c78a70;
T_35 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe2b6d23230_0, 0, 2;
    %end;
    .thread T_35;
    .scope S_0x7fe2b6c78a70;
T_36 ;
    %wait E_0x7fe2b6d337d0;
    %load/vec4 v0x7fe2b6d39220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe2b6d23230_0, 0, 2;
T_36.0 ;
    %load/vec4 v0x7fe2b6d2ec10_0;
    %subi 1, 0, 11;
    %store/vec4 v0x7fe2b6d2ec10_0, 0, 11;
    %load/vec4 v0x7fe2b6d2ec10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0x7fe2b6d2ec10_0, 0, 11;
    %load/vec4 v0x7fe2b6d2eca0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x7fe2b6d2eca0_0, 0, 6;
T_36.2 ;
    %load/vec4 v0x7fe2b6d23340_0;
    %subi 1, 0, 11;
    %store/vec4 v0x7fe2b6d23340_0, 0, 11;
    %load/vec4 v0x7fe2b6d23340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0x7fe2b6d23340_0, 0, 11;
    %load/vec4 v0x7fe2b6d233d0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x7fe2b6d233d0_0, 0, 6;
T_36.4 ;
    %load/vec4 v0x7fe2b6d230c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.12, 6;
    %jmp T_36.13;
T_36.6 ;
    %load/vec4 v0x7fe2b6d392b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.14, 8;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0x7fe2b6d2ec10_0, 0, 11;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fe2b6d2eca0_0, 0, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
T_36.14 ;
    %jmp T_36.13;
T_36.7 ;
    %load/vec4 v0x7fe2b6d2eca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.16, 8;
    %load/vec4 v0x7fe2b6d392b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.18, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fe2b6d2eca0_0, 0, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe2b6d383d0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
    %jmp T_36.19;
T_36.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
T_36.19 ;
T_36.16 ;
    %jmp T_36.13;
T_36.8 ;
    %load/vec4 v0x7fe2b6d2eca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.20, 8;
    %load/vec4 v0x7fe2b6d392b0_0;
    %load/vec4 v0x7fe2b6d2f7e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe2b6d2f7e0_0, 0, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fe2b6d2eca0_0, 0, 6;
    %load/vec4 v0x7fe2b6d383d0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fe2b6d383d0_0, 0, 4;
    %load/vec4 v0x7fe2b6d383d0_0;
    %cmpi/ne 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_36.22, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_36.23, 8;
T_36.22 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_36.23, 8;
 ; End of false expr.
    %blend;
T_36.23;
    %pad/s 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
T_36.20 ;
    %jmp T_36.13;
T_36.9 ;
    %load/vec4 v0x7fe2b6d2eca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.24, 8;
    %load/vec4 v0x7fe2b6d392b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.26, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_36.27, 8;
T_36.26 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_36.27, 8;
 ; End of false expr.
    %blend;
T_36.27;
    %pad/s 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
T_36.24 ;
    %jmp T_36.13;
T_36.10 ;
    %load/vec4 v0x7fe2b6d2eca0_0;
    %cmpi/ne 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_36.28, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_36.29, 8;
T_36.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_36.29, 8;
 ; End of false expr.
    %blend;
T_36.29;
    %pad/s 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
    %jmp T_36.13;
T_36.11 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fe2b6d2eca0_0, 0, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
    %jmp T_36.13;
T_36.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe2b6d230c0_0, 0, 3;
    %jmp T_36.13;
T_36.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe2b6d23230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.32, 6;
    %jmp T_36.33;
T_36.30 ;
    %load/vec4 v0x7fe2b6d2f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.34, 8;
    %load/vec4 v0x7fe2b6d2f270_0;
    %store/vec4 v0x7fe2b6d231a0_0, 0, 8;
    %pushi/vec4 1302, 0, 11;
    %store/vec4 v0x7fe2b6d23340_0, 0, 11;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fe2b6d233d0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6d01c80_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe2b6d2f1e0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe2b6d23230_0, 0, 2;
T_36.34 ;
    %jmp T_36.33;
T_36.31 ;
    %load/vec4 v0x7fe2b6d233d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.36, 8;
    %load/vec4 v0x7fe2b6d2f1e0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_36.38, 4;
    %load/vec4 v0x7fe2b6d2f1e0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fe2b6d2f1e0_0, 0, 4;
    %load/vec4 v0x7fe2b6d231a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fe2b6d01c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fe2b6d231a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe2b6d231a0_0, 0, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fe2b6d233d0_0, 0, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe2b6d23230_0, 0, 2;
    %jmp T_36.39;
T_36.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6d01c80_0, 0, 1;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fe2b6d233d0_0, 0, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe2b6d23230_0, 0, 2;
T_36.39 ;
T_36.36 ;
    %jmp T_36.33;
T_36.32 ;
    %load/vec4 v0x7fe2b6d233d0_0;
    %cmpi/ne 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_36.40, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_36.41, 8;
T_36.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_36.41, 8;
 ; End of false expr.
    %blend;
T_36.41;
    %pad/s 2;
    %store/vec4 v0x7fe2b6d23230_0, 0, 2;
    %jmp T_36.33;
T_36.33 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fe2b6c50190;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6d39b60_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x7fe2b6c50190;
T_38 ;
    %wait E_0x7fe2b6d337d0;
    %load/vec4 v0x7fe2b6d39bf0_0;
    %load/vec4 v0x7fe2b6d39b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6d39b60_0, 0, 1;
    %load/vec4 v0x7fe2b6d39920_0;
    %store/vec4 v0x7fe2b6d39ad0_0, 0, 8;
T_38.0 ;
    %load/vec4 v0x7fe2b6d399b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6d39b60_0, 0, 1;
T_38.2 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fe2b6c50190;
T_39 ;
    %wait E_0x7fe2b6c78070;
    %load/vec4 v0x7fe2b6d39b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe2b6d399b0_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe2b6d399b0_0, 0, 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "regfile2.v";
    "memory_io.v";
    "ram.v";
    "uart_ctrl.v";
    "uart.v";
