// Seed: 627853594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout tri0 id_1;
  wire id_17;
  assign id_1 = (-1'b0);
  wire id_18;
  ;
endmodule
module module_0 #(
    parameter id_2 = 32'd15
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  or primCall (id_1, id_4, id_3, id_5);
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [{  id_2  ,  -1  ,  -1  ,  -1  }  !=  -1  >=  1 : 1] id_5;
  wire module_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3,
      id_3,
      id_3,
      id_5,
      id_5,
      id_1
  );
endmodule
