# Tiny Tapeout project information
project:
  title:        "Elevator"          # Project title
  author:       "Jeff DiCorpo"      # Your name
  discord:      ""                  # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Elevator program"  # One line description of what your project does
  language:     "Verilog"           # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10                  # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "elevator.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "in0"
  ui[1]: "in1"
  ui[2]: "in2"
  ui[3]: "in3"
  ui[4]: "in4"
  ui[5]: "in5"
  ui[6]: "in6"
  ui[7]: "in7"

  # Outputs
  uo[0]: "out/count0"
  uo[1]: "out/count1"
  uo[2]: "out/count2"
  uo[3]: "out/count3"
  uo[4]: "out/count4"
  uo[5]: "out/count5"
  uo[6]: "out/count6"
  uo[7]: "out/count7"

  # Bidirectional pins
  uio[0]: "in0/count8"
  uio[1]: "in1/count9"
  uio[2]: "in2/count10"
  uio[3]: "in3/count11"
  uio[4]: "in4/count12"
  uio[5]: "in5/count13"
  uio[6]: "in6/count14"
  uio[7]: "in7/count15"

# Do not change!
yaml_version: 6
