strict digraph G {
  RD1 [ label="RD1" ];
  RD2 [ label="RD2" ];
  RD3 [ label="RD3" ];
  RD4 [ label="RD4" ];
  RD5 [ label="RD5" ];
  RD6 [ label="RD6" ];
  RD7 [ label="RD7" ];
  RD8 [ label="RD8" ];
  RD9 [ label="RD9" ];
  RD10 [ label="RD10" ];
  RD11 [ label="RD11" ];
  RD12 [ label="RD12" ];
  RD13 [ label="RD13" ];
  RD14 [ label="RD14" ];
  RD15 [ label="RD15" ];
  GTW [ label="GTW" ];
  REG [ label="REG" ];
  MSB [ label="MSB" ];
  CFG [ label="CFG" ];
  TRC [ label="TRC" ];
  MSV1 [ label="MSV1" ];
  MSV2 [ label="MSV2" ];
  MSV3 [ label="MSV3" ];
  MSV4 [ label="MSV4" ];
  MSV5 [ label="MSV5" ];
  MSV6 [ label="MSV6" ];
  MSV7 [ label="MSV7" ];
  MSV8 [ label="MSV8" ];
  MSV9 [ label="MSV9" ];
  MSV10 [ label="MSV10" ];
  RD1 -> RD5;
  RD1 -> RD6;
  RD1 -> RD14;
  RD11 -> RD2;
  RD6 -> RD5;
  RD11 -> RD9;
  RD11 -> RD13;
  RD13 -> RD15;
  GTW -> RD4;
  GTW -> RD10;
  GTW -> RD11;
  RD1 -> REG;
  RD6 -> REG;
  RD11 -> REG;
  RD13 -> REG;
  RD2 -> MSB;
  MSB -> RD7;
  MSB -> REG;
  RD3 -> MSB;
  MSB -> RD6;
  MSB -> RD8;
  MSB -> RD13;
  RD4 -> MSB;
  RD5 -> MSB;
  RD7 -> MSB;
  MSB -> RD12;
  RD8 -> MSB;
  RD9 -> MSB;
  MSB -> RD2;
  RD10 -> MSB;
  MSB -> RD3;
  MSB -> RD9;
  RD12 -> MSB;
  MSB -> RD1;
  RD14 -> MSB;
  RD15 -> MSB;
  MSB -> RD5;
  RD6 -> CFG;
  RD15 -> CFG;
  RD8 -> CFG;
  RD2 -> CFG;
  RD13 -> CFG;
  RD14 -> CFG;
  RD5 -> CFG;
  REG -> CFG;
  RD1 -> TRC;
  RD2 -> TRC;
  RD3 -> TRC;
  RD4 -> TRC;
  RD5 -> TRC;
  RD6 -> TRC;
  RD7 -> TRC;
  RD8 -> TRC;
  RD9 -> TRC;
  RD10 -> TRC;
  RD11 -> TRC;
  RD12 -> TRC;
  RD13 -> TRC;
  RD14 -> TRC;
  RD15 -> TRC;
  GTW -> TRC;
  CFG -> TRC;
  TRC -> REG;
  RD1 -> MSV1;
  MSV1 -> REG;
  MSV1 -> CFG;
  RD1 -> MSV2;
  MSV2 -> REG;
  MSV2 -> TRC;
  RD1 -> MSV3;
  MSV3 -> REG;
  MSV3 -> TRC;
  RD1 -> MSV4;
  RD1 -> MSV5;
  MSV4 -> REG;
  MSV5 -> REG;
  MSV5 -> TRC;
  MSV5 -> CFG;
  RD1 -> MSV6;
  RD1 -> MSV7;
  MSV6 -> REG;
  MSV6 -> TRC;
  MSV7 -> REG;
  MSV7 -> TRC;
  MSV7 -> CFG;
  RD1 -> MSV8;
  MSV8 -> REG;
  MSV8 -> CFG;
  RD1 -> MSV9;
  MSV9 -> REG;
  RD1 -> MSV10;
  MSV10 -> REG;
  MSV10 -> TRC;
}
