<html><body><samp><pre>
<!@TC:1726792261>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\HDL\IceStick\IceCube\synpbase
#OS: Windows 8 6.2
#Hostname: THIAGO-ACER

# Thu Sep 19 19:31:01 2024

#Implementation: top_icecube_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1726792262> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1726792262> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\HDL\IceStick\IceCube\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\HDL\IceStick\IceCube\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\HDL\IceStick\IceCube\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\HDL\IceStick\IceCube\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\HDL\IceStick\IceCube\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\HDL\IceStick\Projects\leds_clock\top_module\leds_clock.v" (library work)
@I::"C:\HDL\IceStick\Projects\leds_clock\blink_leds\blink_leds.v" (library work)
@I::"C:\HDL\IceStick\Projects\leds_clock\Mhz_to_1hz\Mhz_to_1hz.v" (library work)
Verilog syntax check successful!
Selecting top level module top_module
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\Mhz_to_1hz\Mhz_to_1hz.v:1:7:1:17:@N:CG364:@XP_MSG">Mhz_to_1hz.v(1)</a><!@TM:1726792262> | Synthesizing module Mhz_to_1hz in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\blink_leds\blink_leds.v:1:7:1:17:@N:CG364:@XP_MSG">blink_leds.v(1)</a><!@TM:1726792262> | Synthesizing module blink_leds in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\top_module\leds_clock.v:1:7:1:17:@N:CG364:@XP_MSG">leds_clock.v(1)</a><!@TM:1726792262> | Synthesizing module top_module in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 19 19:31:02 2024

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1726792262> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\top_module\leds_clock.v:1:7:1:17:@N:NF107:@XP_MSG">leds_clock.v(1)</a><!@TM:1726792262> | Selected library: work cell: top_module view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\top_module\leds_clock.v:1:7:1:17:@N:NF107:@XP_MSG">leds_clock.v(1)</a><!@TM:1726792262> | Selected library: work cell: top_module view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 19 19:31:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 19 19:31:02 2024

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1726792263> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\top_module\leds_clock.v:1:7:1:17:@N:NF107:@XP_MSG">leds_clock.v(1)</a><!@TM:1726792263> | Selected library: work cell: top_module view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\HDL\IceStick\Projects\leds_clock\top_module\leds_clock.v:1:7:1:17:@N:NF107:@XP_MSG">leds_clock.v(1)</a><!@TM:1726792263> | Selected library: work cell: top_module view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 19 19:31:03 2024

###########################################################]
Pre-mapping Report

# Thu Sep 19 19:31:03 2024

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1726792263> | No constraint file specified. 
Linked File: <a href="C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube_scck.rpt:@XP_FILE">top_icecube_scck.rpt</a>
Printing clock  summary report in "C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1726792263> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1726792263> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top_module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                               Requested     Requested     Clock                             Clock                     Clock
Clock                               Frequency     Period        Type                              Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------
Mhz_to_1hz|enable_derived_clock     1.0 MHz       1000.000      derived (from top_module|clk)     Autoconstr_clkgroup_0     4    
top_module|clk                      1.0 MHz       1000.000      inferred                          Autoconstr_clkgroup_0     24   
=================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\hdl\icestick\projects\leds_clock\mhz_to_1hz\mhz_to_1hz.v:8:2:8:8:@W:MT529:@XP_MSG">mhz_to_1hz.v(8)</a><!@TM:1726792263> | Found inferred clock top_module|clk which controls 24 sequential elements including foo.counter[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1726792263> | Writing default property annotation file C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 19 19:31:03 2024

###########################################################]
Map & Optimize Report

# Thu Sep 19 19:31:03 2024

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1726792264> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1726792264> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1726792264> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.06ns		  43 /        28
   2		0h:00m:00s		    -2.06ns		  43 /        28

   3		0h:00m:00s		    -2.06ns		  43 /        28


   4		0h:00m:00s		    -2.06ns		  43 /        28
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\hdl\icestick\projects\leds_clock\top_module\leds_clock.v:2:15:2:18:@N:FX1016:@XP_MSG">leds_clock.v(2)</a><!@TM:1726792264> | SB_GB_IO inserted on the port clk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="c:\hdl\icestick\projects\leds_clock\mhz_to_1hz\mhz_to_1hz.v:8:2:8:8:@N:FX1017:@XP_MSG">mhz_to_1hz.v(8)</a><!@TM:1726792264> | SB_GB inserted on the net foo.N_28.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1726792264> | Automatically generated clock Mhz_to_1hz|enable_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|S:clk_ibuf_gb_io@|E:bar.leds[3]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_ibuf_gb_io      SB_GB_IO               28         bar.leds[3]    
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\synwork\top_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1726792264> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1726792264> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1726792264> | Writing EDF file: C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1726792264> | Found inferred clock top_module|clk with period 6.60ns. Please declare a user-defined clock on object "p:clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Sep 19 19:31:04 2024
#


Top view:               top_module
Requested Frequency:    151.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1726792264> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1726792264> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.165

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top_module|clk     151.4 MHz     128.7 MHz     6.604         7.769         -1.165     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------
top_module|clk  top_module|clk  |  6.604       -1.165  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top_module|clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                    Starting                                                Arrival           
Instance            Reference          Type         Pin     Net             Time        Slack 
                    Clock                                                                     
----------------------------------------------------------------------------------------------
foo.counter[0]      top_module|clk     SB_DFFSR     Q       counter[0]      0.540       -1.165
foo.counter[1]      top_module|clk     SB_DFFSR     Q       counter[1]      0.540       -1.116
foo.counter[2]      top_module|clk     SB_DFFSR     Q       counter[2]      0.540       -1.116
foo.counter[4]      top_module|clk     SB_DFFSR     Q       counter[4]      0.540       -1.116
foo.counter[3]      top_module|clk     SB_DFFSR     Q       counter[3]      0.540       -1.095
foo.counter[10]     top_module|clk     SB_DFFSR     Q       counter[10]     0.540       -1.095
foo.counter[5]      top_module|clk     SB_DFFSR     Q       counter[5]      0.540       -1.067
foo.counter[18]     top_module|clk     SB_DFFSR     Q       counter[18]     0.540       -1.067
foo.counter[7]      top_module|clk     SB_DFFSR     Q       counter[7]      0.540       -1.053
foo.counter[6]      top_module|clk     SB_DFFSR     Q       counter[6]      0.540       -1.046
==============================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                               Required           
Instance            Reference          Type         Pin     Net            Time         Slack 
                    Clock                                                                     
----------------------------------------------------------------------------------------------
foo.enable          top_module|clk     SB_DFF       D       enable_RNO     6.499        -1.165
foo.counter[7]      top_module|clk     SB_DFFSR     D       counterc_5     6.499        -1.074
foo.counter[8]      top_module|clk     SB_DFFSR     D       counterc_6     6.499        -1.074
foo.counter[10]     top_module|clk     SB_DFFSR     D       counterc_7     6.499        -1.074
foo.counter[11]     top_module|clk     SB_DFFSR     D       counterc_8     6.499        -1.074
foo.counter[15]     top_module|clk     SB_DFFSR     D       counterc       6.499        -1.074
foo.counter[16]     top_module|clk     SB_DFFSR     D       counterc_0     6.499        -1.074
foo.counter[17]     top_module|clk     SB_DFFSR     D       counterc_1     6.499        -1.074
foo.counter[19]     top_module|clk     SB_DFFSR     D       counterc_2     6.499        -1.074
foo.counter[20]     top_module|clk     SB_DFFSR     D       counterc_3     6.499        -1.074
==============================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.srr:srsfC:\HDL\IceStick\Projects\leds_clock\top_module\top_icecube\top_icecube_Implmnt\top_icecube.srs:fp:20818:21922:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.165

    Number of logic level(s):                3
    Starting point:                          foo.counter[0] / Q
    Ending point:                            foo.enable / D
    The start point is clocked by            top_module|clk [rising] on pin C
    The end   point is clocked by            top_module|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
foo.counter[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[0]                  Net          -        -       1.599     -           4         
foo.counter_RNIJ8NM[2]      SB_LUT4      I0       In      -         2.139       -         
foo.counter_RNIJ8NM[2]      SB_LUT4      O        Out     0.449     2.588       -         
un1_counter_7_20_7          Net          -        -       1.371     -           1         
foo.counter_RNIALJ44[2]     SB_LUT4      I0       In      -         3.959       -         
foo.counter_RNIALJ44[2]     SB_LUT4      O        Out     0.449     4.408       -         
un1_counter_7_20            Net          -        -       1.371     -           12        
foo.enable_RNO              SB_LUT4      I2       In      -         5.779       -         
foo.enable_RNO              SB_LUT4      O        Out     0.379     6.157       -         
enable_RNO                  Net          -        -       1.507     -           1         
foo.enable                  SB_DFF       D        In      -         7.664       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          foo.counter[1] / Q
    Ending point:                            foo.enable / D
    The start point is clocked by            top_module|clk [rising] on pin C
    The end   point is clocked by            top_module|clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
foo.counter[1]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[1]                   Net          -        -       1.599     -           3         
foo.counter_RNIEHGH[1]       SB_LUT4      I0       In      -         2.139       -         
foo.counter_RNIEHGH[1]       SB_LUT4      O        Out     0.449     2.588       -         
un1_counter_7_19_3           Net          -        -       1.371     -           1         
foo.counter_RNI9NE82[14]     SB_LUT4      I2       In      -         3.959       -         
foo.counter_RNI9NE82[14]     SB_LUT4      O        Out     0.379     4.338       -         
un1_counter_7_19             Net          -        -       1.371     -           12        
foo.enable_RNO               SB_LUT4      I1       In      -         5.708       -         
foo.enable_RNO               SB_LUT4      O        Out     0.400     6.108       -         
enable_RNO                   Net          -        -       1.507     -           1         
foo.enable                   SB_DFF       D        In      -         7.615       -         
===========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          foo.counter[2] / Q
    Ending point:                            foo.enable / D
    The start point is clocked by            top_module|clk [rising] on pin C
    The end   point is clocked by            top_module|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
foo.counter[2]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[2]                  Net          -        -       1.599     -           3         
foo.counter_RNIJ8NM[2]      SB_LUT4      I1       In      -         2.139       -         
foo.counter_RNIJ8NM[2]      SB_LUT4      O        Out     0.400     2.539       -         
un1_counter_7_20_7          Net          -        -       1.371     -           1         
foo.counter_RNIALJ44[2]     SB_LUT4      I0       In      -         3.910       -         
foo.counter_RNIALJ44[2]     SB_LUT4      O        Out     0.449     4.359       -         
un1_counter_7_20            Net          -        -       1.371     -           12        
foo.enable_RNO              SB_LUT4      I2       In      -         5.729       -         
foo.enable_RNO              SB_LUT4      O        Out     0.379     6.108       -         
enable_RNO                  Net          -        -       1.507     -           1         
foo.enable                  SB_DFF       D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.116

    Number of logic level(s):                3
    Starting point:                          foo.counter[4] / Q
    Ending point:                            foo.enable / D
    The start point is clocked by            top_module|clk [rising] on pin C
    The end   point is clocked by            top_module|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
foo.counter[4]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[4]                  Net          -        -       1.599     -           3         
foo.counter_RNIV6AU[4]      SB_LUT4      I0       In      -         2.139       -         
foo.counter_RNIV6AU[4]      SB_LUT4      O        Out     0.449     2.588       -         
un1_counter_7_20_8          Net          -        -       1.371     -           1         
foo.counter_RNIALJ44[2]     SB_LUT4      I1       In      -         3.959       -         
foo.counter_RNIALJ44[2]     SB_LUT4      O        Out     0.400     4.359       -         
un1_counter_7_20            Net          -        -       1.371     -           12        
foo.enable_RNO              SB_LUT4      I2       In      -         5.729       -         
foo.enable_RNO              SB_LUT4      O        Out     0.379     6.108       -         
enable_RNO                  Net          -        -       1.507     -           1         
foo.enable                  SB_DFF       D        In      -         7.615       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.604
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.499

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.095

    Number of logic level(s):                3
    Starting point:                          foo.counter[3] / Q
    Ending point:                            foo.enable / D
    The start point is clocked by            top_module|clk [rising] on pin C
    The end   point is clocked by            top_module|clk [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
foo.counter[3]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[3]                  Net          -        -       1.599     -           3         
foo.counter_RNIJ8NM[2]      SB_LUT4      I2       In      -         2.139       -         
foo.counter_RNIJ8NM[2]      SB_LUT4      O        Out     0.379     2.518       -         
un1_counter_7_20_7          Net          -        -       1.371     -           1         
foo.counter_RNIALJ44[2]     SB_LUT4      I0       In      -         3.889       -         
foo.counter_RNIALJ44[2]     SB_LUT4      O        Out     0.449     4.338       -         
un1_counter_7_20            Net          -        -       1.371     -           12        
foo.enable_RNO              SB_LUT4      I2       In      -         5.708       -         
foo.enable_RNO              SB_LUT4      O        Out     0.379     6.087       -         
enable_RNO                  Net          -        -       1.507     -           1         
foo.enable                  SB_DFF       D        In      -         7.594       -         
==========================================================================================
Total path delay (propagation time + setup) of 7.699 is 1.851(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for top_module </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             2 uses
SB_CARRY        21 uses
SB_DFF          1 use
SB_DFFER        3 uses
SB_DFFES        1 use
SB_DFFSR        23 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         33 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   28 (2%)
Total load per clock:
   top_module|clk: 1

@S |Mapping Summary:
Total  LUTs: 33 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 33 = 33 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 19 19:31:04 2024

###########################################################]

</pre></samp></body></html>
