✔ [2/102] Built LeanRV64D.Sail.IntRange
✔ [3/102] Built LeanRV64D.Sail.BitVec
✔ [4/102] Built LeanRV64D.Sail.Sail
✔ [5/102] Built LeanRV64D.Defs
✔ [6/102] Built LeanRV64D.FakeReal
✔ [7/102] Built LeanRV64D.RiscvExtras
✔ [8/102] Built LeanRV64D.Specialization
✔ [9/102] Built LeanRV64D.Option
✔ [10/102] Built LeanRV64D.Flow
✔ [11/102] Built LeanRV64D.Arith
✔ [12/102] Built LeanRV64D.String
✔ [13/102] Built LeanRV64D.Mapping
✔ [14/102] Built LeanRV64D.Vector
✔ [15/102] Built LeanRV64D.HexBits
✔ [16/102] Built LeanRV64D.HexBitsSigned
✔ [17/102] Built LeanRV64D.DecBits
✔ [18/102] Built LeanRV64D.Prelude
✔ [19/102] Built LeanRV64D.RiscvErrors
✔ [20/102] Built LeanRV64D.RiscvXlen
✔ [21/102] Built LeanRV64D.RiscvFlen
✔ [22/102] Built LeanRV64D.RiscvVlen
✔ [23/102] Built LeanRV64D.PreludeMemAddrtype
✔ [24/102] Built LeanRV64D.PreludeMemMetadata
✔ [25/102] Built LeanRV64D.Result
✔ [26/102] Built LeanRV64D.Common
✔ [27/102] Built LeanRV64D.ReadWrite
✔ [28/102] Built LeanRV64D.PreludeMem
✔ [29/102] Built LeanRV64D.Arithmetic
✔ [30/102] Built LeanRV64D.RiscvExtensions
✔ [31/102] Built LeanRV64D.RiscvTypesExt
✔ [32/102] Built LeanRV64D.RiscvTypes
✔ [33/102] Built LeanRV64D.RiscvVmemTypes
✔ [34/102] Built LeanRV64D.RiscvCallbacks
✔ [35/102] Built LeanRV64D.RiscvRegType
✔ [36/102] Built LeanRV64D.RiscvFregType
✔ [37/102] Built LeanRV64D.RiscvRegs
✔ [38/102] Built LeanRV64D.RiscvPcAccess
✔ [39/102] Built LeanRV64D.RiscvSysRegs
✔ [40/102] Built LeanRV64D.RiscvPmpRegs
✔ [41/102] Built LeanRV64D.RiscvPmpControl
✔ [42/102] Built LeanRV64D.RiscvExtRegs
✔ [43/102] Built LeanRV64D.RiscvAddrChecks
✔ [44/102] Built LeanRV64D.RiscvVregType
✔ [45/102] Built LeanRV64D.RiscvVextRegs
✔ [46/102] Built LeanRV64D.RiscvVextControl
✔ [47/102] Built LeanRV64D.RiscvSysExceptions
✔ [48/102] Built LeanRV64D.RiscvZihpm
✔ [49/102] Built LeanRV64D.RiscvSscofpmf
✔ [50/102] Built LeanRV64D.RiscvZkrControl
✔ [51/102] Built LeanRV64D.RiscvSoftfloatInterface
✔ [52/102] Built LeanRV64D.RiscvFdextRegs
✔ [53/102] Built LeanRV64D.RiscvSmcntrpmf
✔ [54/102] Built LeanRV64D.RiscvSysControl
✖ [55/102] Building LeanRV64D.RiscvPlatform
trace: .> LEAN_PATH=/home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean /home/runner/.elan/toolchains/leanprover--lean4-nightly---nightly-2025-04-07/bin/lean --tstack=400000 -Dweak.linter.style.nameCheck=false /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean -R /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D -o /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/RiscvPlatform.olean -i /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/.lake/build/lib/lean/LeanRV64D/RiscvPlatform.ilean -c /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/.lake/build/ir/LeanRV64D/RiscvPlatform.c --json
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:659:6: unsolved goals
app_0 : physaddr
width : Nat
data : BitVec (8 * width)
paddr : physaddrbits
x✝² : Unit :=
  bif get_config_print_platform () then
    print_endline ("htif[" ++ (hex_bits_str paddr ++ ("] <- " ++ BitVec.toFormatted data)))
  else ()
x✝¹ : PUnit
cmd : BitVec 64
x✝ :
  ((True ∧ ¬(true && BitVec.extractLsb 7 0 (_get_htif_cmd_device cmd) == 0#8) = true) ∧
      ¬(true && BitVec.extractLsb 7 0 (_get_htif_cmd_device cmd) == 1#8) = true) ∧
    ¬true = true
⊢ SailM PUnit
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:683:10: unsolved goals
app_0 : physaddr
width : Nat
data : BitVec (8 * width)
paddr : physaddrbits
x✝³ : Unit :=
  bif get_config_print_platform () then
    print_endline ("htif[" ++ (hex_bits_str paddr ++ ("] <- " ++ BitVec.toFormatted data)))
  else ()
x✝² : PUnit
cmd : BitVec 64
x✝¹ : Unit :=
  bif get_config_print_platform () then
    print_endline ("htif-term cmd: " ++ BitVec.toFormatted (_get_htif_cmd_payload cmd))
  else ()
x✝ :
  ((True ∧ ¬(true && BitVec.extractLsb 7 0 (_get_htif_cmd_cmd cmd) == 0#8) = true) ∧
      ¬(true && BitVec.extractLsb 7 0 (_get_htif_cmd_cmd cmd) == 1#8) = true) ∧
    ¬true = true
⊢ SailM PUnit
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:659:6: (kernel) incorrect number of universe levels parameters for 'PUnit', #1 expected, #0 provided
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:659:6: (kernel) incorrect number of universe levels parameters for 'PUnit', #1 expected, #0 provided
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:659:6: (kernel) incorrect number of universe levels parameters for 'PUnit', #1 expected, #0 provided
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:683:10: (kernel) incorrect number of universe levels parameters for 'PUnit', #1 expected, #0 provided
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:683:10: (kernel) incorrect number of universe levels parameters for 'PUnit', #1 expected, #0 provided
error: /home/runner/work/sail-riscv-lean-matchbv/sail-riscv-lean-matchbv/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvPlatform.lean:683:10: (kernel) incorrect number of universe levels parameters for 'PUnit', #1 expected, #0 provided
error: Lean exited with code 1
Some required builds logged failures:
- LeanRV64D.RiscvPlatform
