Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21f4414294a84a868dff2dacbcd6ee8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RT' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:374]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'RD' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'dout' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RFWA' [B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/top_module.v:576]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_4/MultiCycleProcessor/MultiCycle/MultiCycle.srcs/sources_1/new/memory.v" Line 53 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and0
Compiling module xil_defaultlib.control_unit(SRLV=6'b010)
Compiling module xil_defaultlib.data_register
Compiling module xil_defaultlib.inst_register
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.or0
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.reg0
Compiling module xil_defaultlib.reg1
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
