{"design__lint_error__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 1128, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0011652348330244422, "power__switching__total": 0.0008673613192513585, "power__leakage__total": 9.038986448217656e-09, "power__total": 0.002032605232670903, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.019604, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.019604, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.467908, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.371463, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 18, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.014827, "clock__skew__worst_setup": -0.014827, "timing__hold__ws": 0.258186, "timing__setup__ws": 0.197366, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 120.685 131.405", "design__core__bbox": "5.52 10.88 115.0 119.68", "design__io": 147, "design__die__area": 15858.6, "design__core__area": 11911.4, "design__instance__area": 8951.08, "design__instance__count__stdcell": 1128, "design__instance__area__stdcell": 8951.08, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.751471, "design__instance__utilization__stdcell": 0.751471, "floorplan__design__io": 145, "design__io__hpwl": 8882346, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 21160, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 18, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1038, "route__net__special": 2, "route__drc_errors__iter:1": 922, "route__wirelength__iter:1": 24624, "route__drc_errors__iter:2": 489, "route__wirelength__iter:2": 24286, "route__drc_errors__iter:3": 399, "route__wirelength__iter:3": 24051, "route__drc_errors__iter:4": 120, "route__wirelength__iter:4": 24076, "route__drc_errors__iter:5": 39, "route__wirelength__iter:5": 24114, "route__drc_errors__iter:6": 4, "route__wirelength__iter:6": 24130, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 24129, "route__drc_errors": 0, "route__wirelength": 24129, "route__vias": 6954, "route__vias__singlecut": 6954, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 290.02, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.03049, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.03049, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.033245, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.270167, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.015408, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.015408, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.260355, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.379295, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.01902, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.01902, "timing__hold__ws__corner:min_tt_025C_1v80": 0.465256, "timing__setup__ws__corner:min_tt_025C_1v80": 3.419406, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.029346, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.029346, "timing__hold__ws__corner:min_ss_100C_1v60": 1.029057, "timing__setup__ws__corner:min_ss_100C_1v60": 0.344311, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.014827, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.014827, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.258186, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.41171, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.020203, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.020203, "timing__hold__ws__corner:max_tt_025C_1v80": 0.470334, "timing__setup__ws__corner:max_tt_025C_1v80": 3.324256, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.031107, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.031107, "timing__hold__ws__corner:max_ss_100C_1v60": 1.037168, "timing__setup__ws__corner:max_ss_100C_1v60": 0.197366, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.016108, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.016108, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.262125, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.345654, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79746, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000489805, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00253774, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00195472, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000457414, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00195472, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00049, "ir__drop__worst": 0.00254, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}