// IWLS benchmark module "s382.bench" printed on Wed May 29 21:34:53 2002
module \s382.bench (FM, TEST, CLR, GRN1, GRN2, RED1, YLW2, RED2, YLW1);
input
  CLR,
  TEST,
  FM;
output
  RED1,
  RED2,
  GRN1,
  GRN2,
  YLW1,
  YLW2;
reg
  UC_8,
  UC_9,
  OLATCH_G2L,
  OLATCH_G1L,
  UC_10,
  UC_11,
  UC_16,
  UC_17,
  UC_18,
  UC_19,
  OLATCH_Y2L,
  TESTL,
  FML,
  OLATCH_FEL,
  OLATCH_R1L,
  OLATCHVUC_5,
  OLATCHVUC_6,
  C3_Q0,
  C3_Q1,
  C3_Q2,
  C3_Q3;
wire
  \[45] ,
  C3_Q0VZVOR1NF,
  TCOMBVNODE8VOR2NF,
  TCOMBVNODE4VOR2NF,
  TCOMB_GA1,
  TCOMB_GA2,
  C3_Q1VD,
  Y1CVAD2NF,
  C3VCIIA,
  \[46] ,
  C3_Q1VZ,
  \[47] ,
  UC_9VUC_0,
  Y1C,
  C3_Q1VZVOR1NF,
  R2CVAD1NF,
  C3_Q0VUC_0,
  UC_16VD,
  C3_Q1VUC_0,
  \[25] ,
  UC_10VZVOR1NF,
  \[26] ,
  UC_11VD,
  TESTLVIINMUXVOR2NF,
  R2CVAD2NF,
  \[27] ,
  C3_Q2VUC_0,
  TCOMB_GA2VAD2NF,
  UC_18VZVOR1NF,
  UC_19VZ,
  UC_8VD,
  \[28] ,
  UC_19VD,
  C3VCO0,
  C3VCO1,
  \[29] ,
  C3VCO2,
  TCOMB_YA1,
  TCOMB_YA2,
  UC_10VUC_0,
  FMLVIINMUXVND1,
  UC_27,
  TCOMB_RA1VOR2NF,
  UC_8VZVOR1NF,
  C3_Q2VD,
  C3_Q2VZ,
  C1_CO,
  UC_19VZVOR1NF,
  R2C,
  \[30] ,
  C2_CO,
  TCOMB_RA2VOR1NF,
  TCOMB_RA1VOR1NF,
  \[31] ,
  UC_9VZVOR1NF,
  UC_17VZ,
  \[32] ,
  UC_17VD,
  FMLVIINMUXVOR1NF,
  \[33] ,
  C1VCO1,
  C1VCO2,
  TCOMBVNODE12,
  TCOMB_GA2VAD4NF,
  UC_16VZVOR1NF,
  TCOMBVNODE14,
  TCOMBVNODE15,
  TCOMBVNODE16,
  TCOMBVNODE18,
  TCOMBVNODE19,
  \[34] ,
  \[35] ,
  TCOMBVNODE8VOR1NF,
  TCOMB_FE,
  TCOMBVNODE4VOR1NF,
  TESTLVIINLATCHVCDAD,
  C3_Q0VD,
  Y1CVAD1NF,
  \[36] ,
  TESTLVIINMUXVOR1NF,
  C3_Q0VZ,
  \[37] ,
  TCOMB_GA2VAD1NF,
  UC_17VZVOR1NF,
  TCOMB_GA1VAD1NF,
  UC_9VD,
  \[38] ,
  FMLVIINLATCHVCDAD,
  \[39] ,
  UC_9VZ,
  TCOMB_RA2VOR3NF,
  C3_Q2VZVOR1NF,
  TCOMB_RA1,
  TCOMB_RA2,
  C3_Q3VD,
  UC_17VUC_0,
  CTST,
  TCOMBVNODE16VOR1NF,
  UC_18VUC_0,
  TCOMBVNODE3,
  TCOMBVNODE4,
  TCOMBVNODE6,
  TCOMBVNODE8,
  TESTLVIINMUXVND1,
  UC_10VZ,
  \[40] ,
  UC_10VD,
  C1VCIIA,
  \[41] ,
  UC_19VUC_0,
  TCOMB_GA2VAD3NF,
  UC_18VZ,
  \[42] ,
  UC_18VD,
  C3_Q3VZVOR1NF,
  FMLVIINMUXVOR2NF,
  \[43] ,
  C2VCO0,
  C2VCO1,
  C2VCO2,
  C2VCIIA,
  \[44] ;
assign
  RED1 = OLATCH_R1L,
  RED2 = \[25] ,
  \[45]  = UC_9VD,
  C3_Q0VZVOR1NF = C2_CO | C3_Q0,
  TCOMBVNODE8VOR2NF = ~C3_Q3 | ~FML,
  TCOMBVNODE4VOR2NF = C3_Q2 | (~C3_Q3 | CLR),
  TCOMB_GA1 = ~TCOMB_GA1VAD1NF & ~TCOMBVNODE8,
  TCOMB_GA2 = ~TCOMB_GA2VAD1NF & (~TCOMB_GA2VAD2NF & (~TCOMB_GA2VAD3NF & ~TCOMB_GA2VAD4NF)),
  C3_Q1VD = ~C3_Q1VZ & (~UC_27 & ~CLR),
  Y1CVAD2NF = TCOMB_YA1 & ~TCOMB_FE,
  C3VCIIA = ~C3_Q0 & (~C3_Q1 & ~C3_Q2),
  \[46]  = UC_10VD,
  C3_Q1VZ = ~C3_Q1VUC_0 | ~C3_Q1VZVOR1NF,
  \[47]  = UC_11VD,
  UC_9VUC_0 = ~UC_9 | ~C1VCO1,
  Y1C = ~Y1CVAD1NF & ~Y1CVAD2NF,
  C3_Q1VZVOR1NF = C3_Q1 | C3VCO0,
  R2CVAD1NF = TCOMB_FE & ~UC_17,
  C3_Q0VUC_0 = ~C2_CO | ~C3_Q0,
  UC_16VD = UC_16VZVOR1NF & (~C2_CO & ~CLR),
  GRN1 = OLATCH_G1L,
  GRN2 = OLATCH_G2L,
  C3_Q1VUC_0 = ~C3_Q1 | ~C3VCO0,
  \[25]  = ~OLATCHVUC_5,
  UC_10VZVOR1NF = UC_11 | UC_10,
  \[26]  = ~OLATCHVUC_6,
  UC_11VD = ~C1_CO & (~UC_11 & ~CLR),
  TESTLVIINMUXVOR2NF = ~TESTL | ~TEST,
  R2CVAD2NF = TCOMB_RA2 & ~TCOMB_FE,
  \[27]  = TESTLVIINLATCHVCDAD,
  C3_Q2VUC_0 = ~C3_Q2 | ~C3VCO1,
  TCOMB_GA2VAD2NF = C3_Q0 & (C3_Q1 & ~CLR),
  UC_18VZVOR1NF = UC_18 | C2VCO0,
  UC_19VZ = ~UC_19VUC_0 | ~UC_19VZVOR1NF,
  UC_8VD = UC_8VZVOR1NF & (~C1_CO & ~CLR),
  \[28]  = FMLVIINLATCHVCDAD,
  UC_19VD = ~UC_19VZ & (~C2_CO & ~CLR),
  C3VCO0 = C2_CO & C3_Q0,
  C3VCO1 = C2_CO & (C3_Q0 & C3_Q1),
  \[29]  = TCOMB_YA2,
  C3VCO2 = C2_CO & (C3_Q0 & (C3_Q1 & C3_Q2)),
  TCOMB_YA1 = ~TCOMBVNODE3 | ~TCOMBVNODE16,
  TCOMB_YA2 = ~TCOMBVNODE12 & C3_Q0,
  UC_10VUC_0 = ~UC_11 | ~UC_10,
  FMLVIINMUXVND1 = ~FMLVIINMUXVOR1NF | ~FMLVIINMUXVOR2NF,
  UC_27 = ~C3VCIIA & (C2_CO & C3_Q3),
  TCOMB_RA1VOR2NF = OLATCH_FEL | (C3_Q3 | C3_Q2),
  UC_8VZVOR1NF = UC_8 | C1VCO2,
  C3_Q2VD = ~C3_Q2VZ & (~UC_27 & ~CLR),
  C3_Q2VZ = ~C3_Q2VUC_0 | ~C3_Q2VZVOR1NF,
  C1_CO = ~C1VCIIA & UC_8,
  UC_19VZVOR1NF = ~CTST | UC_19,
  R2C = ~R2CVAD1NF & ~R2CVAD2NF,
  \[30]  = Y1C,
  C2_CO = ~C2VCIIA & (~CTST & UC_16),
  TCOMB_RA2VOR1NF = C3_Q0 | (C3_Q1 | (~C3_Q3 | CLR)),
  TCOMB_RA1VOR1NF = ~C3_Q0 | (C3_Q1 | (C3_Q2 | OLATCH_FEL)),
  \[31]  = R2C,
  UC_9VZVOR1NF = UC_9 | C1VCO1,
  UC_17VZ = ~UC_17VUC_0 | ~UC_17VZVOR1NF,
  \[32]  = TCOMB_RA1,
  UC_17VD = ~UC_17VZ & (~C2_CO & ~CLR),
  FMLVIINMUXVOR1NF = FML | FM,
  \[33]  = TCOMB_GA2,
  C1VCO1 = UC_11 & UC_10,
  C1VCO2 = UC_11 & (UC_10 & UC_9),
  TCOMBVNODE12 = ~C3_Q1 | (C3_Q2 | (OLATCH_FEL | CLR)),
  TCOMB_GA2VAD4NF = OLATCH_FEL & ~CLR,
  UC_16VZVOR1NF = UC_16 | C2VCO2,
  TCOMBVNODE14 = ~TCOMBVNODE15 | C3_Q0,
  TCOMBVNODE15 = ~C3_Q1 & (C3_Q2 & (FML & ~CLR)),
  TCOMBVNODE16 = ~TCOMBVNODE16VOR1NF | ~TCOMBVNODE19,
  TCOMBVNODE18 = ~C3_Q0 | C3_Q1,
  TCOMBVNODE19 = OLATCH_FEL & ~CLR,
  \[34]  = TCOMB_GA1,
  \[35]  = TCOMB_FE,
  TCOMBVNODE8VOR1NF = C3_Q0 | (C3_Q1 | ~FML),
  TCOMB_FE = ~TCOMBVNODE14 | ~TCOMBVNODE16,
  TCOMBVNODE4VOR1NF = ~C3_Q2 | (C3_Q3 | (~FML | CLR)),
  TESTLVIINLATCHVCDAD = ~TESTLVIINMUXVND1 & ~CLR,
  C3_Q0VD = ~C3_Q0VZ & (~UC_27 & ~CLR),
  Y1CVAD1NF = TCOMB_YA1 & ~UC_17,
  \[36]  = C3_Q3VD,
  TESTLVIINMUXVOR1NF = TESTL | TEST,
  C3_Q0VZ = ~C3_Q0VUC_0 | ~C3_Q0VZVOR1NF,
  \[37]  = C3_Q2VD,
  TCOMB_GA2VAD1NF = ~C3_Q0 & (C3_Q3 & ~CLR),
  UC_17VZVOR1NF = UC_17 | C2VCO1,
  TCOMB_GA1VAD1NF = OLATCH_FEL & TCOMBVNODE6,
  UC_9VD = ~UC_9VZ & (~C1_CO & ~CLR),
  \[38]  = C3_Q1VD,
  YLW1 = \[26] ,
  YLW2 = OLATCH_Y2L,
  FMLVIINLATCHVCDAD = ~FMLVIINMUXVND1 & ~CLR,
  \[39]  = C3_Q0VD,
  UC_9VZ = ~UC_9VUC_0 | ~UC_9VZVOR1NF,
  TCOMB_RA2VOR3NF = ~C3_Q2 | CLR,
  C3_Q2VZVOR1NF = C3_Q2 | C3VCO1,
  TCOMB_RA1 = ~TCOMB_RA1VOR1NF | (~TCOMB_RA1VOR2NF | CLR),
  TCOMB_RA2 = ~TCOMB_RA2VOR1NF | ~TCOMB_RA2VOR3NF,
  C3_Q3VD = C3_Q3VZVOR1NF & (~UC_27 & ~CLR),
  UC_17VUC_0 = ~UC_17 | ~C2VCO1,
  CTST = ~TESTL & ~C1_CO,
  TCOMBVNODE16VOR1NF = TCOMBVNODE18 | (~C3_Q2 | (C3_Q3 | FML)),
  UC_18VUC_0 = ~UC_18 | ~C2VCO0,
  TCOMBVNODE3 = ~TCOMBVNODE4 | (C3_Q0 | C3_Q1),
  TCOMBVNODE4 = ~TCOMBVNODE4VOR1NF | ~TCOMBVNODE4VOR2NF,
  TCOMBVNODE6 = ~C3_Q0 | (C3_Q1 | (C3_Q3 | FML)),
  TCOMBVNODE8 = ~TCOMBVNODE8VOR2NF | (~TCOMBVNODE8VOR1NF | (~C3_Q2 | CLR)),
  TESTLVIINMUXVND1 = ~TESTLVIINMUXVOR1NF | ~TESTLVIINMUXVOR2NF,
  UC_10VZ = ~UC_10VUC_0 | ~UC_10VZVOR1NF,
  \[40]  = UC_16VD,
  UC_10VD = ~UC_10VZ & (~C1_CO & ~CLR),
  C1VCIIA = ~UC_11 & (~UC_10 & ~UC_9),
  \[41]  = UC_17VD,
  UC_19VUC_0 = CTST | ~UC_19,
  TCOMB_GA2VAD3NF = C3_Q2 & ~CLR,
  UC_18VZ = ~UC_18VUC_0 | ~UC_18VZVOR1NF,
  \[42]  = UC_18VD,
  UC_18VD = ~UC_18VZ & (~C2_CO & ~CLR),
  C3_Q3VZVOR1NF = C3_Q3 | C3VCO2,
  FMLVIINMUXVOR2NF = ~FML | ~FM,
  \[43]  = UC_19VD,
  C2VCO0 = ~CTST & UC_19,
  C2VCO1 = ~CTST & (UC_19 & UC_18),
  C2VCO2 = ~CTST & (UC_19 & (UC_18 & UC_17)),
  C2VCIIA = ~UC_19 & (~UC_18 & ~UC_17),
  \[44]  = UC_8VD;
always begin
  UC_8 = \[44] ;
  UC_9 = \[45] ;
  OLATCH_G2L = \[33] ;
  OLATCH_G1L = \[34] ;
  UC_10 = \[46] ;
  UC_11 = \[47] ;
  UC_16 = \[40] ;
  UC_17 = \[41] ;
  UC_18 = \[42] ;
  UC_19 = \[43] ;
  OLATCH_Y2L = \[29] ;
  TESTL = \[27] ;
  FML = \[28] ;
  OLATCH_FEL = \[35] ;
  OLATCH_R1L = \[32] ;
  OLATCHVUC_5 = \[31] ;
  OLATCHVUC_6 = \[30] ;
  C3_Q0 = \[39] ;
  C3_Q1 = \[38] ;
  C3_Q2 = \[37] ;
  C3_Q3 = \[36] ;
end
initial begin
  UC_8 = 0;
  UC_9 = 0;
  OLATCH_G2L = 0;
  OLATCH_G1L = 0;
  UC_10 = 0;
  UC_11 = 0;
  UC_16 = 0;
  UC_17 = 0;
  UC_18 = 0;
  UC_19 = 0;
  OLATCH_Y2L = 0;
  TESTL = 0;
  FML = 0;
  OLATCH_FEL = 0;
  OLATCH_R1L = 0;
  OLATCHVUC_5 = 0;
  OLATCHVUC_6 = 0;
  C3_Q0 = 0;
  C3_Q1 = 0;
  C3_Q2 = 0;
  C3_Q3 = 0;
end
endmodule

