// Seed: 1247991556
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1;
  assign id_1[1] = id_1;
  task id_2(input reg id_3);
    input id_4;
    begin : LABEL_0
      id_4 <= id_3;
    end
  endtask
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  tri0 id_4, id_5, id_6;
  wire id_7;
  assign id_5 = 1'b0;
  assign id_3 = 1;
endmodule
