+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|          53122|          53122|          53122|             NA|             NA|             NA|                 53122|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.713
CP achieved post-implementation: 5.291
Timing met


0.000281069