[09:14:02.996] <TB1>     INFO: *** Welcome to pxar ***
[09:14:02.996] <TB1>     INFO: *** Today: 2016/09/29
[09:14:02.003] <TB1>     INFO: *** Version: 47bc-dirty
[09:14:02.003] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:02.003] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:02.003] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//defaultMaskFile.dat
[09:14:02.003] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters_C15.dat
[09:14:03.080] <TB1>     INFO:         clk: 4
[09:14:03.080] <TB1>     INFO:         ctr: 4
[09:14:03.080] <TB1>     INFO:         sda: 19
[09:14:03.080] <TB1>     INFO:         tin: 9
[09:14:03.080] <TB1>     INFO:         level: 15
[09:14:03.080] <TB1>     INFO:         triggerdelay: 0
[09:14:03.080] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:14:03.080] <TB1>     INFO: Log level: DEBUG
[09:14:03.088] <TB1>     INFO: Found DTB DTB_WRECOM
[09:14:03.097] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[09:14:03.100] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[09:14:03.102] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[09:14:04.662] <TB1>     INFO: DUT info: 
[09:14:04.662] <TB1>     INFO: The DUT currently contains the following objects:
[09:14:04.662] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:14:04.662] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[09:14:04.662] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[09:14:04.662] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:14:04.662] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.662] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:14:04.663] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:14:04.664] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:04.665] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:04.666] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:04.675] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30973952
[09:14:04.675] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x15f9310
[09:14:04.675] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x156b770
[09:14:04.675] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f63d9d94010
[09:14:04.675] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f63dffff510
[09:14:04.675] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31039488 fPxarMemory = 0x7f63d9d94010
[09:14:04.676] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 380.2mA
[09:14:04.677] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[09:14:04.677] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[09:14:04.677] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:14:05.079] <TB1>     INFO: enter 'restricted' command line mode
[09:14:05.079] <TB1>     INFO: enter test to run
[09:14:05.079] <TB1>     INFO:   test: FPIXTest no parameter change
[09:14:05.079] <TB1>     INFO:   running: fpixtest
[09:14:05.080] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:14:05.083] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:14:05.083] <TB1>     INFO: ######################################################################
[09:14:05.083] <TB1>     INFO: PixTestFPIXTest::doTest()
[09:14:05.083] <TB1>     INFO: ######################################################################
[09:14:05.086] <TB1>     INFO: ######################################################################
[09:14:05.086] <TB1>     INFO: PixTestPretest::doTest()
[09:14:05.086] <TB1>     INFO: ######################################################################
[09:14:05.089] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:05.089] <TB1>     INFO:    PixTestPretest::programROC() 
[09:14:05.089] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:23.106] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:14:23.106] <TB1>     INFO: IA differences per ROC:  17.7 17.7 19.3 16.9 18.5 20.9 19.3 20.1 19.3 20.1 17.7 19.3 18.5 20.9 19.3 18.5
[09:14:23.173] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:23.173] <TB1>     INFO:    PixTestPretest::checkIdig() 
[09:14:23.173] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:24.426] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[09:14:24.927] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[09:14:25.429] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[09:14:25.931] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[09:14:26.432] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[09:14:26.934] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[09:14:27.436] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[09:14:27.937] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[09:14:28.439] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[09:14:28.941] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[09:14:29.442] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[09:14:29.944] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[09:14:30.446] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[09:14:30.948] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[09:14:31.449] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[09:14:31.951] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[09:14:32.204] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 2.4 
[09:14:32.204] <TB1>     INFO: Test took 9035 ms.
[09:14:32.205] <TB1>     INFO: PixTestPretest::checkIdig() done.
[09:14:32.240] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:32.240] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:14:32.240] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:32.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[09:14:32.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.1688 mA
[09:14:32.545] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 23.9688 mA
[09:14:32.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[09:14:32.748] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  83 Ia 24.7687 mA
[09:14:32.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  79 Ia 23.1688 mA
[09:14:32.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  84 Ia 24.7687 mA
[09:14:33.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  80 Ia 23.9688 mA
[09:14:33.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.9688 mA
[09:14:33.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.5687 mA
[09:14:33.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  93 Ia 24.7687 mA
[09:14:33.455] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 23.9688 mA
[09:14:33.557] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[09:14:33.658] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.5688 mA
[09:14:33.759] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  70 Ia 24.7687 mA
[09:14:33.860] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  66 Ia 23.1688 mA
[09:14:33.960] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  71 Ia 23.9688 mA
[09:14:34.062] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9688 mA
[09:14:34.164] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.7687 mA
[09:14:34.264] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  74 Ia 23.9688 mA
[09:14:34.366] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.9688 mA
[09:14:34.468] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.7687 mA
[09:14:34.568] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  74 Ia 23.9688 mA
[09:14:34.670] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[09:14:34.771] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.9688 mA
[09:14:34.872] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[09:14:34.974] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3687 mA
[09:14:35.074] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.7687 mA
[09:14:35.175] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  84 Ia 24.7687 mA
[09:14:35.276] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 23.9688 mA
[09:14:35.377] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.7687 mA
[09:14:35.478] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  74 Ia 23.9688 mA
[09:14:35.580] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[09:14:35.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[09:14:35.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7687 mA
[09:14:35.884] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.1688 mA
[09:14:35.984] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  84 Ia 24.7687 mA
[09:14:36.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 23.9688 mA
[09:14:36.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  83
[09:14:36.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  80
[09:14:36.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[09:14:36.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  89
[09:14:36.118] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  71
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  74
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  74
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[09:14:36.119] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  80
[09:14:36.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  74
[09:14:36.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[09:14:36.120] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[09:14:37.947] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 386.7 mA = 24.1687 mA/ROC
[09:14:37.947] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3
[09:14:37.980] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:37.980] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[09:14:37.980] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:38.115] <TB1>     INFO: Expecting 231680 events.
[09:14:46.213] <TB1>     INFO: 231680 events read in total (7380ms).
[09:14:46.370] <TB1>     INFO: Test took 8388ms.
[09:14:46.572] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 80 and Delta(CalDel) = 60
[09:14:46.576] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 74 and Delta(CalDel) = 59
[09:14:46.580] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 104 and Delta(CalDel) = 62
[09:14:46.583] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 58
[09:14:46.587] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 104 and Delta(CalDel) = 65
[09:14:46.590] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 66
[09:14:46.594] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 86 and Delta(CalDel) = 61
[09:14:46.597] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 93 and Delta(CalDel) = 63
[09:14:46.600] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 61
[09:14:46.604] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 81 and Delta(CalDel) = 62
[09:14:46.607] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 62
[09:14:46.611] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 98 and Delta(CalDel) = 67
[09:14:46.615] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 63
[09:14:46.619] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 77 and Delta(CalDel) = 66
[09:14:46.622] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 58
[09:14:46.626] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 60
[09:14:46.669] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:14:46.704] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:46.704] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:14:46.704] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:46.839] <TB1>     INFO: Expecting 231680 events.
[09:14:53.463] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[09:14:54.954] <TB1>     INFO: 231680 events read in total (7401ms).
[09:14:54.959] <TB1>     INFO: Test took 8252ms.
[09:14:54.982] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 30.5
[09:14:55.293] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29.5
[09:14:55.297] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30.5
[09:14:55.300] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[09:14:55.304] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33
[09:14:55.307] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 173 +/- 33.5
[09:14:55.311] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[09:14:55.315] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[09:14:55.319] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[09:14:55.323] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[09:14:55.327] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[09:14:55.331] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 33
[09:14:55.335] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[09:14:55.339] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 170 +/- 32.5
[09:14:55.342] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[09:14:55.347] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[09:14:55.384] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:14:55.384] <TB1>     INFO: CalDel:      148   124   113   129   151   173   137   138   137   126   135   158   155   170   129   122
[09:14:55.384] <TB1>     INFO: VthrComp:     51    51    51    51    53    51    51    51    51    51    51    51    51    51    51    51
[09:14:55.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C0.dat
[09:14:55.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C1.dat
[09:14:55.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C2.dat
[09:14:55.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C3.dat
[09:14:55.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C4.dat
[09:14:55.388] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C5.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C6.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C7.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C8.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C9.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C10.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C11.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C12.dat
[09:14:55.389] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C13.dat
[09:14:55.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C14.dat
[09:14:55.390] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:55.390] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:14:55.390] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:55.390] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[09:14:55.390] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:14:55.477] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:14:55.477] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:14:55.477] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:14:55.477] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:14:55.480] <TB1>     INFO: ######################################################################
[09:14:55.480] <TB1>     INFO: PixTestTiming::doTest()
[09:14:55.480] <TB1>     INFO: ######################################################################
[09:14:55.480] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:55.480] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[09:14:55.480] <TB1>     INFO:    ----------------------------------------------------------------------
[09:14:55.480] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:14:57.375] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:14:59.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:15:01.935] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:15:04.208] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:15:06.482] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:15:08.755] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:15:11.029] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:15:13.320] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:15:15.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:15:17.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:15:20.143] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:15:22.422] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:15:24.695] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:15:26.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:15:29.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:15:31.530] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:15:33.054] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:15:34.573] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:15:36.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:15:37.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:15:39.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:15:40.653] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:15:42.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:15:43.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:15:45.218] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:15:48.620] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:15:52.022] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:15:55.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:15:58.825] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:16:02.227] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:16:05.629] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:16:09.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:16:10.553] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:16:12.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:16:13.597] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:16:15.119] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:16:16.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:16:18.166] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:16:19.688] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:16:21.210] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:16:23.484] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:16:24.004] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:16:27.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:16:28.800] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:16:30.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:16:31.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:16:33.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:16:34.880] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:16:37.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:16:39.427] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:16:41.700] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:16:43.976] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:16:46.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:16:48.521] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:16:50.794] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:16:53.067] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:16:55.340] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:16:57.613] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:16:59.887] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:17:02.160] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:17:04.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:17:06.706] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:17:08.979] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:17:11.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:17:13.529] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:17:15.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:17:18.075] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:17:20.348] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:17:22.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:17:24.894] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:17:27.167] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:17:29.441] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:17:30.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:17:33.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:17:35.506] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:17:37.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:17:40.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:17:42.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:17:44.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:17:46.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:17:48.394] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:17:49.913] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:17:51.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:17:52.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:17:54.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:17:55.995] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:17:57.514] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:17:59.034] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:18:00.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:18:02.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:18:03.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:18:05.115] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:18:06.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:18:08.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:18:09.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:18:11.199] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:18:12.719] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:18:14.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:18:15.761] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:18:17.280] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:18:18.801] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:18:20.322] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:18:21.843] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:18:23.364] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:18:25.638] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:18:27.159] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:18:29.432] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:18:30.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:18:32.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:18:34.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:18:36.267] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:18:38.541] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:18:40.813] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:18:43.086] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:18:45.360] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:18:47.633] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:18:49.906] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:18:52.179] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:18:54.453] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:18:56.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:18:58.000] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:19:01.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:19:03.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:19:05.820] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:19:08.093] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:19:10.366] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:19:12.639] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:19:15.298] <TB1>     INFO: TBM Phase Settings: 240
[09:19:15.298] <TB1>     INFO: 400MHz Phase: 4
[09:19:15.298] <TB1>     INFO: 160MHz Phase: 7
[09:19:15.298] <TB1>     INFO: Functional Phase Area: 4
[09:19:15.301] <TB1>     INFO: Test took 259821 ms.
[09:19:15.301] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:19:15.301] <TB1>     INFO:    ----------------------------------------------------------------------
[09:19:15.301] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[09:19:15.301] <TB1>     INFO:    ----------------------------------------------------------------------
[09:19:15.301] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:19:18.322] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:19:19.841] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:19:21.362] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:19:22.882] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:19:24.402] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:19:25.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:19:27.440] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:19:30.840] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:19:32.359] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:19:33.880] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:19:35.400] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:19:36.920] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:19:38.441] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:19:39.961] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:19:41.483] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:19:42.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:19:44.524] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:19:46.045] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:19:48.318] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:19:50.592] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:19:52.865] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:19:55.139] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:19:57.412] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:19:58.932] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:20:00.451] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:20:01.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:20:04.245] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:20:06.519] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:20:08.792] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:20:11.067] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:20:13.339] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:20:14.859] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:20:16.379] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:20:17.898] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:20:20.171] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:20:22.444] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:20:24.718] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:20:26.991] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:20:29.265] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:20:30.785] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:20:32.304] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:20:33.824] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:20:36.097] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:20:38.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:20:40.644] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:20:42.918] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:20:45.191] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:20:46.711] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:20:48.231] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:20:49.751] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:20:52.024] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:20:54.297] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:20:56.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:20:58.844] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:21:01.117] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:21:02.638] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:21:04.157] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:21:05.677] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:21:07.197] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:21:08.716] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:21:10.236] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:21:11.755] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:21:13.275] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:21:15.177] <TB1>     INFO: ROC Delay Settings: 228
[09:21:15.177] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[09:21:15.177] <TB1>     INFO: ROC Port 0 Delay: 4
[09:21:15.177] <TB1>     INFO: ROC Port 1 Delay: 4
[09:21:15.177] <TB1>     INFO: Functional ROC Area: 5
[09:21:15.180] <TB1>     INFO: Test took 119879 ms.
[09:21:15.180] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[09:21:15.180] <TB1>     INFO:    ----------------------------------------------------------------------
[09:21:15.181] <TB1>     INFO:    PixTestTiming::TimingTest()
[09:21:15.181] <TB1>     INFO:    ----------------------------------------------------------------------
[09:21:16.320] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4288 4288 4289 4289 4288 4289 4288 4288 e062 c000 a101 80c0 4288 4288 4289 4288 4289 4289 4288 4288 e062 c000 
[09:21:16.320] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4288 4288 4288 4289 4289 4288 4289 4288 e022 c000 a102 8000 4289 4289 4288 4289 428b 4289 4289 4289 e022 c000 
[09:21:16.320] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4288 4289 4288 4288 4288 4289 4289 4289 e022 c000 a103 8040 428b 428b 4289 428b 4289 4288 428b 428b e022 c000 
[09:21:16.320] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:21:30.677] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:30.677] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:21:45.025] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:45.025] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:21:59.340] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:21:59.340] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:22:13.556] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:13.556] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:22:27.772] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:27.773] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:22:41.979] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:41.979] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:22:56.237] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:22:56.237] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:23:10.365] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:10.366] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:23:24.546] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:24.547] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:23:38.687] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:39.071] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:39.083] <TB1>     INFO: Decoding statistics:
[09:23:39.084] <TB1>     INFO:   General information:
[09:23:39.084] <TB1>     INFO: 	 16bit words read:         240000000
[09:23:39.084] <TB1>     INFO: 	 valid events total:       20000000
[09:23:39.084] <TB1>     INFO: 	 empty events:             20000000
[09:23:39.084] <TB1>     INFO: 	 valid events with pixels: 0
[09:23:39.084] <TB1>     INFO: 	 valid pixel hits:         0
[09:23:39.084] <TB1>     INFO:   Event errors: 	           0
[09:23:39.084] <TB1>     INFO: 	 start marker:             0
[09:23:39.084] <TB1>     INFO: 	 stop marker:              0
[09:23:39.084] <TB1>     INFO: 	 overflow:                 0
[09:23:39.084] <TB1>     INFO: 	 invalid 5bit words:       0
[09:23:39.084] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[09:23:39.084] <TB1>     INFO:   TBM errors: 		           0
[09:23:39.084] <TB1>     INFO: 	 flawed TBM headers:       0
[09:23:39.084] <TB1>     INFO: 	 flawed TBM trailers:      0
[09:23:39.084] <TB1>     INFO: 	 event ID mismatches:      0
[09:23:39.084] <TB1>     INFO:   ROC errors: 		           0
[09:23:39.084] <TB1>     INFO: 	 missing ROC header(s):    0
[09:23:39.084] <TB1>     INFO: 	 misplaced readback start: 0
[09:23:39.084] <TB1>     INFO:   Pixel decoding errors:	   0
[09:23:39.084] <TB1>     INFO: 	 pixel data incomplete:    0
[09:23:39.084] <TB1>     INFO: 	 pixel address:            0
[09:23:39.084] <TB1>     INFO: 	 pulse height fill bit:    0
[09:23:39.084] <TB1>     INFO: 	 buffer corruption:        0
[09:23:39.084] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.084] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:23:39.084] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.084] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.084] <TB1>     INFO:    Read back bit status: 1
[09:23:39.084] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.084] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.084] <TB1>     INFO:    Timings are good!
[09:23:39.084] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.084] <TB1>     INFO: Test took 143904 ms.
[09:23:39.084] <TB1>     INFO: PixTestTiming::TimingTest() done.
[09:23:39.085] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:23:39.085] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:23:39.085] <TB1>     INFO: PixTestTiming::doTest took 523608 ms.
[09:23:39.085] <TB1>     INFO: PixTestTiming::doTest() done
[09:23:39.085] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:23:39.085] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[09:23:39.085] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[09:23:39.085] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[09:23:39.085] <TB1>     INFO: Write out ROCDelayScan3_V0
[09:23:39.086] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[09:23:39.086] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:23:39.438] <TB1>     INFO: ######################################################################
[09:23:39.438] <TB1>     INFO: PixTestAlive::doTest()
[09:23:39.438] <TB1>     INFO: ######################################################################
[09:23:39.441] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.441] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:23:39.441] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:39.443] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:23:39.787] <TB1>     INFO: Expecting 41600 events.
[09:23:43.878] <TB1>     INFO: 41600 events read in total (3376ms).
[09:23:43.880] <TB1>     INFO: Test took 4437ms.
[09:23:43.889] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:43.889] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[09:23:43.889] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:23:44.261] <TB1>     INFO: PixTestAlive::aliveTest() done
[09:23:44.261] <TB1>     INFO: number of dead pixels (per ROC):     0    0    2    0    1    0    0    0    0    2    0    0    0    0    0    0
[09:23:44.261] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    2    0    1    0    0    0    0    2    0    0    0    0    0    0
[09:23:44.264] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:44.264] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:23:44.264] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:44.266] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:23:44.612] <TB1>     INFO: Expecting 41600 events.
[09:23:47.592] <TB1>     INFO: 41600 events read in total (2265ms).
[09:23:47.592] <TB1>     INFO: Test took 3326ms.
[09:23:47.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:47.592] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:23:47.592] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:23:47.593] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:23:47.002] <TB1>     INFO: PixTestAlive::maskTest() done
[09:23:47.002] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:23:47.005] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:47.005] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:23:47.005] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:48.006] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:23:48.349] <TB1>     INFO: Expecting 41600 events.
[09:23:52.408] <TB1>     INFO: 41600 events read in total (3344ms).
[09:23:52.409] <TB1>     INFO: Test took 4403ms.
[09:23:52.418] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:52.418] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[09:23:52.418] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:23:52.790] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[09:23:52.790] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:23:52.790] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:23:52.790] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[09:23:52.799] <TB1>     INFO: ######################################################################
[09:23:52.799] <TB1>     INFO: PixTestTrim::doTest()
[09:23:52.799] <TB1>     INFO: ######################################################################
[09:23:52.802] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:52.802] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:23:52.802] <TB1>     INFO:    ----------------------------------------------------------------------
[09:23:52.882] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:23:52.882] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:23:52.896] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:23:52.897] <TB1>     INFO:     run 1 of 1
[09:23:52.897] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:23:53.240] <TB1>     INFO: Expecting 5025280 events.
[09:24:38.655] <TB1>     INFO: 1427984 events read in total (44701ms).
[09:25:22.797] <TB1>     INFO: 2839752 events read in total (88843ms).
[09:26:07.224] <TB1>     INFO: 4263176 events read in total (133271ms).
[09:26:31.432] <TB1>     INFO: 5025280 events read in total (157478ms).
[09:26:31.473] <TB1>     INFO: Test took 158576ms.
[09:26:31.530] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:31.623] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:26:32.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:26:34.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:26:35.699] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:26:37.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:26:38.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:26:39.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:26:41.135] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:26:42.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:26:43.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:26:45.294] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:26:46.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:26:48.034] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:26:49.332] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:26:50.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:26:52.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:26:53.389] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297975808
[09:26:53.393] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3233 minThrLimit = 81.29 minThrNLimit = 101.045 -> result = 81.3233 -> 81
[09:26:53.393] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.787 minThrLimit = 81.7414 minThrNLimit = 104.373 -> result = 81.787 -> 81
[09:26:53.393] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.33 minThrLimit = 106.273 minThrNLimit = 132.963 -> result = 106.33 -> 106
[09:26:53.394] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9997 minThrLimit = 91.9983 minThrNLimit = 110.898 -> result = 91.9997 -> 91
[09:26:53.394] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4305 minThrLimit = 90.377 minThrNLimit = 108.245 -> result = 90.4305 -> 90
[09:26:53.395] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.303 minThrLimit = 100.243 minThrNLimit = 120.842 -> result = 100.303 -> 100
[09:26:53.395] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.251 minThrLimit = 98.2509 minThrNLimit = 118.472 -> result = 98.251 -> 98
[09:26:53.396] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5742 minThrLimit = 98.5592 minThrNLimit = 121.267 -> result = 98.5742 -> 98
[09:26:53.396] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8812 minThrLimit = 90.8506 minThrNLimit = 113.374 -> result = 90.8812 -> 90
[09:26:53.396] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.711 minThrLimit = 101.675 minThrNLimit = 121.908 -> result = 101.711 -> 101
[09:26:53.397] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6511 minThrLimit = 94.6118 minThrNLimit = 113.495 -> result = 94.6511 -> 94
[09:26:53.397] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.932 minThrLimit = 92.9058 minThrNLimit = 113.723 -> result = 92.932 -> 92
[09:26:53.398] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4585 minThrLimit = 86.4565 minThrNLimit = 103.04 -> result = 86.4585 -> 86
[09:26:53.398] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.8698 minThrLimit = 76.7081 minThrNLimit = 95.1831 -> result = 76.8698 -> 76
[09:26:53.398] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2152 minThrLimit = 97.2084 minThrNLimit = 117.503 -> result = 97.2152 -> 97
[09:26:53.399] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7555 minThrLimit = 91.7339 minThrNLimit = 113.41 -> result = 91.7555 -> 91
[09:26:53.399] <TB1>     INFO: ROC 0 VthrComp = 81
[09:26:53.399] <TB1>     INFO: ROC 1 VthrComp = 81
[09:26:53.399] <TB1>     INFO: ROC 2 VthrComp = 106
[09:26:53.399] <TB1>     INFO: ROC 3 VthrComp = 91
[09:26:53.400] <TB1>     INFO: ROC 4 VthrComp = 90
[09:26:53.400] <TB1>     INFO: ROC 5 VthrComp = 100
[09:26:53.400] <TB1>     INFO: ROC 6 VthrComp = 98
[09:26:53.400] <TB1>     INFO: ROC 7 VthrComp = 98
[09:26:53.400] <TB1>     INFO: ROC 8 VthrComp = 90
[09:26:53.400] <TB1>     INFO: ROC 9 VthrComp = 101
[09:26:53.400] <TB1>     INFO: ROC 10 VthrComp = 94
[09:26:53.400] <TB1>     INFO: ROC 11 VthrComp = 92
[09:26:53.401] <TB1>     INFO: ROC 12 VthrComp = 86
[09:26:53.401] <TB1>     INFO: ROC 13 VthrComp = 76
[09:26:53.401] <TB1>     INFO: ROC 14 VthrComp = 97
[09:26:53.401] <TB1>     INFO: ROC 15 VthrComp = 91
[09:26:53.401] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:26:53.401] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:26:53.412] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:26:53.412] <TB1>     INFO:     run 1 of 1
[09:26:53.412] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:26:53.755] <TB1>     INFO: Expecting 5025280 events.
[09:27:28.358] <TB1>     INFO: 889680 events read in total (33887ms).
[09:28:03.640] <TB1>     INFO: 1777896 events read in total (69169ms).
[09:28:37.138] <TB1>     INFO: 2665960 events read in total (102667ms).
[09:29:12.109] <TB1>     INFO: 3544360 events read in total (137638ms).
[09:29:47.024] <TB1>     INFO: 4418584 events read in total (172553ms).
[09:30:11.295] <TB1>     INFO: 5025280 events read in total (196824ms).
[09:30:11.367] <TB1>     INFO: Test took 197955ms.
[09:30:11.545] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:11.895] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:30:13.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:30:15.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:30:16.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:30:18.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:30:19.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:30:21.359] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:30:22.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:30:24.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:30:26.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:30:27.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:30:29.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:30:30.777] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:30:32.398] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:30:33.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:30:35.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:30:37.125] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310419456
[09:30:37.129] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.1394 for pixel 51/10 mean/min/max = 45.5293/32.9096/58.1489
[09:30:37.129] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.7257 for pixel 11/79 mean/min/max = 43.6261/33.3354/53.9169
[09:30:37.129] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.3251 for pixel 12/10 mean/min/max = 46.1271/33.928/58.3261
[09:30:37.130] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.5075 for pixel 5/12 mean/min/max = 47.4648/33.3498/61.5797
[09:30:37.130] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 66.4922 for pixel 23/15 mean/min/max = 49.598/32.4838/66.7123
[09:30:37.130] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 62.3534 for pixel 28/16 mean/min/max = 47.3703/32.135/62.6056
[09:30:37.131] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7173 for pixel 0/0 mean/min/max = 44.272/31.5786/56.9654
[09:30:37.131] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.4694 for pixel 5/0 mean/min/max = 44.6398/31.5035/57.7762
[09:30:37.131] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.0231 for pixel 6/0 mean/min/max = 45.7989/34.5582/57.0397
[09:30:37.132] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.4266 for pixel 1/62 mean/min/max = 44.8525/32.0161/57.6889
[09:30:37.132] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.7827 for pixel 23/11 mean/min/max = 45.7266/33.6578/57.7955
[09:30:37.132] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.4477 for pixel 16/16 mean/min/max = 46.4477/33.3961/59.4992
[09:30:37.133] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.895 for pixel 22/2 mean/min/max = 44.842/32.6958/56.9882
[09:30:37.133] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.9992 for pixel 35/14 mean/min/max = 48.307/35.5096/61.1044
[09:30:37.133] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.6747 for pixel 2/2 mean/min/max = 46.5145/31.2476/61.7814
[09:30:37.134] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.0726 for pixel 0/0 mean/min/max = 45.8948/32.6971/59.0926
[09:30:37.134] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:30:37.266] <TB1>     INFO: Expecting 411648 events.
[09:30:44.865] <TB1>     INFO: 411648 events read in total (6881ms).
[09:30:44.871] <TB1>     INFO: Expecting 411648 events.
[09:30:52.478] <TB1>     INFO: 411648 events read in total (6938ms).
[09:30:52.486] <TB1>     INFO: Expecting 411648 events.
[09:30:59.004] <TB1>     INFO: 411648 events read in total (6854ms).
[09:31:00.016] <TB1>     INFO: Expecting 411648 events.
[09:31:07.414] <TB1>     INFO: 411648 events read in total (6737ms).
[09:31:07.428] <TB1>     INFO: Expecting 411648 events.
[09:31:14.834] <TB1>     INFO: 411648 events read in total (6748ms).
[09:31:14.851] <TB1>     INFO: Expecting 411648 events.
[09:31:22.242] <TB1>     INFO: 411648 events read in total (6739ms).
[09:31:22.261] <TB1>     INFO: Expecting 411648 events.
[09:31:29.810] <TB1>     INFO: 411648 events read in total (6895ms).
[09:31:29.829] <TB1>     INFO: Expecting 411648 events.
[09:31:37.498] <TB1>     INFO: 411648 events read in total (7009ms).
[09:31:37.521] <TB1>     INFO: Expecting 411648 events.
[09:31:45.142] <TB1>     INFO: 411648 events read in total (6968ms).
[09:31:45.167] <TB1>     INFO: Expecting 411648 events.
[09:31:52.719] <TB1>     INFO: 411648 events read in total (6908ms).
[09:31:52.746] <TB1>     INFO: Expecting 411648 events.
[09:32:00.136] <TB1>     INFO: 411648 events read in total (6745ms).
[09:32:00.166] <TB1>     INFO: Expecting 411648 events.
[09:32:07.634] <TB1>     INFO: 411648 events read in total (6820ms).
[09:32:07.666] <TB1>     INFO: Expecting 411648 events.
[09:32:15.044] <TB1>     INFO: 411648 events read in total (6735ms).
[09:32:15.078] <TB1>     INFO: Expecting 411648 events.
[09:32:22.702] <TB1>     INFO: 411648 events read in total (6978ms).
[09:32:22.740] <TB1>     INFO: Expecting 411648 events.
[09:32:30.370] <TB1>     INFO: 411648 events read in total (6999ms).
[09:32:30.410] <TB1>     INFO: Expecting 411648 events.
[09:32:38.013] <TB1>     INFO: 411648 events read in total (6973ms).
[09:32:38.055] <TB1>     INFO: Test took 120921ms.
[09:32:38.550] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1389 < 35 for itrim = 90; old thr = 34.3267 ... break
[09:32:38.581] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1287 < 35 for itrim = 90; old thr = 34.3479 ... break
[09:32:38.620] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1724 < 35 for itrim+1 = 107; old thr = 34.9526 ... break
[09:32:38.655] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1644 < 35 for itrim = 118; old thr = 34.2789 ... break
[09:32:38.688] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6766 < 35 for itrim+1 = 128; old thr = 34.9676 ... break
[09:32:38.724] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6843 < 35 for itrim+1 = 119; old thr = 34.9211 ... break
[09:32:38.748] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0279 < 35 for itrim = 88; old thr = 34.1286 ... break
[09:32:38.779] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1143 < 35 for itrim = 96; old thr = 33.3591 ... break
[09:32:38.821] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4829 < 35 for itrim+1 = 111; old thr = 34.7966 ... break
[09:32:38.853] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0111 < 35 for itrim = 105; old thr = 33.9304 ... break
[09:32:38.886] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6259 < 35 for itrim = 94; old thr = 34.2916 ... break
[09:32:38.917] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1954 < 35 for itrim+1 = 105; old thr = 34.8776 ... break
[09:32:38.945] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7315 < 35 for itrim+1 = 89; old thr = 34.868 ... break
[09:32:38.981] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1097 < 35 for itrim = 108; old thr = 34.5265 ... break
[09:32:39.015] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5184 < 35 for itrim = 117; old thr = 33.7489 ... break
[09:32:39.043] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2994 < 35 for itrim = 101; old thr = 34.3896 ... break
[09:32:39.121] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:32:39.131] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:32:39.131] <TB1>     INFO:     run 1 of 1
[09:32:39.131] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:32:39.473] <TB1>     INFO: Expecting 5025280 events.
[09:33:15.223] <TB1>     INFO: 870848 events read in total (35035ms).
[09:33:50.439] <TB1>     INFO: 1740480 events read in total (70251ms).
[09:34:25.478] <TB1>     INFO: 2610216 events read in total (105290ms).
[09:35:00.081] <TB1>     INFO: 3469304 events read in total (139893ms).
[09:35:34.690] <TB1>     INFO: 4324368 events read in total (174502ms).
[09:36:03.139] <TB1>     INFO: 5025280 events read in total (202951ms).
[09:36:03.221] <TB1>     INFO: Test took 204091ms.
[09:36:03.411] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:36:03.779] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:36:05.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:36:06.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:36:08.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:36:09.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:36:11.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:36:12.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:36:14.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:36:16.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:36:17.560] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:36:19.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:36:20.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:36:22.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:36:23.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:36:25.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:36:26.854] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:36:28.386] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260476928
[09:36:28.388] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.500000 .. 255.000000
[09:36:28.462] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 255 (-1/-1) hits flags = 528 (plus default)
[09:36:28.472] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:36:28.472] <TB1>     INFO:     run 1 of 1
[09:36:28.472] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:36:28.814] <TB1>     INFO: Expecting 8419840 events.
[09:37:02.380] <TB1>     INFO: 821640 events read in total (32851ms).
[09:37:36.593] <TB1>     INFO: 1644224 events read in total (67064ms).
[09:38:08.747] <TB1>     INFO: 2466256 events read in total (99218ms).
[09:38:42.834] <TB1>     INFO: 3288424 events read in total (133305ms).
[09:39:17.051] <TB1>     INFO: 4110696 events read in total (167522ms).
[09:39:49.988] <TB1>     INFO: 4932392 events read in total (200459ms).
[09:40:23.798] <TB1>     INFO: 5753576 events read in total (234269ms).
[09:40:56.125] <TB1>     INFO: 6573720 events read in total (266596ms).
[09:41:30.252] <TB1>     INFO: 7393352 events read in total (300723ms).
[09:42:02.931] <TB1>     INFO: 8213160 events read in total (333402ms).
[09:42:11.776] <TB1>     INFO: 8419840 events read in total (342247ms).
[09:42:11.879] <TB1>     INFO: Test took 343408ms.
[09:42:12.204] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:12.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:42:14.705] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:42:16.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:42:18.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:42:20.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:42:22.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:42:24.017] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:42:25.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:42:27.726] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:42:29.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:42:31.448] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:42:33.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:42:35.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:42:37.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:42:38.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:42:40.798] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:42:42.651] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436674560
[09:42:42.732] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.727888 .. 45.554811
[09:42:42.807] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:42:42.817] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:42:42.817] <TB1>     INFO:     run 1 of 1
[09:42:42.817] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:42:43.160] <TB1>     INFO: Expecting 1630720 events.
[09:43:23.074] <TB1>     INFO: 1150248 events read in total (39189ms).
[09:43:40.173] <TB1>     INFO: 1630720 events read in total (56288ms).
[09:43:40.186] <TB1>     INFO: Test took 57369ms.
[09:43:40.219] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:40.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:43:41.250] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:43:42.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:43:43.167] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:43:44.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:45.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:46.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:46.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:47.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:48.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:49.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:50.816] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:51.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:52.728] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:53.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:54.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:55.601] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298201088
[09:43:55.682] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.645919 .. 43.001032
[09:43:55.758] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[09:43:55.768] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:55.768] <TB1>     INFO:     run 1 of 1
[09:43:55.768] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:56.124] <TB1>     INFO: Expecting 1464320 events.
[09:44:37.449] <TB1>     INFO: 1148696 events read in total (40610ms).
[09:44:48.839] <TB1>     INFO: 1464320 events read in total (52000ms).
[09:44:48.852] <TB1>     INFO: Test took 53084ms.
[09:44:48.883] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:48.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:49.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:50.846] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:51.795] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:52.739] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:53.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:54.626] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:55.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:56.518] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:44:57.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:44:58.416] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:44:59.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:00.310] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:01.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:45:02.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:45:03.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:45:04.207] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253276160
[09:45:04.287] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.617943 .. 42.944158
[09:45:04.361] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[09:45:04.371] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:45:04.371] <TB1>     INFO:     run 1 of 1
[09:45:04.371] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:45:04.713] <TB1>     INFO: Expecting 1297920 events.
[09:45:45.903] <TB1>     INFO: 1125608 events read in total (40475ms).
[09:45:52.398] <TB1>     INFO: 1297920 events read in total (46970ms).
[09:45:52.408] <TB1>     INFO: Test took 48037ms.
[09:45:52.437] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:52.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:45:53.454] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:45:54.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:45:55.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:45:56.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:45:57.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:45:58.165] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:45:59.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:46:00.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:46:01.027] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:46:01.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:46:02.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:46:03.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:46:04.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:46:05.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:46:06.758] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:46:07.719] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309420032
[09:46:07.803] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:46:07.803] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:46:07.813] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:46:07.813] <TB1>     INFO:     run 1 of 1
[09:46:07.813] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:46:08.156] <TB1>     INFO: Expecting 1364480 events.
[09:46:46.426] <TB1>     INFO: 1075216 events read in total (37554ms).
[09:46:57.215] <TB1>     INFO: 1364480 events read in total (48343ms).
[09:46:57.230] <TB1>     INFO: Test took 49417ms.
[09:46:57.263] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:57.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:46:58.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:46:59.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:47:00.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:47:01.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:47:02.154] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:47:03.116] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:47:04.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:47:05.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:47:06.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:47:06.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:47:07.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:47:08.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:47:09.863] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:47:10.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:47:11.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:47:12.758] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357609472
[09:47:12.792] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C0.dat
[09:47:12.792] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C1.dat
[09:47:12.792] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C2.dat
[09:47:12.792] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C3.dat
[09:47:12.792] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C4.dat
[09:47:12.792] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C5.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C6.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C7.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C8.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C9.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C10.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C11.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C12.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C13.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C14.dat
[09:47:12.793] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C15.dat
[09:47:12.794] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C0.dat
[09:47:12.801] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C1.dat
[09:47:12.808] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C2.dat
[09:47:12.815] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C3.dat
[09:47:12.822] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C4.dat
[09:47:12.829] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C5.dat
[09:47:12.836] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C6.dat
[09:47:12.843] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C7.dat
[09:47:12.850] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C8.dat
[09:47:12.857] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C9.dat
[09:47:12.864] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C10.dat
[09:47:12.871] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C11.dat
[09:47:12.878] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C12.dat
[09:47:12.885] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C13.dat
[09:47:12.892] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C14.dat
[09:47:12.899] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//trimParameters35_C15.dat
[09:47:12.906] <TB1>     INFO: PixTestTrim::trimTest() done
[09:47:12.906] <TB1>     INFO: vtrim:      90  90 107 118 128 119  88  96 111 105  94 105  89 108 117 101 
[09:47:12.906] <TB1>     INFO: vthrcomp:   81  81 106  91  90 100  98  98  90 101  94  92  86  76  97  91 
[09:47:12.906] <TB1>     INFO: vcal mean:  35.01  34.97  34.91  34.95  34.98  34.97  34.99  34.96  34.96  34.94  34.94  34.98  34.96  34.95  34.99  34.96 
[09:47:12.906] <TB1>     INFO: vcal RMS:    0.81   0.75   1.10   0.88   1.09   0.89   0.83   0.83   0.78   1.16   0.82   0.84   0.85   0.83   0.87   0.83 
[09:47:12.906] <TB1>     INFO: bits mean:   9.14  10.11   8.81   9.12   9.23   9.40   9.31   9.75   9.26   9.80   9.31   9.30   9.95   8.85   9.38   9.19 
[09:47:12.906] <TB1>     INFO: bits RMS:    2.86   2.30   2.69   2.52   2.53   2.62   2.96   2.73   2.47   2.63   2.54   2.54   2.50   2.40   2.78   2.72 
[09:47:12.916] <TB1>     INFO:    ----------------------------------------------------------------------
[09:47:12.916] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:47:12.916] <TB1>     INFO:    ----------------------------------------------------------------------
[09:47:12.922] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:47:12.922] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:47:12.932] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:47:12.932] <TB1>     INFO:     run 1 of 1
[09:47:12.932] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:47:13.274] <TB1>     INFO: Expecting 4160000 events.
[09:48:00.112] <TB1>     INFO: 1156170 events read in total (46123ms).
[09:48:46.751] <TB1>     INFO: 2300400 events read in total (92762ms).
[09:49:30.744] <TB1>     INFO: 3431955 events read in total (136756ms).
[09:49:59.592] <TB1>     INFO: 4160000 events read in total (165603ms).
[09:49:59.661] <TB1>     INFO: Test took 166729ms.
[09:49:59.797] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:50:00.043] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:50:01.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:50:03.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:50:05.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:50:07.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:50:09.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:50:11.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:50:13.245] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:50:15.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:50:16.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:50:18.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:50:20.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:50:22.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:50:24.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:50:26.420] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:50:28.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:50:30.187] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309137408
[09:50:30.188] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:50:30.261] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:50:30.261] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[09:50:30.271] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:50:30.271] <TB1>     INFO:     run 1 of 1
[09:50:30.271] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:50:30.617] <TB1>     INFO: Expecting 3868800 events.
[09:51:17.700] <TB1>     INFO: 1150350 events read in total (46368ms).
[09:52:03.695] <TB1>     INFO: 2288730 events read in total (92363ms).
[09:52:49.104] <TB1>     INFO: 3415505 events read in total (137772ms).
[09:53:07.902] <TB1>     INFO: 3868800 events read in total (156570ms).
[09:53:07.946] <TB1>     INFO: Test took 157675ms.
[09:53:08.057] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:53:08.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:53:10.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:53:11.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:53:13.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:53:15.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:53:17.352] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:53:19.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:53:20.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:53:22.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:53:24.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:53:26.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:53:28.169] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:53:29.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:53:31.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:53:33.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:53:35.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:53:37.279] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298086400
[09:53:37.280] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:53:37.354] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:53:37.354] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[09:53:37.365] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:53:37.365] <TB1>     INFO:     run 1 of 1
[09:53:37.365] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:53:37.708] <TB1>     INFO: Expecting 3536000 events.
[09:54:25.876] <TB1>     INFO: 1208615 events read in total (47453ms).
[09:55:11.850] <TB1>     INFO: 2399035 events read in total (93427ms).
[09:55:56.590] <TB1>     INFO: 3536000 events read in total (138167ms).
[09:55:56.645] <TB1>     INFO: Test took 139280ms.
[09:55:56.744] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:55:56.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:55:58.661] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:56:00.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:56:02.123] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:56:03.860] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:56:05.601] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:56:07.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:56:08.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:56:10.671] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:56:12.396] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:56:14.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:56:15.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:56:17.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:56:19.194] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:56:20.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:56:22.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:56:24.313] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259686400
[09:56:24.314] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:56:24.388] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:56:24.388] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[09:56:24.398] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:56:24.398] <TB1>     INFO:     run 1 of 1
[09:56:24.398] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:56:24.745] <TB1>     INFO: Expecting 3515200 events.
[09:57:13.029] <TB1>     INFO: 1212530 events read in total (47569ms).
[09:57:59.155] <TB1>     INFO: 2405495 events read in total (93695ms).
[09:58:43.090] <TB1>     INFO: 3515200 events read in total (137630ms).
[09:58:43.136] <TB1>     INFO: Test took 138738ms.
[09:58:43.226] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:58:43.403] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:58:45.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:58:46.893] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:58:48.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:58:50.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:58:51.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:58:53.628] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:58:55.307] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:58:56.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:58:58.693] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:59:00.355] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:59:02.041] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:59:03.734] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:59:05.447] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:59:07.183] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:59:08.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:59:10.558] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367390720
[09:59:10.559] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:59:10.632] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:59:10.633] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[09:59:10.642] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:59:10.642] <TB1>     INFO:     run 1 of 1
[09:59:10.643] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:59:10.985] <TB1>     INFO: Expecting 3494400 events.
[09:59:59.275] <TB1>     INFO: 1216225 events read in total (47575ms).
[10:00:45.900] <TB1>     INFO: 2412435 events read in total (94200ms).
[10:01:28.935] <TB1>     INFO: 3494400 events read in total (137235ms).
[10:01:28.980] <TB1>     INFO: Test took 138337ms.
[10:01:29.068] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:01:29.241] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:01:30.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:01:32.718] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:01:34.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:01:36.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:01:37.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:01:39.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:01:41.090] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:01:42.775] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:01:44.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:01:46.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:01:47.866] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:01:49.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:01:51.287] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:01:53.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:01:54.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:01:56.417] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381313024
[10:01:56.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.3343, thr difference RMS: 1.37603
[10:01:56.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.4777, thr difference RMS: 1.19794
[10:01:56.418] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.52183, thr difference RMS: 1.25885
[10:01:56.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.25947, thr difference RMS: 1.62489
[10:01:56.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.6475, thr difference RMS: 1.60668
[10:01:56.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.3645, thr difference RMS: 1.21662
[10:01:56.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.53626, thr difference RMS: 1.578
[10:01:56.419] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.84634, thr difference RMS: 1.53838
[10:01:56.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.26435, thr difference RMS: 1.57001
[10:01:56.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.0945, thr difference RMS: 1.21212
[10:01:56.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.00409, thr difference RMS: 1.57126
[10:01:56.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.99152, thr difference RMS: 1.58015
[10:01:56.420] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.32138, thr difference RMS: 1.57178
[10:01:56.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.88998, thr difference RMS: 1.16937
[10:01:56.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.37337, thr difference RMS: 1.43984
[10:01:56.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.91078, thr difference RMS: 1.64622
[10:01:56.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.34255, thr difference RMS: 1.33434
[10:01:56.421] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.5135, thr difference RMS: 1.20889
[10:01:56.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.49177, thr difference RMS: 1.25161
[10:01:56.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.15929, thr difference RMS: 1.60125
[10:01:56.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.6997, thr difference RMS: 1.56624
[10:01:56.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.2288, thr difference RMS: 1.21628
[10:01:56.422] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.46914, thr difference RMS: 1.54588
[10:01:56.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.80347, thr difference RMS: 1.52678
[10:01:56.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.18537, thr difference RMS: 1.55966
[10:01:56.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.0546, thr difference RMS: 1.23653
[10:01:56.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.12209, thr difference RMS: 1.58215
[10:01:56.423] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.98221, thr difference RMS: 1.56508
[10:01:56.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.32604, thr difference RMS: 1.55497
[10:01:56.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.00525, thr difference RMS: 1.16922
[10:01:56.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.21217, thr difference RMS: 1.4228
[10:01:56.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.85219, thr difference RMS: 1.6261
[10:01:56.424] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.36267, thr difference RMS: 1.33512
[10:01:56.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.6779, thr difference RMS: 1.18895
[10:01:56.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.54021, thr difference RMS: 1.23119
[10:01:56.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.22484, thr difference RMS: 1.60777
[10:01:56.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.7151, thr difference RMS: 1.58118
[10:01:56.425] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.1874, thr difference RMS: 1.20378
[10:01:56.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.54072, thr difference RMS: 1.54527
[10:01:56.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.86739, thr difference RMS: 1.50143
[10:01:56.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.24204, thr difference RMS: 1.54898
[10:01:56.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.142, thr difference RMS: 1.21809
[10:01:56.426] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.27539, thr difference RMS: 1.5685
[10:01:56.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.11001, thr difference RMS: 1.53783
[10:01:56.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.49348, thr difference RMS: 1.54323
[10:01:56.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.06718, thr difference RMS: 1.14905
[10:01:56.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.08981, thr difference RMS: 1.42853
[10:01:56.427] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.93172, thr difference RMS: 1.64472
[10:01:56.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.4852, thr difference RMS: 1.34794
[10:01:56.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.83518, thr difference RMS: 1.18435
[10:01:56.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.70169, thr difference RMS: 1.22447
[10:01:56.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.17245, thr difference RMS: 1.64705
[10:01:56.428] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.7059, thr difference RMS: 1.58745
[10:01:56.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.142, thr difference RMS: 1.20168
[10:01:56.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.53906, thr difference RMS: 1.55118
[10:01:56.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.78726, thr difference RMS: 1.51162
[10:01:56.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.30453, thr difference RMS: 1.53009
[10:01:56.429] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.1207, thr difference RMS: 1.21994
[10:01:56.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.39306, thr difference RMS: 1.54984
[10:01:56.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.12595, thr difference RMS: 1.53173
[10:01:56.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.62633, thr difference RMS: 1.53071
[10:01:56.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.16117, thr difference RMS: 1.15475
[10:01:56.430] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.02103, thr difference RMS: 1.42502
[10:01:56.431] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.09447, thr difference RMS: 1.64815
[10:01:56.534] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[10:01:56.537] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2283 seconds
[10:01:56.537] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[10:01:57.240] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[10:01:57.240] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[10:01:57.242] <TB1>     INFO: ######################################################################
[10:01:57.242] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[10:01:57.242] <TB1>     INFO: ######################################################################
[10:01:57.243] <TB1>     INFO:    ----------------------------------------------------------------------
[10:01:57.243] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[10:01:57.243] <TB1>     INFO:    ----------------------------------------------------------------------
[10:01:57.243] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[10:01:57.252] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[10:01:57.252] <TB1>     INFO:     run 1 of 1
[10:01:57.252] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:01:57.598] <TB1>     INFO: Expecting 59072000 events.
[10:02:26.424] <TB1>     INFO: 1072400 events read in total (28111ms).
[10:02:54.510] <TB1>     INFO: 2140800 events read in total (56197ms).
[10:03:22.694] <TB1>     INFO: 3209200 events read in total (84381ms).
[10:03:49.531] <TB1>     INFO: 4282000 events read in total (111218ms).
[10:04:17.655] <TB1>     INFO: 5350400 events read in total (139342ms).
[10:04:45.850] <TB1>     INFO: 6418400 events read in total (167537ms).
[10:05:13.802] <TB1>     INFO: 7490600 events read in total (195489ms).
[10:05:41.003] <TB1>     INFO: 8560200 events read in total (223690ms).
[10:06:10.194] <TB1>     INFO: 9629400 events read in total (251882ms).
[10:06:38.385] <TB1>     INFO: 10700600 events read in total (280072ms).
[10:07:06.455] <TB1>     INFO: 11768800 events read in total (308142ms).
[10:07:34.667] <TB1>     INFO: 12838000 events read in total (336354ms).
[10:08:02.856] <TB1>     INFO: 13909800 events read in total (364543ms).
[10:08:31.073] <TB1>     INFO: 14978200 events read in total (392760ms).
[10:08:59.157] <TB1>     INFO: 16047000 events read in total (420844ms).
[10:09:27.259] <TB1>     INFO: 17118800 events read in total (448946ms).
[10:09:55.347] <TB1>     INFO: 18186800 events read in total (477034ms).
[10:10:23.471] <TB1>     INFO: 19255000 events read in total (505158ms).
[10:10:51.663] <TB1>     INFO: 20327600 events read in total (533350ms).
[10:11:19.769] <TB1>     INFO: 21396000 events read in total (561456ms).
[10:11:47.962] <TB1>     INFO: 22464400 events read in total (589649ms).
[10:12:16.122] <TB1>     INFO: 23537200 events read in total (617809ms).
[10:12:44.217] <TB1>     INFO: 24606000 events read in total (645904ms).
[10:13:12.341] <TB1>     INFO: 25675400 events read in total (674028ms).
[10:13:40.430] <TB1>     INFO: 26747000 events read in total (702117ms).
[10:14:08.582] <TB1>     INFO: 27815600 events read in total (730269ms).
[10:14:36.632] <TB1>     INFO: 28885600 events read in total (758319ms).
[10:15:04.859] <TB1>     INFO: 29956800 events read in total (786546ms).
[10:15:32.991] <TB1>     INFO: 31025400 events read in total (814678ms).
[10:16:01.231] <TB1>     INFO: 32095000 events read in total (842918ms).
[10:16:29.366] <TB1>     INFO: 33165600 events read in total (871053ms).
[10:16:57.512] <TB1>     INFO: 34234000 events read in total (899199ms).
[10:17:25.615] <TB1>     INFO: 35303200 events read in total (927302ms).
[10:17:53.752] <TB1>     INFO: 36374200 events read in total (955439ms).
[10:18:21.924] <TB1>     INFO: 37442800 events read in total (983611ms).
[10:18:50.033] <TB1>     INFO: 38511600 events read in total (1011720ms).
[10:19:18.130] <TB1>     INFO: 39583400 events read in total (1039817ms).
[10:19:46.314] <TB1>     INFO: 40651400 events read in total (1068001ms).
[10:20:14.443] <TB1>     INFO: 41719600 events read in total (1096130ms).
[10:20:42.596] <TB1>     INFO: 42791800 events read in total (1124283ms).
[10:21:10.628] <TB1>     INFO: 43860200 events read in total (1152315ms).
[10:21:38.826] <TB1>     INFO: 44928600 events read in total (1180513ms).
[10:22:06.965] <TB1>     INFO: 45999800 events read in total (1208652ms).
[10:22:35.185] <TB1>     INFO: 47068400 events read in total (1236872ms).
[10:23:03.344] <TB1>     INFO: 48136400 events read in total (1265031ms).
[10:23:31.465] <TB1>     INFO: 49206600 events read in total (1293152ms).
[10:23:58.863] <TB1>     INFO: 50276400 events read in total (1320550ms).
[10:24:26.898] <TB1>     INFO: 51344200 events read in total (1348585ms).
[10:24:55.017] <TB1>     INFO: 52412000 events read in total (1376704ms).
[10:25:23.200] <TB1>     INFO: 53483800 events read in total (1404887ms).
[10:25:51.310] <TB1>     INFO: 54551600 events read in total (1432997ms).
[10:26:19.378] <TB1>     INFO: 55619600 events read in total (1461065ms).
[10:26:47.512] <TB1>     INFO: 56689200 events read in total (1489199ms).
[10:27:15.568] <TB1>     INFO: 57759800 events read in total (1517255ms).
[10:27:43.609] <TB1>     INFO: 58828400 events read in total (1545296ms).
[10:27:50.375] <TB1>     INFO: 59072000 events read in total (1552062ms).
[10:27:50.395] <TB1>     INFO: Test took 1553143ms.
[10:27:50.451] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:27:50.575] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:27:50.575] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:51.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:27:51.761] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:52.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:27:52.957] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:54.156] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:27:54.156] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:55.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:27:55.369] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:56.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:27:56.588] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:57.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:27:57.800] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:27:59.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:27:59.026] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:00.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:28:00.223] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:01.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:28:01.426] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:02.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:28:02.630] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:03.861] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:28:03.861] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:05.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:28:05.094] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:06.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:28:06.309] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:07.529] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:28:07.529] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:08.743] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:28:08.743] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:09.954] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502571008
[10:28:09.985] <TB1>     INFO: PixTestScurves::scurves() done 
[10:28:09.985] <TB1>     INFO: Vcal mean:  35.16  34.99  35.04  34.98  35.05  35.09  35.12  35.15  35.05  35.06  35.03  35.02  35.11  35.05  35.15  35.11 
[10:28:09.985] <TB1>     INFO: Vcal RMS:    0.67   0.62   1.00   0.75   1.12   0.76   0.69   0.71   0.65   1.07   0.70   0.73   0.72   0.73   0.75   0.70 
[10:28:09.985] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:28:10.058] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:28:10.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:28:10.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:28:10.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:28:10.058] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:28:10.059] <TB1>     INFO: ######################################################################
[10:28:10.059] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:28:10.059] <TB1>     INFO: ######################################################################
[10:28:10.062] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:28:10.412] <TB1>     INFO: Expecting 41600 events.
[10:28:14.533] <TB1>     INFO: 41600 events read in total (3400ms).
[10:28:14.534] <TB1>     INFO: Test took 4472ms.
[10:28:14.542] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:28:14.542] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66553
[10:28:14.542] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 6, 57] has eff 0/10
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 6, 57]
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 6, 58] has eff 0/10
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 6, 58]
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 47, 67] has eff 0/10
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 47, 67]
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 0, 79] has eff 0/10
[10:28:14.546] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 0, 79]
[10:28:14.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 72] has eff 0/10
[10:28:14.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 72]
[10:28:14.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 5, 72] has eff 0/10
[10:28:14.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 5, 72]
[10:28:14.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 6, 74] has eff 0/10
[10:28:14.547] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 6, 74]
[10:28:14.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[10:28:14.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:28:14.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:28:14.550] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:28:14.893] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:28:15.236] <TB1>     INFO: Expecting 41600 events.
[10:28:19.363] <TB1>     INFO: 41600 events read in total (3412ms).
[10:28:19.364] <TB1>     INFO: Test took 4471ms.
[10:28:19.371] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:28:19.371] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[10:28:19.371] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:28:19.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.638
[10:28:19.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,35] phvalue 183
[10:28:19.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.135
[10:28:19.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 201
[10:28:19.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.986
[10:28:19.376] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 172
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.971
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.535
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 158
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.709
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.939
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 167
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.151
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 180
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.394
[10:28:19.377] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.083
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 169
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.195
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.6
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.073
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 162
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.989
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.237
[10:28:19.378] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 175
[10:28:19.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.761
[10:28:19.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 182
[10:28:19.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:28:19.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:28:19.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:28:19.464] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:28:19.807] <TB1>     INFO: Expecting 41600 events.
[10:28:23.929] <TB1>     INFO: 41600 events read in total (3408ms).
[10:28:23.930] <TB1>     INFO: Test took 4466ms.
[10:28:23.937] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:28:23.938] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[10:28:23.938] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:28:23.941] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:28:23.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 6
[10:28:23.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3416
[10:28:23.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 84
[10:28:23.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 100.829
[10:28:23.942] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 101
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7742
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0318
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 68
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.127
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 54
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4322
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,6] phvalue 62
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.459
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 61
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7055
[10:28:23.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 77
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0485
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 86
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.0834
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 62
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5696
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7443
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 76
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4267
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3616
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 78
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.7949
[10:28:23.944] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 61
[10:28:23.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2912
[10:28:23.945] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 77
[10:28:23.946] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 0 0
[10:28:24.353] <TB1>     INFO: Expecting 2560 events.
[10:28:25.311] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:25.312] <TB1>     INFO: Test took 1366ms.
[10:28:25.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:25.312] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 1 1
[10:28:25.819] <TB1>     INFO: Expecting 2560 events.
[10:28:26.778] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:26.778] <TB1>     INFO: Test took 1466ms.
[10:28:26.778] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:26.778] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[10:28:27.286] <TB1>     INFO: Expecting 2560 events.
[10:28:28.242] <TB1>     INFO: 2560 events read in total (241ms).
[10:28:28.243] <TB1>     INFO: Test took 1465ms.
[10:28:28.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:28.244] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[10:28:28.751] <TB1>     INFO: Expecting 2560 events.
[10:28:29.711] <TB1>     INFO: 2560 events read in total (245ms).
[10:28:29.711] <TB1>     INFO: Test took 1467ms.
[10:28:29.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:29.712] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 4 4
[10:28:30.219] <TB1>     INFO: Expecting 2560 events.
[10:28:31.176] <TB1>     INFO: 2560 events read in total (242ms).
[10:28:31.177] <TB1>     INFO: Test took 1465ms.
[10:28:31.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:31.177] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 6, 5 5
[10:28:31.685] <TB1>     INFO: Expecting 2560 events.
[10:28:32.641] <TB1>     INFO: 2560 events read in total (242ms).
[10:28:32.642] <TB1>     INFO: Test took 1465ms.
[10:28:32.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:32.642] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 6 6
[10:28:33.149] <TB1>     INFO: Expecting 2560 events.
[10:28:34.108] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:34.108] <TB1>     INFO: Test took 1466ms.
[10:28:34.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:34.109] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 7 7
[10:28:34.616] <TB1>     INFO: Expecting 2560 events.
[10:28:35.574] <TB1>     INFO: 2560 events read in total (243ms).
[10:28:35.574] <TB1>     INFO: Test took 1465ms.
[10:28:35.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:35.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 8 8
[10:28:36.082] <TB1>     INFO: Expecting 2560 events.
[10:28:37.039] <TB1>     INFO: 2560 events read in total (242ms).
[10:28:37.039] <TB1>     INFO: Test took 1465ms.
[10:28:37.039] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:37.040] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[10:28:37.547] <TB1>     INFO: Expecting 2560 events.
[10:28:38.505] <TB1>     INFO: 2560 events read in total (243ms).
[10:28:38.505] <TB1>     INFO: Test took 1465ms.
[10:28:38.506] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:38.506] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[10:28:39.013] <TB1>     INFO: Expecting 2560 events.
[10:28:39.972] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:39.972] <TB1>     INFO: Test took 1466ms.
[10:28:39.972] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:39.973] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 11 11
[10:28:40.480] <TB1>     INFO: Expecting 2560 events.
[10:28:41.439] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:41.439] <TB1>     INFO: Test took 1466ms.
[10:28:41.440] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:41.440] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[10:28:41.947] <TB1>     INFO: Expecting 2560 events.
[10:28:42.905] <TB1>     INFO: 2560 events read in total (243ms).
[10:28:42.905] <TB1>     INFO: Test took 1465ms.
[10:28:42.905] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:42.906] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[10:28:43.413] <TB1>     INFO: Expecting 2560 events.
[10:28:44.372] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:44.372] <TB1>     INFO: Test took 1466ms.
[10:28:44.372] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:44.373] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 14 14
[10:28:44.880] <TB1>     INFO: Expecting 2560 events.
[10:28:45.839] <TB1>     INFO: 2560 events read in total (244ms).
[10:28:45.840] <TB1>     INFO: Test took 1467ms.
[10:28:45.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:45.840] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[10:28:46.347] <TB1>     INFO: Expecting 2560 events.
[10:28:47.305] <TB1>     INFO: 2560 events read in total (243ms).
[10:28:47.306] <TB1>     INFO: Test took 1466ms.
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[10:28:47.306] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[10:28:47.309] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:28:47.815] <TB1>     INFO: Expecting 655360 events.
[10:28:59.532] <TB1>     INFO: 655360 events read in total (11002ms).
[10:28:59.543] <TB1>     INFO: Expecting 655360 events.
[10:29:11.186] <TB1>     INFO: 655360 events read in total (11086ms).
[10:29:11.201] <TB1>     INFO: Expecting 655360 events.
[10:29:22.753] <TB1>     INFO: 655360 events read in total (10999ms).
[10:29:22.772] <TB1>     INFO: Expecting 655360 events.
[10:29:34.315] <TB1>     INFO: 655360 events read in total (10992ms).
[10:29:34.338] <TB1>     INFO: Expecting 655360 events.
[10:29:45.741] <TB1>     INFO: 655360 events read in total (10850ms).
[10:29:45.769] <TB1>     INFO: Expecting 655360 events.
[10:29:57.082] <TB1>     INFO: 655360 events read in total (10765ms).
[10:29:57.113] <TB1>     INFO: Expecting 655360 events.
[10:30:08.711] <TB1>     INFO: 655360 events read in total (11054ms).
[10:30:08.747] <TB1>     INFO: Expecting 655360 events.
[10:30:20.338] <TB1>     INFO: 655360 events read in total (11056ms).
[10:30:20.379] <TB1>     INFO: Expecting 655360 events.
[10:30:32.076] <TB1>     INFO: 655360 events read in total (11168ms).
[10:30:32.120] <TB1>     INFO: Expecting 655360 events.
[10:30:43.801] <TB1>     INFO: 655360 events read in total (11154ms).
[10:30:43.849] <TB1>     INFO: Expecting 655360 events.
[10:30:55.456] <TB1>     INFO: 655360 events read in total (11080ms).
[10:30:55.510] <TB1>     INFO: Expecting 655360 events.
[10:31:07.206] <TB1>     INFO: 655360 events read in total (11169ms).
[10:31:07.263] <TB1>     INFO: Expecting 655360 events.
[10:31:18.997] <TB1>     INFO: 655360 events read in total (11208ms).
[10:31:19.059] <TB1>     INFO: Expecting 655360 events.
[10:31:30.773] <TB1>     INFO: 655360 events read in total (11188ms).
[10:31:30.838] <TB1>     INFO: Expecting 655360 events.
[10:31:42.570] <TB1>     INFO: 655360 events read in total (11206ms).
[10:31:42.641] <TB1>     INFO: Expecting 655360 events.
[10:31:54.330] <TB1>     INFO: 655360 events read in total (11163ms).
[10:31:54.407] <TB1>     INFO: Test took 187098ms.
[10:31:54.500] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:54.807] <TB1>     INFO: Expecting 655360 events.
[10:32:06.669] <TB1>     INFO: 655360 events read in total (11147ms).
[10:32:06.680] <TB1>     INFO: Expecting 655360 events.
[10:32:18.348] <TB1>     INFO: 655360 events read in total (11108ms).
[10:32:18.362] <TB1>     INFO: Expecting 655360 events.
[10:32:30.064] <TB1>     INFO: 655360 events read in total (11144ms).
[10:32:30.084] <TB1>     INFO: Expecting 655360 events.
[10:32:41.736] <TB1>     INFO: 655360 events read in total (11099ms).
[10:32:41.759] <TB1>     INFO: Expecting 655360 events.
[10:32:53.455] <TB1>     INFO: 655360 events read in total (11146ms).
[10:32:53.484] <TB1>     INFO: Expecting 655360 events.
[10:33:05.154] <TB1>     INFO: 655360 events read in total (11129ms).
[10:33:05.186] <TB1>     INFO: Expecting 655360 events.
[10:33:16.861] <TB1>     INFO: 655360 events read in total (11136ms).
[10:33:16.897] <TB1>     INFO: Expecting 655360 events.
[10:33:28.519] <TB1>     INFO: 655360 events read in total (11085ms).
[10:33:28.559] <TB1>     INFO: Expecting 655360 events.
[10:33:40.258] <TB1>     INFO: 655360 events read in total (11168ms).
[10:33:40.302] <TB1>     INFO: Expecting 655360 events.
[10:33:51.983] <TB1>     INFO: 655360 events read in total (11153ms).
[10:33:52.032] <TB1>     INFO: Expecting 655360 events.
[10:34:03.698] <TB1>     INFO: 655360 events read in total (11139ms).
[10:34:03.753] <TB1>     INFO: Expecting 655360 events.
[10:34:15.356] <TB1>     INFO: 655360 events read in total (11076ms).
[10:34:15.414] <TB1>     INFO: Expecting 655360 events.
[10:34:26.683] <TB1>     INFO: 655360 events read in total (10743ms).
[10:34:26.745] <TB1>     INFO: Expecting 655360 events.
[10:34:38.015] <TB1>     INFO: 655360 events read in total (10743ms).
[10:34:38.081] <TB1>     INFO: Expecting 655360 events.
[10:34:49.396] <TB1>     INFO: 655360 events read in total (10788ms).
[10:34:49.466] <TB1>     INFO: Expecting 655360 events.
[10:35:01.201] <TB1>     INFO: 655360 events read in total (11208ms).
[10:35:01.275] <TB1>     INFO: Test took 186775ms.
[10:35:01.449] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.450] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:35:01.450] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.450] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:35:01.450] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:35:01.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:35:01.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:35:01.451] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.452] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:35:01.452] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.452] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:35:01.452] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:35:01.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:35:01.453] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:35:01.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:35:01.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:35:01.454] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:35:01.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:35:01.455] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:35:01.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:01.456] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:35:01.456] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.463] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.470] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.477] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.484] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.491] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.498] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.505] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.512] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.519] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.526] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.533] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.540] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:35:01.547] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:35:01.554] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[10:35:01.562] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[10:35:01.568] <TB1>     INFO: safety margin for low PH: adding 5, margin is now 25
[10:35:01.575] <TB1>     INFO: safety margin for low PH: adding 6, margin is now 26
[10:35:01.582] <TB1>     INFO: safety margin for low PH: adding 7, margin is now 27
[10:35:01.589] <TB1>     INFO: safety margin for low PH: adding 8, margin is now 28
[10:35:01.596] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.603] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.610] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.617] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:01.625] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:35:01.670] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C0.dat
[10:35:01.670] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C1.dat
[10:35:01.670] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C2.dat
[10:35:01.670] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C3.dat
[10:35:01.670] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C4.dat
[10:35:01.670] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C5.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C6.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C7.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C8.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C9.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C10.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C11.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C12.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C13.dat
[10:35:01.671] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C14.dat
[10:35:01.672] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//dacParameters35_C15.dat
[10:35:02.020] <TB1>     INFO: Expecting 41600 events.
[10:35:05.854] <TB1>     INFO: 41600 events read in total (3119ms).
[10:35:05.854] <TB1>     INFO: Test took 4180ms.
[10:35:06.501] <TB1>     INFO: Expecting 41600 events.
[10:35:10.367] <TB1>     INFO: 41600 events read in total (3151ms).
[10:35:10.368] <TB1>     INFO: Test took 4214ms.
[10:35:11.015] <TB1>     INFO: Expecting 41600 events.
[10:35:14.849] <TB1>     INFO: 41600 events read in total (3119ms).
[10:35:14.849] <TB1>     INFO: Test took 4179ms.
[10:35:15.150] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:15.281] <TB1>     INFO: Expecting 2560 events.
[10:35:16.241] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:16.241] <TB1>     INFO: Test took 1091ms.
[10:35:16.243] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:16.750] <TB1>     INFO: Expecting 2560 events.
[10:35:17.709] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:17.709] <TB1>     INFO: Test took 1466ms.
[10:35:17.711] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:18.217] <TB1>     INFO: Expecting 2560 events.
[10:35:19.177] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:19.177] <TB1>     INFO: Test took 1466ms.
[10:35:19.179] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:19.685] <TB1>     INFO: Expecting 2560 events.
[10:35:20.645] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:20.645] <TB1>     INFO: Test took 1466ms.
[10:35:20.648] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:21.154] <TB1>     INFO: Expecting 2560 events.
[10:35:22.114] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:22.114] <TB1>     INFO: Test took 1466ms.
[10:35:22.117] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:22.623] <TB1>     INFO: Expecting 2560 events.
[10:35:23.581] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:23.582] <TB1>     INFO: Test took 1465ms.
[10:35:23.584] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:24.090] <TB1>     INFO: Expecting 2560 events.
[10:35:25.049] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:25.049] <TB1>     INFO: Test took 1465ms.
[10:35:25.051] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:25.558] <TB1>     INFO: Expecting 2560 events.
[10:35:26.515] <TB1>     INFO: 2560 events read in total (242ms).
[10:35:26.516] <TB1>     INFO: Test took 1465ms.
[10:35:26.517] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:27.024] <TB1>     INFO: Expecting 2560 events.
[10:35:27.982] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:27.983] <TB1>     INFO: Test took 1466ms.
[10:35:27.985] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:28.491] <TB1>     INFO: Expecting 2560 events.
[10:35:29.449] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:29.449] <TB1>     INFO: Test took 1464ms.
[10:35:29.451] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:29.958] <TB1>     INFO: Expecting 2560 events.
[10:35:30.915] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:30.915] <TB1>     INFO: Test took 1464ms.
[10:35:30.917] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:31.424] <TB1>     INFO: Expecting 2560 events.
[10:35:32.381] <TB1>     INFO: 2560 events read in total (242ms).
[10:35:32.381] <TB1>     INFO: Test took 1464ms.
[10:35:32.383] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:32.889] <TB1>     INFO: Expecting 2560 events.
[10:35:33.848] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:33.848] <TB1>     INFO: Test took 1465ms.
[10:35:33.850] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:34.357] <TB1>     INFO: Expecting 2560 events.
[10:35:35.316] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:35.316] <TB1>     INFO: Test took 1466ms.
[10:35:35.318] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:35.824] <TB1>     INFO: Expecting 2560 events.
[10:35:36.783] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:36.784] <TB1>     INFO: Test took 1466ms.
[10:35:36.786] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:37.292] <TB1>     INFO: Expecting 2560 events.
[10:35:38.251] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:38.252] <TB1>     INFO: Test took 1466ms.
[10:35:38.254] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:38.760] <TB1>     INFO: Expecting 2560 events.
[10:35:39.718] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:39.719] <TB1>     INFO: Test took 1466ms.
[10:35:39.721] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:40.227] <TB1>     INFO: Expecting 2560 events.
[10:35:41.186] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:41.186] <TB1>     INFO: Test took 1465ms.
[10:35:41.188] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:41.695] <TB1>     INFO: Expecting 2560 events.
[10:35:42.652] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:42.652] <TB1>     INFO: Test took 1464ms.
[10:35:42.654] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:43.161] <TB1>     INFO: Expecting 2560 events.
[10:35:44.119] <TB1>     INFO: 2560 events read in total (243ms).
[10:35:44.119] <TB1>     INFO: Test took 1465ms.
[10:35:44.121] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:44.627] <TB1>     INFO: Expecting 2560 events.
[10:35:45.587] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:45.587] <TB1>     INFO: Test took 1466ms.
[10:35:45.589] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:46.096] <TB1>     INFO: Expecting 2560 events.
[10:35:47.057] <TB1>     INFO: 2560 events read in total (246ms).
[10:35:47.057] <TB1>     INFO: Test took 1468ms.
[10:35:47.059] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:47.566] <TB1>     INFO: Expecting 2560 events.
[10:35:48.525] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:48.525] <TB1>     INFO: Test took 1466ms.
[10:35:48.527] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:49.034] <TB1>     INFO: Expecting 2560 events.
[10:35:49.991] <TB1>     INFO: 2560 events read in total (242ms).
[10:35:49.992] <TB1>     INFO: Test took 1465ms.
[10:35:49.994] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:50.500] <TB1>     INFO: Expecting 2560 events.
[10:35:51.459] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:51.459] <TB1>     INFO: Test took 1466ms.
[10:35:51.461] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:51.968] <TB1>     INFO: Expecting 2560 events.
[10:35:52.928] <TB1>     INFO: 2560 events read in total (245ms).
[10:35:52.928] <TB1>     INFO: Test took 1467ms.
[10:35:52.930] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:53.436] <TB1>     INFO: Expecting 2560 events.
[10:35:54.395] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:54.396] <TB1>     INFO: Test took 1466ms.
[10:35:54.398] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:54.904] <TB1>     INFO: Expecting 2560 events.
[10:35:55.863] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:55.864] <TB1>     INFO: Test took 1467ms.
[10:35:55.866] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:56.372] <TB1>     INFO: Expecting 2560 events.
[10:35:57.333] <TB1>     INFO: 2560 events read in total (246ms).
[10:35:57.333] <TB1>     INFO: Test took 1467ms.
[10:35:57.335] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:57.842] <TB1>     INFO: Expecting 2560 events.
[10:35:58.801] <TB1>     INFO: 2560 events read in total (244ms).
[10:35:58.802] <TB1>     INFO: Test took 1468ms.
[10:35:58.804] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:35:59.311] <TB1>     INFO: Expecting 2560 events.
[10:36:00.269] <TB1>     INFO: 2560 events read in total (243ms).
[10:36:00.269] <TB1>     INFO: Test took 1466ms.
[10:36:00.272] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:00.778] <TB1>     INFO: Expecting 2560 events.
[10:36:01.738] <TB1>     INFO: 2560 events read in total (245ms).
[10:36:01.739] <TB1>     INFO: Test took 1468ms.
[10:36:02.756] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[10:36:02.756] <TB1>     INFO: PH scale (per ROC):    79  83  76  70  63  65  71  69  70  66  75  77  63  79  74  71
[10:36:02.756] <TB1>     INFO: PH offset (per ROC):  168 147 188 182 202 195 189 175 167 190 179 176 196 172 189 175
[10:36:02.926] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:36:02.929] <TB1>     INFO: ######################################################################
[10:36:02.929] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:36:02.929] <TB1>     INFO: ######################################################################
[10:36:02.929] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:36:02.940] <TB1>     INFO: scanning low vcal = 10
[10:36:03.282] <TB1>     INFO: Expecting 41600 events.
[10:36:06.987] <TB1>     INFO: 41600 events read in total (2990ms).
[10:36:06.987] <TB1>     INFO: Test took 4047ms.
[10:36:06.989] <TB1>     INFO: scanning low vcal = 20
[10:36:07.496] <TB1>     INFO: Expecting 41600 events.
[10:36:11.228] <TB1>     INFO: 41600 events read in total (3017ms).
[10:36:11.228] <TB1>     INFO: Test took 4238ms.
[10:36:11.231] <TB1>     INFO: scanning low vcal = 30
[10:36:11.737] <TB1>     INFO: Expecting 41600 events.
[10:36:15.471] <TB1>     INFO: 41600 events read in total (3020ms).
[10:36:15.472] <TB1>     INFO: Test took 4241ms.
[10:36:15.474] <TB1>     INFO: scanning low vcal = 40
[10:36:15.975] <TB1>     INFO: Expecting 41600 events.
[10:36:20.215] <TB1>     INFO: 41600 events read in total (3525ms).
[10:36:20.216] <TB1>     INFO: Test took 4742ms.
[10:36:20.219] <TB1>     INFO: scanning low vcal = 50
[10:36:20.634] <TB1>     INFO: Expecting 41600 events.
[10:36:24.891] <TB1>     INFO: 41600 events read in total (3542ms).
[10:36:24.892] <TB1>     INFO: Test took 4673ms.
[10:36:24.895] <TB1>     INFO: scanning low vcal = 60
[10:36:25.312] <TB1>     INFO: Expecting 41600 events.
[10:36:29.560] <TB1>     INFO: 41600 events read in total (3533ms).
[10:36:29.561] <TB1>     INFO: Test took 4666ms.
[10:36:29.563] <TB1>     INFO: scanning low vcal = 70
[10:36:29.980] <TB1>     INFO: Expecting 41600 events.
[10:36:34.232] <TB1>     INFO: 41600 events read in total (3538ms).
[10:36:34.233] <TB1>     INFO: Test took 4669ms.
[10:36:34.236] <TB1>     INFO: scanning low vcal = 80
[10:36:34.655] <TB1>     INFO: Expecting 41600 events.
[10:36:38.926] <TB1>     INFO: 41600 events read in total (3556ms).
[10:36:38.926] <TB1>     INFO: Test took 4690ms.
[10:36:38.929] <TB1>     INFO: scanning low vcal = 90
[10:36:39.348] <TB1>     INFO: Expecting 41600 events.
[10:36:43.619] <TB1>     INFO: 41600 events read in total (3556ms).
[10:36:43.620] <TB1>     INFO: Test took 4691ms.
[10:36:43.623] <TB1>     INFO: scanning low vcal = 100
[10:36:44.040] <TB1>     INFO: Expecting 41600 events.
[10:36:48.422] <TB1>     INFO: 41600 events read in total (3667ms).
[10:36:48.422] <TB1>     INFO: Test took 4799ms.
[10:36:48.425] <TB1>     INFO: scanning low vcal = 110
[10:36:48.843] <TB1>     INFO: Expecting 41600 events.
[10:36:53.090] <TB1>     INFO: 41600 events read in total (3532ms).
[10:36:53.091] <TB1>     INFO: Test took 4666ms.
[10:36:53.094] <TB1>     INFO: scanning low vcal = 120
[10:36:53.509] <TB1>     INFO: Expecting 41600 events.
[10:36:57.742] <TB1>     INFO: 41600 events read in total (3517ms).
[10:36:57.743] <TB1>     INFO: Test took 4649ms.
[10:36:57.745] <TB1>     INFO: scanning low vcal = 130
[10:36:58.166] <TB1>     INFO: Expecting 41600 events.
[10:37:02.433] <TB1>     INFO: 41600 events read in total (3552ms).
[10:37:02.434] <TB1>     INFO: Test took 4689ms.
[10:37:02.438] <TB1>     INFO: scanning low vcal = 140
[10:37:02.821] <TB1>     INFO: Expecting 41600 events.
[10:37:07.053] <TB1>     INFO: 41600 events read in total (3517ms).
[10:37:07.054] <TB1>     INFO: Test took 4616ms.
[10:37:07.057] <TB1>     INFO: scanning low vcal = 150
[10:37:07.474] <TB1>     INFO: Expecting 41600 events.
[10:37:11.684] <TB1>     INFO: 41600 events read in total (3495ms).
[10:37:11.685] <TB1>     INFO: Test took 4628ms.
[10:37:11.688] <TB1>     INFO: scanning low vcal = 160
[10:37:12.108] <TB1>     INFO: Expecting 41600 events.
[10:37:16.317] <TB1>     INFO: 41600 events read in total (3494ms).
[10:37:16.318] <TB1>     INFO: Test took 4630ms.
[10:37:16.321] <TB1>     INFO: scanning low vcal = 170
[10:37:16.740] <TB1>     INFO: Expecting 41600 events.
[10:37:21.016] <TB1>     INFO: 41600 events read in total (3561ms).
[10:37:21.017] <TB1>     INFO: Test took 4696ms.
[10:37:21.021] <TB1>     INFO: scanning low vcal = 180
[10:37:21.439] <TB1>     INFO: Expecting 41600 events.
[10:37:25.712] <TB1>     INFO: 41600 events read in total (3558ms).
[10:37:25.712] <TB1>     INFO: Test took 4691ms.
[10:37:25.715] <TB1>     INFO: scanning low vcal = 190
[10:37:26.133] <TB1>     INFO: Expecting 41600 events.
[10:37:30.415] <TB1>     INFO: 41600 events read in total (3567ms).
[10:37:30.416] <TB1>     INFO: Test took 4701ms.
[10:37:30.419] <TB1>     INFO: scanning low vcal = 200
[10:37:30.837] <TB1>     INFO: Expecting 41600 events.
[10:37:35.113] <TB1>     INFO: 41600 events read in total (3561ms).
[10:37:35.114] <TB1>     INFO: Test took 4695ms.
[10:37:35.117] <TB1>     INFO: scanning low vcal = 210
[10:37:35.537] <TB1>     INFO: Expecting 41600 events.
[10:37:39.796] <TB1>     INFO: 41600 events read in total (3544ms).
[10:37:39.797] <TB1>     INFO: Test took 4680ms.
[10:37:39.800] <TB1>     INFO: scanning low vcal = 220
[10:37:40.216] <TB1>     INFO: Expecting 41600 events.
[10:37:44.482] <TB1>     INFO: 41600 events read in total (3551ms).
[10:37:44.482] <TB1>     INFO: Test took 4682ms.
[10:37:44.485] <TB1>     INFO: scanning low vcal = 230
[10:37:44.905] <TB1>     INFO: Expecting 41600 events.
[10:37:49.171] <TB1>     INFO: 41600 events read in total (3551ms).
[10:37:49.171] <TB1>     INFO: Test took 4686ms.
[10:37:49.174] <TB1>     INFO: scanning low vcal = 240
[10:37:49.593] <TB1>     INFO: Expecting 41600 events.
[10:37:53.875] <TB1>     INFO: 41600 events read in total (3567ms).
[10:37:53.876] <TB1>     INFO: Test took 4702ms.
[10:37:53.879] <TB1>     INFO: scanning low vcal = 250
[10:37:54.297] <TB1>     INFO: Expecting 41600 events.
[10:37:58.566] <TB1>     INFO: 41600 events read in total (3554ms).
[10:37:58.567] <TB1>     INFO: Test took 4688ms.
[10:37:58.571] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:37:58.986] <TB1>     INFO: Expecting 41600 events.
[10:38:03.243] <TB1>     INFO: 41600 events read in total (3542ms).
[10:38:03.244] <TB1>     INFO: Test took 4673ms.
[10:38:03.247] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:38:03.665] <TB1>     INFO: Expecting 41600 events.
[10:38:07.923] <TB1>     INFO: 41600 events read in total (3543ms).
[10:38:07.924] <TB1>     INFO: Test took 4677ms.
[10:38:07.927] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:38:08.345] <TB1>     INFO: Expecting 41600 events.
[10:38:12.610] <TB1>     INFO: 41600 events read in total (3550ms).
[10:38:12.611] <TB1>     INFO: Test took 4684ms.
[10:38:12.614] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:38:13.031] <TB1>     INFO: Expecting 41600 events.
[10:38:17.287] <TB1>     INFO: 41600 events read in total (3541ms).
[10:38:17.287] <TB1>     INFO: Test took 4673ms.
[10:38:17.291] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:38:17.709] <TB1>     INFO: Expecting 41600 events.
[10:38:21.963] <TB1>     INFO: 41600 events read in total (3540ms).
[10:38:21.964] <TB1>     INFO: Test took 4673ms.
[10:38:22.504] <TB1>     INFO: PixTestGainPedestal::measure() done 
[10:38:22.506] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:38:22.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:38:22.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:38:22.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:38:22.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:38:22.507] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:38:22.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:38:22.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:38:22.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:38:22.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:38:22.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:38:22.508] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:38:22.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:38:22.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:38:22.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:38:22.509] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:39:00.205] <TB1>     INFO: PixTestGainPedestal::fit() done
[10:39:00.205] <TB1>     INFO: non-linearity mean:  0.957 0.953 0.954 0.953 0.959 0.960 0.959 0.959 0.954 0.955 0.954 0.965 0.952 0.958 0.957 0.948
[10:39:00.205] <TB1>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.007 0.007 0.008 0.007 0.008 0.007 0.007 0.008 0.004 0.007 0.005 0.007 0.007
[10:39:00.205] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:39:00.229] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:39:00.252] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:39:00.274] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:39:00.297] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:39:00.319] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:39:00.341] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:39:00.364] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:39:00.386] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:39:00.408] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:39:00.431] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:39:00.453] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:39:00.476] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:39:00.498] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:39:00.520] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:39:00.543] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-5-11_FPIXTest-17C-Nebraska-160929-0911-150V_2016-09-29_09h11m_1475158310//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:39:00.565] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[10:39:00.565] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:39:00.572] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:39:00.572] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:39:00.575] <TB1>     INFO: ######################################################################
[10:39:00.575] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:39:00.575] <TB1>     INFO: ######################################################################
[10:39:00.578] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:39:00.588] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:39:00.588] <TB1>     INFO:     run 1 of 1
[10:39:00.588] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:39:00.930] <TB1>     INFO: Expecting 3120000 events.
[10:39:52.411] <TB1>     INFO: 1314705 events read in total (50766ms).
[10:40:40.830] <TB1>     INFO: 2631115 events read in total (99186ms).
[10:40:59.837] <TB1>     INFO: 3120000 events read in total (118193ms).
[10:40:59.877] <TB1>     INFO: Test took 119290ms.
[10:40:59.949] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:41:00.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:41:01.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:41:02.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:41:04.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:41:05.580] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:41:06.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:41:08.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:41:09.828] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:41:11.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:41:12.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:41:14.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:41:15.504] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:41:16.876] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:41:18.205] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:41:19.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:41:20.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:41:22.319] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415715328
[10:41:22.349] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:41:22.349] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3066, RMS = 1.22665
[10:41:22.349] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[10:41:22.349] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:41:22.349] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0628, RMS = 1.59701
[10:41:22.349] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:41:22.350] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:41:22.350] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1489, RMS = 1.5591
[10:41:22.350] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[10:41:22.350] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:41:22.350] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2781, RMS = 1.78234
[10:41:22.350] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[10:41:22.351] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:41:22.351] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.3872, RMS = 1.58154
[10:41:22.351] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[10:41:22.351] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:41:22.351] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.7794, RMS = 1.78572
[10:41:22.351] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[10:41:22.352] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:41:22.352] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.915, RMS = 1.1392
[10:41:22.352] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:41:22.352] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:41:22.352] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4766, RMS = 1.30398
[10:41:22.352] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:41:22.354] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:41:22.354] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5189, RMS = 1.87345
[10:41:22.354] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:41:22.354] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:41:22.354] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5985, RMS = 2.09397
[10:41:22.354] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:41:22.355] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:41:22.355] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1898, RMS = 1.9457
[10:41:22.355] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:41:22.355] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:41:22.355] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8733, RMS = 2.19743
[10:41:22.355] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[10:41:22.356] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:41:22.356] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6348, RMS = 1.2691
[10:41:22.356] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[10:41:22.356] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:41:22.356] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0336, RMS = 1.15766
[10:41:22.356] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:41:22.357] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:41:22.357] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.2121, RMS = 1.60664
[10:41:22.357] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[10:41:22.357] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:41:22.357] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2575, RMS = 1.57518
[10:41:22.357] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[10:41:22.358] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:41:22.358] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2037, RMS = 0.978179
[10:41:22.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:41:22.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:41:22.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.388, RMS = 1.21945
[10:41:22.359] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:41:22.360] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:41:22.360] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2107, RMS = 1.57333
[10:41:22.360] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:41:22.360] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:41:22.360] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9652, RMS = 2.01666
[10:41:22.360] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[10:41:22.361] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:41:22.361] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.261, RMS = 1.18804
[10:41:22.361] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:41:22.361] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:41:22.361] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5993, RMS = 1.16272
[10:41:22.361] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:41:22.362] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:41:22.362] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2094, RMS = 1.0737
[10:41:22.362] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:41:22.362] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:41:22.362] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8939, RMS = 1.04409
[10:41:22.362] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:41:22.363] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:41:22.363] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6859, RMS = 1.54873
[10:41:22.363] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:41:22.363] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:41:22.363] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.233, RMS = 1.37651
[10:41:22.363] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:41:22.364] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:41:22.364] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 59.5702, RMS = 2.06046
[10:41:22.364] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 70
[10:41:22.364] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:41:22.364] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 60.1244, RMS = 2.41948
[10:41:22.364] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[10:41:22.365] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:41:22.365] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2582, RMS = 1.49022
[10:41:22.365] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:41:22.366] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:41:22.366] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4871, RMS = 1.41769
[10:41:22.366] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:41:22.367] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:41:22.367] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0492, RMS = 0.962283
[10:41:22.367] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:41:22.367] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:41:22.367] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9088, RMS = 0.969336
[10:41:22.367] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:41:22.370] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[10:41:22.370] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    3    1    0    0    0    0    1    1    0    0    2    0    0
[10:41:22.370] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:41:22.467] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:41:22.467] <TB1>     INFO: enter test to run
[10:41:22.467] <TB1>     INFO:   test:  no parameter change
[10:41:22.468] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[10:41:22.469] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 475.1mA
[10:41:22.469] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[10:41:22.469] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:41:22.957] <TB1>    QUIET: Connection to board 26 closed.
[10:41:22.958] <TB1>     INFO: pXar: this is the end, my friend
[10:41:22.958] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
