snd_pcm_hw_params	,	V_151
"%s: ERROR: Failed to disable regulator (%d)!\n"	,	L_23
MSP_FSYNC_POL_ACT_LO	,	V_110
rx_clk_pol	,	V_91
"%s: Error: Unsupported slot-width (%d)!\n"	,	L_33
snd_pcm_runtime	,	V_114
dev	,	V_7
"%s: Error: Unsopported format (%d)!\n"	,	L_15
TX_FIFO_ENABLE	,	V_120
frame_sync_ignore	,	V_106
prcmu_qos_add_requirement	,	F_37
"%s: rate: %u, channels: %d.\n"	,	L_12
ux500_msp_dai_shutdown	,	F_18
FRAME_PER_SINGLE_SLOT_16_KHZ	,	V_33
frame_width	,	V_43
MSP_PHASE2_START_MODE_IMEDIATE	,	V_83
capture_dma_data	,	V_167
"%s: Failed to enable regulator!\n"	,	L_17
PRCMU_QOS_APE_OPP	,	V_149
MSP_DUAL_PHASE	,	V_108
"%s: DSP_B.\n"	,	L_10
GFP_KERNEL	,	V_172
FRAME_PER_SINGLE_SLOT_48_KHZ	,	V_35
ux500_msp_i2s_open	,	F_22
"%s: Multichannel enabled. Slots: %d, TX: %u, RX: %u\n"	,	L_1
MSP_DIR_TX	,	V_127
SND_SOC_DAIFMT_FORMAT_MASK	,	V_89
freq	,	V_160
ux500_msp_dai_trigger	,	F_29
MSP_FSYNC_POL	,	F_9
devm_regulator_get	,	F_34
clk_id	,	V_159
tx_clk_sel	,	V_70
MSP_PCM_PROTOCOL	,	V_139
tx_half_word_swap	,	V_101
MSP_FRAME_LEN_16	,	V_46
RFSPOL_SHIFT	,	V_63
rx_channel_3_enable	,	V_26
default_protdesc	,	V_134
ux500_msp_dai_set_dai_sysclk	,	F_28
substream	,	V_112
setup_pcm_multichan	,	F_1
SND_SOC_DAIFMT_MASTER_MASK	,	V_64
SND_SOC_DAIFMT_INV_MASK	,	V_57
FRAME_PER_16_SLOTS	,	V_39
msp_protdesc	,	V_29
f_inputclk	,	V_117
hweight32	,	F_25
"apb_pclk"	,	L_40
rx_comparison_enable_mode	,	V_15
rx_data_delay	,	V_95
rx_frame_len_1	,	V_48
rx_frame_len_2	,	V_50
ux500_msp_drv_probe	,	F_32
rx_phase_mode	,	V_79
tx_fifo_config	,	V_119
TX_SYNC_SRG_PROG	,	V_76
ux500_msp_i2s_cleanup_msp	,	F_49
tx_channel_3_enable	,	V_21
tx_phase_mode	,	V_81
drvdata	,	V_6
"%s: Error: Unsupported inversion (fmt = 0x%x)!\n"	,	L_31
"%s: Error: Unsupported sample-rate (freq = %d)!\n"	,	L_2
rx_clk_sel	,	V_71
err_init_msp	,	V_176
MSP_BTF_MS_BIT_FIRST	,	V_86
tx_data_delay	,	V_97
platform_device	,	V_169
SND_SOC_DAIFMT_NB_NF	,	V_58
pclk	,	V_143
srg_clk_sel	,	V_72
"%s: f_inputclk = %u, frame_freq = %u.\n"	,	L_11
"ux500_msp_i2s"	,	L_21
dev_dbg	,	F_3
fmt	,	V_56
dir	,	V_161
f_bitclk	,	V_150
"%s: ERROR: clk_get failed (%d)!\n"	,	L_42
multichannel_configured	,	V_12
SND_SOC_DAIFMT_IB_IF	,	V_156
"%s: DSP_A.\n"	,	L_9
err_clk	,	V_146
MSP_EXPAND_MODE_LINEAR	,	V_105
RX_FIFO_ENABLE	,	V_122
"%s: ERROR: Failed to get Vape supply (%d)!\n"	,	L_39
ret	,	V_116
msp_config	,	V_4
SNDRV_PCM_HW_PARAM_CHANNELS	,	V_155
tx_phase2_start_mode	,	V_84
"%s: Error: Unsopported master (fmt = 0x%x)!\n"	,	L_8
ux500_msp_dai_startup	,	F_12
SND_SOC_DAIFMT_CBS_CFS	,	V_74
"%s: Error: Unsupported protocol/master (fmt = 0x%x)!\n"	,	L_30
ux500_msp_dai_probe	,	F_31
MSP_FSYNC_IGNORE	,	V_107
TFSSEL_SHIFT	,	V_69
slots	,	V_11
"%s: Error: Unsupported slot-count (slots = %d)!\n"	,	L_3
channels	,	V_132
tx_byte_order	,	V_87
SNDRV_PCM_STREAM_PLAYBACK	,	V_126
name	,	V_171
slots_active	,	V_154
ux500_msp_dai_drv	,	V_178
multichannel_config	,	V_10
dev_set_drvdata	,	F_40
setup_frameper	,	F_4
err_reg_plat	,	V_179
rx_byte_order	,	V_85
dev_err	,	F_5
"ux500-msp-i2s"	,	L_26
"%s: Error: Unsupported slot-count (%d)!\n"	,	L_32
ux500_msp_i2s_trigger	,	F_30
rate	,	V_28
SND_SOC_DAIFMT_NB_IF	,	V_59
ux500_msp_component	,	V_177
rx_channel_2_enable	,	V_25
MSP_FALLING_EDGE	,	V_94
MSP_COMPARISON_DISABLED	,	V_16
FRAME_PER_8_SLOTS	,	V_38
setup_msp_config	,	F_11
mask	,	V_153
clk_disable_unprepare	,	F_16
"%s: PCM format.\n"	,	L_14
MSP_SINGLE_PHASE	,	V_80
"v-ape"	,	L_38
"%s: Codec is master.\n"	,	L_6
tx_channel_1_enable	,	V_19
ux500_msp_i2s_close	,	F_20
regulator_enable	,	F_14
"%s: Failed to prepare/enable pclk!\n"	,	L_19
reg_vape	,	V_141
snd_pcm_stream_str	,	F_13
ux500_msp_i2s_drvdata	,	V_5
rx_elem_len_2	,	V_55
snd_pcm_substream	,	V_111
rx_elem_len_1	,	V_53
ENOMEM	,	V_173
dev_get_drvdata	,	F_2
"%s: Codec is slave.\n"	,	L_7
tx_multichannel_enable	,	V_13
tx_elem_len_2	,	V_54
tx_elem_len_1	,	V_51
ux500_msp_drv_remove	,	F_46
MSP_SWAP_NONE	,	V_100
TX_CLK_SEL_SRG	,	V_75
multi	,	V_9
prot_desc	,	V_30
SND_SOC_DAIFMT_I2S	,	V_133
frame_period	,	V_31
frame_length	,	V_41
RX_SYNC_SRG	,	V_78
clk_put	,	F_44
err_pclk	,	V_144
setup_pcm_framing	,	F_6
id	,	V_140
"%s: MSP %d (%s): Enter (msp-&gt;id = %d, cmd = %d).\n"	,	L_36
data_size	,	V_129
prcmu_qos_remove_requirement	,	F_48
clk	,	V_145
rx_half_word_swap	,	V_99
tx_channel_0_enable	,	V_17
regulator_disable	,	F_17
rx_phase2_start_mode	,	V_82
ux500_msp_dai_prepare	,	F_21
params	,	V_152
dma_cfg_tx	,	V_166
tx_channel_2_enable	,	V_20
__func__	,	V_27
"%s: ERROR: Failed to init MSP-struct (%d)!"	,	L_43
cmd	,	V_163
"%s: Error: Unsupported protocol (fmt = 0x%x)!\n"	,	L_28
MSP_DELAY_1	,	V_96
"TDM-slots active: %d"	,	L_27
tx_mask	,	V_18
rx_fsync_sel	,	V_67
prcmu_qos_update_requirement	,	F_19
"%s: MSP %d (%s): Enter.\n"	,	L_16
rx_multichannel_enable	,	V_14
MSP_COMPRESS_MODE_LINEAR	,	V_103
stream	,	V_125
"%s: SND_SOC_DAIFMT_I2S.\n"	,	L_13
snd_soc_unregister_component	,	F_43
UX500_MSP_MASTER_CLOCK	,	V_162
rx_channel_0_enable	,	V_22
"%s: Failed to prepare/enable clk!\n"	,	L_20
clk_prepare_enable	,	F_15
ux500_msp_dai_set_tdm_slot	,	F_27
FRAME_PER_SINGLE_SLOT_8_KHZ	,	V_32
TFSPOL_SHIFT	,	V_61
SND_SOC_DAIFMT_CBM_CFM	,	V_65
setup_i2s_protdesc	,	F_10
rx_fifo_config	,	V_121
compression_mode	,	V_102
"%s: MSP %d: Enter.\n"	,	L_29
ux500_pcm_register_platform	,	F_42
EINVAL	,	V_36
tx_frame_len_2	,	V_49
tx_frame_len_1	,	V_47
"%s: MSP %d (%s): Enter (rate = %d).\n"	,	L_24
"%s: Enabling MSP-clocks.\n"	,	L_18
FRAME_PER_SINGLE_SLOT_44_1_KHZ	,	V_34
rx_fsync_pol	,	V_62
"%s: Enter (pdev-&gt;name = %s).\n"	,	L_37
clocks_per_frame	,	V_40
vape_opp_constraint	,	V_148
dma_cfg_rx	,	V_168
protdesc	,	V_113
ux500_msp_i2s_init_msp	,	F_39
MSP_ELEM_LEN_16	,	V_52
SCKSEL_SHIFT	,	V_73
MSP_FSYNC_POL_ACT_HI	,	V_88
MSP_DIR_RX	,	V_128
"%s: Error: MSP %d (%s): Unable to close i2s.\n"	,	L_22
RX_CLK_SEL_SRG	,	V_77
playback_dma_data	,	V_164
msp	,	V_142
dai	,	V_2
pdev	,	V_170
devm_regulator_put	,	F_45
tx_fsync_pol	,	V_60
protocol	,	V_135
u32	,	T_1
iodelay	,	V_66
def_elem_len	,	V_123
is_playback	,	V_147
tx_fsync_sel	,	V_68
MSP_I2S_PROTOCOL	,	V_136
runtime	,	V_115
"%s: MSP %d: Invalid clk-id (%d)!\n"	,	L_35
snd_soc_register_component	,	F_41
PTR_ERR	,	F_36
setup_clocking	,	F_7
msp_multichannel_config	,	V_8
MSP_DATA_BITS_32	,	V_130
snd_pcm_hw_constraint_minmax	,	F_24
tx_clk_pol	,	V_93
master_clk	,	V_118
MSP_DELAY_0	,	V_98
devm_kzalloc	,	F_33
MSP_RISING_EDGE	,	V_92
FRAME_PER_2_SLOTS	,	V_37
MSP_FRAME_LEN_2	,	V_44
MSP_FRAME_LEN_1	,	V_42
expansion_mode	,	V_104
ux500_pcm_unregister_platform	,	F_47
"%s: ERROR: clk_get of pclk failed (%d)!\n"	,	L_41
ux500_msp_dai_set_dai_fmt	,	F_26
MSP_FRAME_LEN_8	,	V_45
frame_freq	,	V_131
setup_pcm_protdesc	,	F_8
cap	,	V_158
MSP_INPUT_FREQ_APB	,	V_174
rx_channel_1_enable	,	V_24
MSP_PHASE2_START_MODE_FSYNC	,	V_109
clk_get	,	F_38
direction	,	V_124
"%s: MSP %d: Enter. clk-id: %d, freq: %u.\n"	,	L_34
ux500_msp_config	,	V_3
slot_width	,	V_157
"%s: Clocks per frame: %u\n"	,	L_4
"%s: Error: Unsopported inversion (fmt = 0x%x)!\n"	,	L_5
dma_cfg	,	V_165
"Error: %s: Failed to register PCM platform device!\n"	,	L_45
MSP_DATA_BITS_16	,	V_137
snd_soc_dai	,	V_1
"%s: Error: msp_setup failed (ret = %d)!\n"	,	L_25
ux500_msp_dai_hw_params	,	F_23
"Error: %s: Failed to register MSP%d!\n"	,	L_44
SND_SOC_DAIFMT_DSP_A	,	V_90
rx_mask	,	V_23
SND_SOC_DAIFMT_DSP_B	,	V_138
platform_data	,	V_175
IS_ERR	,	F_35
