D:\programs\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe  -osyn  "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\synwork\Uart_Loopback_impl1_hdl_.srs"  -top  Main  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\dm"  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work D:\programs\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\UART_TX.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\Int_Osc.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\Main.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\UART_RX.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\write8bit.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\writePage.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\I2C.vhd"  -log  "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\syntax.log"  -fileorder  "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\syntmp\hdlorder.tcl"  -jobname  "hdl_info_gen" 
relcom:D:\programs\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe -osyn "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\synwork\Uart_Loopback_impl1_hdl_.srs" -top Main -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\dm" -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work D:\programs\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\UART_TX.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\Int_Osc.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\Main.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\UART_RX.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\write8bit.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\writePage.vhd" -lib work "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\I2C.vhd" -log "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\syntax.log" -fileorder "C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\impl1\syntmp\hdlorder.tcl" -jobname "hdl_info_gen"
rc:0 success:1 runtime:0
file:..\synwork\Uart_Loopback_impl1_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:D:\programs\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542238332|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\UART_TX.vhd|io:i|time:1746457852|size:2302|exec:0|csum:FB78FE67F27BF736974A264EC891053F
file:..\..\Int_Osc.vhd|io:i|time:1745058635|size:731|exec:0|csum:3EC0E864905E72B3D9423ADCC848DA2B
file:..\..\Main.vhd|io:i|time:1746481526|size:11274|exec:0|csum:DA721264A6A098513BA642BD866F47DF
file:..\..\UART_RX.vhd|io:i|time:1746457885|size:1879|exec:0|csum:9077300226C124B4A432A9120F7731FC
file:..\..\write8bit.vhd|io:i|time:1746458068|size:1455|exec:0|csum:646A6A27B1BAC8F9E64C940CE5EA51CD
file:..\..\writePage.vhd|io:i|time:1746520815|size:3176|exec:0|csum:F7E96731FEEBA2BB32320A399209D2F6
file:..\..\I2C.vhd|io:i|time:1746517302|size:7007|exec:0|csum:5C0B3CEE99B1CE1C3E7BFB9A2A7CA9B8
file:..\syntax.log|io:o|time:1746520819|size:1148|exec:0|csum:
file:D:\programs\lscc\diamond\3.12\synpbase\bin64\c_vhdl.exe|io:i|time:1603963122|size:6088192|exec:1|csum:65784030B81A37FDBF615E387BAB679B
