<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: libyaul/scu/bus/cpu/cpu/divu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 0b6ffaa</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('divu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">divu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2019 Israel Jacquez</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef _CPU_DIVU_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define _CPU_DIVU_H_</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;cpu/instructions.h&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;cpu/map.h&gt;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;fix16.h&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;__BEGIN_DECLS</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga1e2ae959a0d610a573a480172fb8203f">   25</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__CPU__DIVU.html#ga1e2ae959a0d610a573a480172fb8203f">cpu_divu_ihr</a>)(void);</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> __always_inline</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gac1de99e0806a1107a0e73c3a1473af2a">   30</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#gac1de99e0806a1107a0e73c3a1473af2a">cpu_divu_status_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;{</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        <span class="keywordflow">return</span> ((<a class="code" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2562352dc86c34db293e01e0d3484052">DVCR</a>)) &amp; 0x00000001) == 0x00000001);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;}</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t __always_inline</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga0e668afa8e1d613cdd90dc8c0d29fcd5">   38</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#ga0e668afa8e1d613cdd90dc8c0d29fcd5">cpu_divu_quotient_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;{</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8871bde108bd3e70c54622a0bcd2c759">DVDNTL</a>));</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t __always_inline</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gaf6b5cb8546b373711641f0dc1e137f5f">   46</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#gaf6b5cb8546b373711641f0dc1e137f5f">cpu_divu_remainder_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad0cea24345b0e25b5c3af5896d25a621">DVDNTH</a>));</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">   58</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">cpu_divu_64_32_set</a>(uint32_t dividendh, uint32_t dividendl, uint32_t divisor)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad8b218beb1f14cbe19cfec080c8209eb">DVSR</a>), divisor);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad0cea24345b0e25b5c3af5896d25a621">DVDNTH</a>), dividendh);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        <span class="comment">/* Writing to CPU(DVDNTL) starts the operation */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8871bde108bd3e70c54622a0bcd2c759">DVDNTL</a>), dividendl);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga0410bd2ebc2554b8dbe997fd2e1e5378">   73</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#ga0410bd2ebc2554b8dbe997fd2e1e5378">cpu_divu_32_32_set</a>(uint32_t dividend, uint32_t divisor)</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad8b218beb1f14cbe19cfec080c8209eb">DVSR</a>), divisor);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">/* Writing to CPU(DVDNT) starts the operation */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(32, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9832c4683c481e714f3ccde055d04ee8">DVDNT</a>), dividend);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">   87</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">cpu_divu_fix16_split</a>(<a class="code" href="group__MATH.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a> dividend, uint32_t *dh, uint32_t *dl)</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;{</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        *dh = <a class="code" href="group__CPU.html#ga11a33f4fdbec58a3e2a475e29106e945">cpu_instr_swapw</a>(dividend);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        *dh = <a class="code" href="group__CPU.html#gacb81ead2c901e8a72f267b47390c2998">cpu_instr_extsw</a>(*dh);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        *dl = dividend &lt;&lt; 16;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga46b1ace51589ad0d96e98f2934e63391">  102</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#ga46b1ace51589ad0d96e98f2934e63391">cpu_divu_fix16_set</a>(<a class="code" href="group__MATH.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a> dividend, <a class="code" href="group__MATH.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a> divisor)</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        uint32_t dh;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        uint32_t dl;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <a class="code" href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">cpu_divu_fix16_split</a>(dividend, &amp;dh, &amp;dl);</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        <a class="code" href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">cpu_divu_64_32_set</a>(dh, dl, divisor);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;}</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t __always_inline</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gab7312b1cd3478f46865bd5ccb7bbeee8">  114</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#gab7312b1cd3478f46865bd5ccb7bbeee8">cpu_divu_interrupt_priority_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        uint16_t ipra = <a class="code" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>));</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">return</span> ((ipra &gt;&gt; 12) &amp; 0x0F);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#ga534450add69d199aa549f6028242121e">  125</a></span>&#160;<a class="code" href="group__CPU__DIVU.html#ga534450add69d199aa549f6028242121e">cpu_divu_interrupt_priority_set</a>(uint8_t priority)</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#gadc16e5f714f478e8102c57e4ebca7bac">MEMORY_WRITE_AND</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>), 0x7FFF);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga9c6cc7716bab701615bc418a3e2d1264">MEMORY_WRITE_OR</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>), (priority &amp; 0x0F) &lt;&lt; 12);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__CPU__DIVU.html#gafe009e0d441fd3e89cd6255d3a0ec9b6">  133</a></span>&#160;<span class="preprocessor">#define cpu_divu_ovfi_clear()                                                  \</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">do {                                                                           \</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">        cpu_divu_ovfi_set(NULL);                                               \</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">} while (false)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__CPU__DIVU.html#ga4512d66c93ed495dfc70d8e759bcaa17">cpu_divu_ovfi_set</a>(<a class="code" href="group__CPU__DIVU.html#ga1e2ae959a0d610a573a480172fb8203f">cpu_divu_ihr</a> ihr);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;__END_DECLS</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !_CPU_DIVU_H_ */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__CPU__DIVU_html_ga46b1ace51589ad0d96e98f2934e63391"><div class="ttname"><a href="group__CPU__DIVU.html#ga46b1ace51589ad0d96e98f2934e63391">cpu_divu_fix16_set</a></div><div class="ttdeci">static void cpu_divu_fix16_set(fix16_t dividend, fix16_t divisor)</div><div class="ttdoc">Perform a fixed-point bit division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:102</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga1e2ae959a0d610a573a480172fb8203f"><div class="ttname"><a href="group__CPU__DIVU.html#ga1e2ae959a0d610a573a480172fb8203f">cpu_divu_ihr</a></div><div class="ttdeci">void(* cpu_divu_ihr)(void)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> divu.h:25</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ga2562352dc86c34db293e01e0d3484052"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga2562352dc86c34db293e01e0d3484052">DVCR</a></div><div class="ttdeci">#define DVCR</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:278</div></div>
<div class="ttc" id="agroup__CPU_html_ga11a33f4fdbec58a3e2a475e29106e945"><div class="ttname"><a href="group__CPU.html#ga11a33f4fdbec58a3e2a475e29106e945">cpu_instr_swapw</a></div><div class="ttdeci">static uint32_t cpu_instr_swapw(uint32_t x)</div><div class="ttdoc">Emit a swap.w instruction.</div><div class="ttdef"><b>Definition:</b> instructions.h:56</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_gac1de99e0806a1107a0e73c3a1473af2a"><div class="ttname"><a href="group__CPU__DIVU.html#gac1de99e0806a1107a0e73c3a1473af2a">cpu_divu_status_get</a></div><div class="ttdeci">static bool cpu_divu_status_get(void)</div><div class="ttdoc">Determine if an overflow has occurred.</div><div class="ttdef"><b>Definition:</b> divu.h:30</div></div>
<div class="ttc" id="agroup__CPU_html_gacb81ead2c901e8a72f267b47390c2998"><div class="ttname"><a href="group__CPU.html#gacb81ead2c901e8a72f267b47390c2998">cpu_instr_extsw</a></div><div class="ttdeci">static uint32_t cpu_instr_extsw(const uint32_t rm)</div><div class="ttdoc">Emit a exts.w instruction.</div><div class="ttdef"><b>Definition:</b> instructions.h:147</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a></div><div class="ttdeci">#define IPRA</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:258</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ga8871bde108bd3e70c54622a0bcd2c759"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga8871bde108bd3e70c54622a0bcd2c759">DVDNTL</a></div><div class="ttdeci">#define DVDNTL</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:293</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_gab7312b1cd3478f46865bd5ccb7bbeee8"><div class="ttname"><a href="group__CPU__DIVU.html#gab7312b1cd3478f46865bd5ccb7bbeee8">cpu_divu_interrupt_priority_get</a></div><div class="ttdeci">static uint8_t cpu_divu_interrupt_priority_get(void)</div><div class="ttdoc">Obtain the interrupt priority level for CPU-DIVU.</div><div class="ttdef"><b>Definition:</b> divu.h:114</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga1117e673b03a934e28f4c289d02df4e6"><div class="ttname"><a href="group__CPU__DIVU.html#ga1117e673b03a934e28f4c289d02df4e6">cpu_divu_64_32_set</a></div><div class="ttdeci">static void cpu_divu_64_32_set(uint32_t dividendh, uint32_t dividendl, uint32_t divisor)</div><div class="ttdoc">Perform a 64÷32 bit division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:58</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ga9832c4683c481e714f3ccde055d04ee8"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9832c4683c481e714f3ccde055d04ee8">DVDNT</a></div><div class="ttdeci">#define DVDNT</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:273</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga6ccd3668b021698772ab240c23e0bee4"><div class="ttname"><a href="group__CPU__DIVU.html#ga6ccd3668b021698772ab240c23e0bee4">cpu_divu_fix16_split</a></div><div class="ttdeci">static void cpu_divu_fix16_split(fix16_t dividend, uint32_t *dh, uint32_t *dl)</div><div class="ttdoc">Split a fix16_t value into two 32-bit parts of the dividend.</div><div class="ttdef"><b>Definition:</b> divu.h:87</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga534450add69d199aa549f6028242121e"><div class="ttname"><a href="group__CPU__DIVU.html#ga534450add69d199aa549f6028242121e">cpu_divu_interrupt_priority_set</a></div><div class="ttdeci">static void cpu_divu_interrupt_priority_set(uint8_t priority)</div><div class="ttdoc">Set the interrupt priority level for CPU-DIVU.</div><div class="ttdef"><b>Definition:</b> divu.h:125</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga4512d66c93ed495dfc70d8e759bcaa17"><div class="ttname"><a href="group__CPU__DIVU.html#ga4512d66c93ed495dfc70d8e759bcaa17">cpu_divu_ovfi_set</a></div><div class="ttdeci">void cpu_divu_ovfi_set(cpu_divu_ihr ihr)</div><div class="ttdoc">Set the interrupt handler for the CPU-DIVU OVFI interrupt.</div><div class="ttdef"><b>Definition:</b> cpu_divu.c:44</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga298694f5a284a9481357c09aab7aa7e3"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a></div><div class="ttdeci">#define CPU(x)</div><div class="ttdoc">Access the CPU I/O registers.</div><div class="ttdef"><b>Definition:</b> map.h:66</div></div>
<div class="ttc" id="agroup__MATH_html_gaca43c6dc0c416d1e27c18614b7ebcb73"><div class="ttname"><a href="group__MATH.html#gaca43c6dc0c416d1e27c18614b7ebcb73">fix16_t</a></div><div class="ttdeci">int32_t fix16_t</div><div class="ttdoc">Not yet documented.</div><div class="ttdef"><b>Definition:</b> fix16.h:65</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga0e668afa8e1d613cdd90dc8c0d29fcd5"><div class="ttname"><a href="group__CPU__DIVU.html#ga0e668afa8e1d613cdd90dc8c0d29fcd5">cpu_divu_quotient_get</a></div><div class="ttdeci">static uint32_t cpu_divu_quotient_get(void)</div><div class="ttdoc">Obtain the quotient part at the end of a division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:38</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_ga945642431974707252514869a35ab184"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a></div><div class="ttdeci">#define MEMORY_WRITE(t, x, y)</div><div class="ttdef"><b>Definition:</b> map.h:30</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_ga9c6cc7716bab701615bc418a3e2d1264"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#ga9c6cc7716bab701615bc418a3e2d1264">MEMORY_WRITE_OR</a></div><div class="ttdeci">#define MEMORY_WRITE_OR(t, x, y)</div><div class="ttdef"><b>Definition:</b> map.h:50</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_gaf09c30d8473de6a63a4143f2e07f917c"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a></div><div class="ttdeci">#define MEMORY_READ(t, x)</div><div class="ttdef"><b>Definition:</b> map.h:22</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_gadc16e5f714f478e8102c57e4ebca7bac"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#gadc16e5f714f478e8102c57e4ebca7bac">MEMORY_WRITE_AND</a></div><div class="ttdeci">#define MEMORY_WRITE_AND(t, x, y)</div><div class="ttdef"><b>Definition:</b> map.h:40</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_ga0410bd2ebc2554b8dbe997fd2e1e5378"><div class="ttname"><a href="group__CPU__DIVU.html#ga0410bd2ebc2554b8dbe997fd2e1e5378">cpu_divu_32_32_set</a></div><div class="ttdeci">static void cpu_divu_32_32_set(uint32_t dividend, uint32_t divisor)</div><div class="ttdoc">Perform a 32÷32 bit division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:73</div></div>
<div class="ttc" id="agroup__CPU__DIVU_html_gaf6b5cb8546b373711641f0dc1e137f5f"><div class="ttname"><a href="group__CPU__DIVU.html#gaf6b5cb8546b373711641f0dc1e137f5f">cpu_divu_remainder_get</a></div><div class="ttdeci">static uint32_t cpu_divu_remainder_get(void)</div><div class="ttdoc">Obtain the remainder part at the end of a division operation.</div><div class="ttdef"><b>Definition:</b> divu.h:46</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_gad8b218beb1f14cbe19cfec080c8209eb"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad8b218beb1f14cbe19cfec080c8209eb">DVSR</a></div><div class="ttdeci">#define DVSR</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:268</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_gad0cea24345b0e25b5c3af5896d25a621"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#gad0cea24345b0e25b5c3af5896d25a621">DVDNTH</a></div><div class="ttdeci">#define DVDNTH</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:288</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2acc366ec50223736d170163e50fce76.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_494b9f7ceab4e4052a74750adf4fa7da.html">scu</a></li><li class="navelem"><a class="el" href="dir_c320a0c2fb586d1b9958332bb030bc26.html">bus</a></li><li class="navelem"><a class="el" href="dir_7d7bbe93712b1e0eee49dca0cd27c23b.html">cpu</a></li><li class="navelem"><a class="el" href="dir_427f168647aa327b5ad9854bc789bb16.html">cpu</a></li><li class="navelem"><b>divu.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
