\doxysection{xaxidma\+\_\+controller.\+h}
\hypertarget{xaxidma__controller_8h_source}{}\label{xaxidma__controller_8h_source}\index{base\_code/MB40ch\_wUART/src/xaxidma\_controller.h@{base\_code/MB40ch\_wUART/src/xaxidma\_controller.h}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/*}}
\DoxyCodeLine{00002\ \textcolor{comment}{\ *\ xaxidma\_controller.h}}
\DoxyCodeLine{00003\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00004\ \textcolor{comment}{\ *\ \ Created\ on:\ Feb\ 1,\ 2021}}
\DoxyCodeLine{00005\ \textcolor{comment}{\ *\ \ \ \ \ \ Author:\ Rimsky}}
\DoxyCodeLine{00006\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00007\ }
\DoxyCodeLine{00008\ \textcolor{preprocessor}{\#ifndef\ SRC\_XAXIDMA\_CONTROLLER\_H\_}}
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#define\ SRC\_XAXIDMA\_CONTROLLER\_H\_}}
\DoxyCodeLine{00010\ }
\DoxyCodeLine{00011\ \textcolor{preprocessor}{\#include\ "{}xaxidma.h"{}}}
\DoxyCodeLine{00012\ \textcolor{preprocessor}{\#include\ "{}xparameters.h"{}}}
\DoxyCodeLine{00013\ \textcolor{preprocessor}{\#include\ "{}xil\_exception.h"{}}}
\DoxyCodeLine{00014\ \textcolor{preprocessor}{\#include\ "{}xdebug.h"{}}}
\DoxyCodeLine{00015\ \textcolor{preprocessor}{\#include\ "{}tcp\_com.h"{}}}
\DoxyCodeLine{00016\ \textcolor{preprocessor}{\#include\ "{}gpio\_handler.h"{}}}
\DoxyCodeLine{00017\ }
\DoxyCodeLine{00018\ \textcolor{preprocessor}{\#ifdef\ \_\_aarch64\_\_}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#include\ "{}xil\_mmu.h"{}}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ XPAR\_UARTNS550\_0\_BASEADDR}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#include\ "{}xuartns550\_l.h"{}}\ \ \ \ \ \ \ \textcolor{comment}{/*\ to\ use\ uartns550\ */}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#ifndef\ DEBUG}}
\DoxyCodeLine{00027\ \textcolor{keyword}{extern}\ \textcolor{keywordtype}{void}\ xil\_printf(\textcolor{keyword}{const}\ \textcolor{keywordtype}{char}\ *format,\ ...);}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00030\ \textcolor{preprocessor}{\#ifdef\ XPAR\_INTC\_0\_DEVICE\_ID}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\ \#include\ "{}xintc.h"{}}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\ \#include\ "{}xscugic.h"{}}}
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00036\ \textcolor{comment}{/********************\ Constant\ Definitions\ **********************************/}}
\DoxyCodeLine{00037\ \textcolor{comment}{/*}}
\DoxyCodeLine{00038\ \textcolor{comment}{\ *\ Device\ hardware\ build\ related\ constants.}}
\DoxyCodeLine{00039\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00040\ }
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ DMA\_DEV\_ID\ \ \ \ \ \ XPAR\_AXIDMA\_0\_DEVICE\_ID}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#ifdef\ XPAR\_AXI\_7SDDR\_0\_S\_AXI\_BASEADDR}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ DDR\_BASE\_ADDR\ \ \ \ \ \ \ XPAR\_AXI\_7SDDR\_0\_S\_AXI\_BASEADDR}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#elif\ XPAR\_MIG7SERIES\_0\_BASEADDR}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#define\ DDR\_BASE\_ADDR\ \ \ XPAR\_MIG7SERIES\_0\_BASEADDR}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#elif\ XPAR\_MIG\_0\_BASEADDR}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#define\ DDR\_BASE\_ADDR\ \ \ XPAR\_MIG\_0\_BASEADDR}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#elif\ XPAR\_PSU\_DDR\_0\_S\_AXI\_BASEADDR}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ DDR\_BASE\_ADDR\ \ \ XPAR\_PSU\_DDR\_0\_S\_AXI\_BASEADDR}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#ifndef\ DDR\_BASE\_ADDR}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#warning\ CHECK\ FOR\ THE\ VALID\ DDR\ ADDRESS\ IN\ XPARAMETERS.H,\ \(\backslash\)}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ DEFAULT\ SET\ TO\ 0x01000000}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ MEM\_BASE\_ADDR\ \ \ \ \ \ \ 0x01000000}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ MEM\_BASE\_ADDR\ \ \ \ \ \ \ (DDR\_BASE\_ADDR\ +\ 0x1000000)}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00060\ }
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#ifdef\ XPAR\_INTC\_0\_DEVICE\_ID}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ RX\_INTR\_ID\ \ \ \ \ \ XPAR\_INTC\_0\_AXIDMA\_0\_S2MM\_INTROUT\_VEC\_ID}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ TX\_INTR\_ID\ \ \ \ \ \ XPAR\_INTC\_0\_AXIDMA\_0\_MM2S\_INTROUT\_VEC\_ID}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\#define\ RX\_INTR\_ID\ \ \ \ \ \ XPAR\_FABRIC\_AXIDMA\_0\_S2MM\_INTROUT\_VEC\_ID}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#define\ TX\_INTR\_ID\ \ \ \ \ \ XPAR\_FABRIC\_AXIDMA\_0\_MM2S\_INTROUT\_VEC\_ID}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00068\ }
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ RX\_BD\_SPACE\_BASE\ \ \ \ (MEM\_BASE\_ADDR)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ RX\_BD\_SPACE\_HIGH\ \ \ \ (MEM\_BASE\_ADDR\ +\ 0x0000FFFF)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ TX\_BD\_SPACE\_BASE\ \ \ \ (MEM\_BASE\_ADDR\ +\ 0x00010000)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ TX\_BD\_SPACE\_HIGH\ \ \ \ (MEM\_BASE\_ADDR\ +\ 0x0001FFFF)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ TX\_BUFFER\_BASE\ \ \ \ \ \ (MEM\_BASE\_ADDR\ +\ 0x00100000)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ RX\_BUFFER\_BASE\ \ \ \ \ \ (MEM\_BASE\_ADDR\ +\ 0x00300000)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ RX\_BUFFER\_HIGH\ \ \ \ \ \ (MEM\_BASE\_ADDR\ +\ 0x104FFFFF)}}
\DoxyCodeLine{00076\ }
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#ifdef\ XPAR\_INTC\_0\_DEVICE\_ID}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ INTC\_DEVICE\_ID\ \ \ \ \ \ \ \ \ \ XPAR\_INTC\_0\_DEVICE\_ID}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ INTC\_DEVICE\_ID\ \ \ \ \ \ \ \ \ \ XPAR\_SCUGIC\_SINGLE\_DEVICE\_ID}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00082\ }
\DoxyCodeLine{00083\ \textcolor{comment}{/*\ Timeout\ loop\ counter\ for\ reset}}
\DoxyCodeLine{00084\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ RESET\_TIMEOUT\_COUNTER\ \ \ 10000}}
\DoxyCodeLine{00086\ }
\DoxyCodeLine{00087\ \textcolor{comment}{/*}}
\DoxyCodeLine{00088\ \textcolor{comment}{\ *\ Buffer\ and\ Buffer\ Descriptor\ related\ constant\ definition}}
\DoxyCodeLine{00089\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ MAX\_PKT\_LEN\ \ \ \ \ 0x0F230}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ MARK\_UNCACHEABLE\ \ \ \ \ \ \ \ 0x701}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ MAX\_STORED\_EVENTS\ \ \ 0x1F\ }\textcolor{comment}{//\ (RX\_BUFFER\_HIGH\ -\/\ RX\_BUFFER\_BASE)\ /\ MAX\_PKT\_LEN}}
\DoxyCodeLine{00093\ \textcolor{comment}{/*}}
\DoxyCodeLine{00094\ \textcolor{comment}{\ *\ Number\ of\ BDs\ in\ the\ transfer\ example}}
\DoxyCodeLine{00095\ \textcolor{comment}{\ *\ We\ show\ how\ to\ submit\ multiple\ BDs\ for\ one\ transmit.}}
\DoxyCodeLine{00096\ \textcolor{comment}{\ *\ The\ receive\ side\ gets\ one\ completion\ per\ transfer.}}
\DoxyCodeLine{00097\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ NUMBER\_OF\_BDS\_PER\_PKT\ \ \ \ \ \ \ 1}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ NUMBER\_OF\_PKTS\_TO\_TRANSFER\ \ 10}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ NUMBER\_OF\_BDS\_TO\_TRANSFER\ \ \ (NUMBER\_OF\_PKTS\_TO\_TRANSFER\ *\ \(\backslash\)}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ NUMBER\_OF\_BDS\_PER\_PKT)}}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00103\ \textcolor{comment}{/*\ The\ interrupt\ coalescing\ threshold\ and\ delay\ timer\ threshold}}
\DoxyCodeLine{00104\ \textcolor{comment}{\ *\ Valid\ range\ is\ 1\ to\ 255}}
\DoxyCodeLine{00105\ \textcolor{comment}{\ *}}
\DoxyCodeLine{00106\ \textcolor{comment}{\ *\ We\ set\ the\ coalescing\ threshold\ to\ be\ the\ total\ number\ of\ packets.}}
\DoxyCodeLine{00107\ \textcolor{comment}{\ *\ The\ receive\ side\ will\ only\ get\ one\ completion\ interrupt\ for\ this\ example.}}
\DoxyCodeLine{00108\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ COALESCING\_COUNT\ \ \ \ \ \ \ \ NUMBER\_OF\_PKTS\_TO\_TRANSFER}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ DELAY\_TIMER\_COUNT\ \ \ \ \ \ \ 100}}
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\#ifdef\ XPAR\_INTC\_0\_DEVICE\_ID}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\ \#define\ INTC\ \ \ \ \ \ \ XIntc}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\ \#define\ INTC\_HANDLER\ \ \ XIntc\_InterruptHandler}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\ \#define\ INTC\ \ \ \ \ \ \ XScuGic}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\ \#define\ INTC\_HANDLER\ \ \ XScuGic\_InterruptHandler}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00120\ \textcolor{comment}{/****************************\ Type\ Definitions\ *******************************/}}
\DoxyCodeLine{00121\ }
\DoxyCodeLine{00122\ }
\DoxyCodeLine{00123\ \textcolor{comment}{/*****************\ Macros\ (Inline\ Functions)\ Definitions\ *********************/}}
\DoxyCodeLine{00124\ }
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{comment}{/**************************\ Function\ Prototypes\ ******************************/}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#ifdef\ XPAR\_UARTNS550\_0\_BASEADDR}}
\DoxyCodeLine{00128\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ Uart550\_Setup(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00130\ }
\DoxyCodeLine{00131\ \textcolor{keywordtype}{int}\ CheckData(\textcolor{keywordtype}{int}\ Length,\ u8\ StartValue);}
\DoxyCodeLine{00132\ \textcolor{keywordtype}{void}\ TxCallBack(XAxiDma\_BdRing\ *\ TxRingPtr);}
\DoxyCodeLine{00133\ \textcolor{keywordtype}{void}\ TxIntrHandler(\textcolor{keywordtype}{void}\ *Callback);}
\DoxyCodeLine{00134\ \textcolor{keywordtype}{void}\ RxCallBack(XAxiDma\_BdRing\ *\ RxRingPtr);}
\DoxyCodeLine{00135\ \textcolor{keywordtype}{void}\ RxIntrHandler(\textcolor{keywordtype}{void}\ *Callback);}
\DoxyCodeLine{00136\ \textcolor{keywordtype}{void}\ process\_n\_send\_data(\textcolor{keywordtype}{int}\ cont,\textcolor{keywordtype}{int}\ max\_counts);}
\DoxyCodeLine{00137\ \textcolor{keywordtype}{void}\ cleanup\_buffer();}
\DoxyCodeLine{00138\ }
\DoxyCodeLine{00139\ \textcolor{keywordtype}{int}\ setup\_DMA(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ \textcolor{keywordtype}{int}\ SetupIntrSystem(INTC\ *\ IntcInstancePtr,}
\DoxyCodeLine{00142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ XAxiDma\ *\ AxiDmasPtr,\ u16\ TxIntrId,\ u16\ RxIntrId);}
\DoxyCodeLine{00143\ \textcolor{keywordtype}{void}\ DisableIntrSystem(INTC\ *\ IntcInstancePtr,}
\DoxyCodeLine{00144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ u16\ TxIntrId,\ u16\ RxIntrId);}
\DoxyCodeLine{00145\ }
\DoxyCodeLine{00146\ \textcolor{keywordtype}{int}\ RxSetup(XAxiDma\ *\ AxiDmaInstPtr);}
\DoxyCodeLine{00147\ \textcolor{keywordtype}{int}\ TxSetup(XAxiDma\ *\ AxiDmaInstPtr);}
\DoxyCodeLine{00148\ \textcolor{keywordtype}{int}\ SendPacket(XAxiDma\ *\ AxiDmaInstPtr);}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \textcolor{comment}{/**************************\ Variable\ Definitions\ *****************************/}}
\DoxyCodeLine{00151\ \textcolor{comment}{/*}}
\DoxyCodeLine{00152\ \textcolor{comment}{\ *\ Device\ instance\ definitions}}
\DoxyCodeLine{00153\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00154\ XAxiDma\ AxiDma;}
\DoxyCodeLine{00155\ }
\DoxyCodeLine{00156\ }
\DoxyCodeLine{00157\ \textcolor{keyword}{static}\ INTC\ Intc;\ \ \ \textcolor{comment}{/*\ Instance\ of\ the\ Interrupt\ Controller\ */}}
\DoxyCodeLine{00158\ }
\DoxyCodeLine{00159\ \textcolor{comment}{/*}}
\DoxyCodeLine{00160\ \textcolor{comment}{\ *\ Flags\ interrupt\ handlers\ use\ to\ notify\ the\ application\ context\ the\ events.}}
\DoxyCodeLine{00161\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00162\ \textcolor{keyword}{volatile}\ \textcolor{keywordtype}{int}\ TxDone;}
\DoxyCodeLine{00163\ \textcolor{keyword}{volatile}\ \textcolor{keywordtype}{int}\ RxDone;}
\DoxyCodeLine{00164\ \textcolor{keyword}{volatile}\ \textcolor{keywordtype}{int}\ Error;}
\DoxyCodeLine{00165\ \textcolor{keywordtype}{int}\ c\_glob\_ev;}
\DoxyCodeLine{00166\ \textcolor{keywordtype}{int}\ start\_send\_event;}
\DoxyCodeLine{00167\ \textcolor{comment}{/*}}
\DoxyCodeLine{00168\ \textcolor{comment}{\ *\ Buffer\ for\ transmit\ packet.\ Must\ be\ 32-\/bit\ aligned\ to\ be\ used\ by\ DMA.}}
\DoxyCodeLine{00169\ \textcolor{comment}{\ */}}
\DoxyCodeLine{00170\ \textcolor{keyword}{static}\ u32\ *Packet\ =\ (u32\ *)\ TX\_BUFFER\_BASE;}
\DoxyCodeLine{00171\ }
\DoxyCodeLine{00172\ \textcolor{comment}{//\ pointer\ to\ the\ address\ being\ read.}}
\DoxyCodeLine{00173\ \textcolor{keyword}{static}\ u8\ *read\_pointer\ =\ (u8\ *)\ RX\_BUFFER\_BASE;}
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00175\ \textcolor{comment}{//n\_events\_to\ acquire}}
\DoxyCodeLine{00176\ \textcolor{keyword}{volatile}\ \textcolor{keywordtype}{int}\ n\_events\ ;}
\DoxyCodeLine{00177\ }
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SRC\_XAXIDMA\_CONTROLLER\_H\_\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
