

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sun Dec 20 21:12:10 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cordic_hls
* Solution:       baseline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.627 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    110|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     57|    -|
|Register         |        -|      -|      88|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|      88|    167|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordic_mul_mul_13bkb_U1  |cordic_mul_mul_13bkb  |  i0 * i1  |
    |cordic_mul_mul_13bkb_U2  |cordic_mul_mul_13bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |current_sin_V_fu_223_p2  |     +    |      0|  0|  12|          12|          12|
    |j_fu_134_p2              |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_218_p2  |     -    |      0|  0|  12|          12|          12|
    |sub_ln1118_1_fu_178_p2   |     -    |      0|  0|  17|           1|          13|
    |sub_ln1118_fu_144_p2     |     -    |      0|  0|  17|           1|          13|
    |icmp_ln18_fu_128_p2      |   icmp   |      0|  0|  11|           6|           7|
    |r_V_2_fu_184_p3          |  select  |      0|  0|  13|           1|          13|
    |r_V_fu_150_p3            |  select  |      0|  0|  13|           1|          13|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 110|          40|          84|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |factor_0_reg_72  |   9|          2|   12|         24|
    |j_0_reg_109      |   9|          2|    6|         12|
    |p_Val2_2_reg_96  |   9|          2|   12|         24|
    |p_Val2_4_reg_83  |   9|          2|   12|         24|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  57|         12|   43|         88|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   3|   0|    3|          0|
    |cos_shift_V_reg_256  |  12|   0|   12|          0|
    |factor_0_reg_72      |  12|   0|   12|          0|
    |j_0_reg_109          |   6|   0|    6|          0|
    |j_reg_251            |   6|   0|    6|          0|
    |p_Val2_2_reg_96      |  12|   0|   12|          0|
    |p_Val2_4_reg_83      |  12|   0|   12|          0|
    |r_V_7_reg_266        |  12|   0|   12|          0|
    |sin_shift_V_reg_261  |  12|   0|   12|          0|
    |tmp_reg_242          |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  88|   0|   88|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %theta_V), !map !84"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %s_V), !map !90"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %c_V), !map !94"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%theta_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %theta_V)" [cordic.cpp:8]   --->   Operation 8 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %theta_V_read, i32 11)" [cordic.cpp:20]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0" [cordic.cpp:18]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%factor_0 = phi i12 [ 1024, %ap_fixed_base.exit404 ], [ %r_V_7, %_ZltILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 11 'phi' 'factor_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i12 [ 0, %ap_fixed_base.exit404 ], [ %current_sin_V, %_ZltILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 12 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i12 [ 621, %ap_fixed_base.exit404 ], [ %current_cos_V, %_ZltILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 13 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %ap_fixed_base.exit404 ], [ %j, %_ZltILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 14 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp eq i6 %j_0, -32" [cordic.cpp:18]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [cordic.cpp:18]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %_ZltILi12ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [cordic.cpp:18]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i12 %p_Val2_2 to i13" [cordic.cpp:23]   --->   Operation 19 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.54ns)   --->   "%sub_ln1118 = sub i13 0, %sext_ln1116" [cordic.cpp:23]   --->   Operation 20 'sub' 'sub_ln1118' <Predicate = (!icmp_ln18 & tmp)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.69ns)   --->   "%r_V = select i1 %tmp, i13 %sub_ln1118, i13 %sext_ln1116" [cordic.cpp:23]   --->   Operation 21 'select' 'r_V' <Predicate = (!icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i13 %r_V to i22" [cordic.cpp:23]   --->   Operation 22 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %factor_0 to i22" [cordic.cpp:23]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_5 = mul i22 %sext_ln1116_1, %sext_ln1118" [cordic.cpp:23]   --->   Operation 24 'mul' 'r_V_5' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%cos_shift_V = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %r_V_5, i32 10, i32 21)" [cordic.cpp:23]   --->   Operation 25 'partselect' 'cos_shift_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i12 %p_Val2_4 to i13" [cordic.cpp:24]   --->   Operation 26 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.54ns)   --->   "%sub_ln1118_1 = sub i13 0, %sext_ln1116_2" [cordic.cpp:24]   --->   Operation 27 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln18 & tmp)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.69ns)   --->   "%r_V_2 = select i1 %tmp, i13 %sub_ln1118_1, i13 %sext_ln1116_2" [cordic.cpp:24]   --->   Operation 28 'select' 'r_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i13 %r_V_2 to i22" [cordic.cpp:24]   --->   Operation 29 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_6 = mul i22 %sext_ln1116_3, %sext_ln1118" [cordic.cpp:24]   --->   Operation 30 'mul' 'r_V_6' <Predicate = (!icmp_ln18)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sin_shift_V = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %r_V_6, i32 10, i32 21)" [cordic.cpp:24]   --->   Operation 31 'partselect' 'sin_shift_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %factor_0, i32 1, i32 11)" [cordic.cpp:48]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_7 = sext i11 %trunc_ln to i12" [cordic.cpp:48]   --->   Operation 33 'sext' 'r_V_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %s_V, i12 %p_Val2_4)" [cordic.cpp:52]   --->   Operation 34 'write' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %c_V, i12 %p_Val2_2)" [cordic.cpp:52]   --->   Operation 35 'write' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [cordic.cpp:53]   --->   Operation 36 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [cordic.cpp:18]   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%current_cos_V = sub i12 %p_Val2_2, %sin_shift_V" [cordic.cpp:42]   --->   Operation 38 'sub' 'current_cos_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.54ns)   --->   "%current_sin_V = add i12 %cos_shift_V, %p_Val2_4" [cordic.cpp:43]   --->   Operation 39 'add' 'current_sin_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [cordic.cpp:18]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
theta_V_read      (read             ) [ 0000]
tmp               (bitselect        ) [ 0011]
br_ln18           (br               ) [ 0111]
factor_0          (phi              ) [ 0010]
p_Val2_4          (phi              ) [ 0011]
p_Val2_2          (phi              ) [ 0011]
j_0               (phi              ) [ 0010]
icmp_ln18         (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
j                 (add              ) [ 0111]
br_ln18           (br               ) [ 0000]
sext_ln1116       (sext             ) [ 0000]
sub_ln1118        (sub              ) [ 0000]
r_V               (select           ) [ 0000]
sext_ln1116_1     (sext             ) [ 0000]
sext_ln1118       (sext             ) [ 0000]
r_V_5             (mul              ) [ 0000]
cos_shift_V       (partselect       ) [ 0001]
sext_ln1116_2     (sext             ) [ 0000]
sub_ln1118_1      (sub              ) [ 0000]
r_V_2             (select           ) [ 0000]
sext_ln1116_3     (sext             ) [ 0000]
r_V_6             (mul              ) [ 0000]
sin_shift_V       (partselect       ) [ 0001]
trunc_ln          (partselect       ) [ 0000]
r_V_7             (sext             ) [ 0111]
write_ln52        (write            ) [ 0000]
write_ln52        (write            ) [ 0000]
ret_ln53          (ret              ) [ 0000]
specloopname_ln18 (specloopname     ) [ 0000]
current_cos_V     (sub              ) [ 0111]
current_sin_V     (add              ) [ 0111]
br_ln18           (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="theta_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="12" slack="0"/>
<pin id="54" dir="0" index="1" bw="12" slack="0"/>
<pin id="55" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln52_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="12" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="write_ln52_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="12" slack="0"/>
<pin id="68" dir="0" index="2" bw="12" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="factor_0_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="12" slack="1"/>
<pin id="74" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="factor_0 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="factor_0_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="12" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="factor_0/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="p_Val2_4_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="1"/>
<pin id="85" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_Val2_4_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="12" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="p_Val2_2_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="1"/>
<pin id="98" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Val2_2_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="12" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="j_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="1"/>
<pin id="111" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="j_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln18_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln1116_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sub_ln1118_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="r_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1116_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln1118_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="cos_shift_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="22" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="0" index="3" bw="6" slack="0"/>
<pin id="170" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cos_shift_V/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln1116_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sub_ln1118_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="r_V_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="13" slack="0"/>
<pin id="187" dir="0" index="2" bw="13" slack="0"/>
<pin id="188" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln1116_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="13" slack="0"/>
<pin id="193" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sin_shift_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="22" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sin_shift_V/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="0" index="3" bw="5" slack="0"/>
<pin id="209" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_V_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="current_cos_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="1"/>
<pin id="220" dir="0" index="1" bw="12" slack="1"/>
<pin id="221" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_cos_V/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="current_sin_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="1"/>
<pin id="225" dir="0" index="1" bw="12" slack="1"/>
<pin id="226" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sin_V/3 "/>
</bind>
</comp>

<comp id="228" class="1007" name="r_V_5_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="235" class="1007" name="r_V_6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="12" slack="0"/>
<pin id="238" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="256" class="1005" name="cos_shift_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="1"/>
<pin id="258" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cos_shift_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="sin_shift_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="1"/>
<pin id="263" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sin_shift_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="r_V_7_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="current_cos_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="current_cos_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="current_sin_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="current_sin_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="46" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="95"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="65" pin=2"/></net>

<net id="108"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="113" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="113" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="100" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="140" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="76" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="177"><net_src comp="87" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="174" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="76" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="217"><net_src comp="204" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="96" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="83" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="157" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="161" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="239"><net_src comp="191" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="161" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="245"><net_src comp="120" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="254"><net_src comp="134" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="259"><net_src comp="165" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="264"><net_src comp="195" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="269"><net_src comp="214" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="274"><net_src comp="218" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="279"><net_src comp="223" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
 - Input state : 
	Port: cordic : theta_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		j : 1
		br_ln18 : 2
		sext_ln1116 : 1
		sub_ln1118 : 2
		r_V : 3
		sext_ln1116_1 : 4
		sext_ln1118 : 1
		r_V_5 : 5
		cos_shift_V : 6
		sext_ln1116_2 : 1
		sub_ln1118_1 : 2
		r_V_2 : 3
		sext_ln1116_3 : 4
		r_V_6 : 5
		sin_shift_V : 6
		trunc_ln : 1
		r_V_7 : 2
		write_ln52 : 1
		write_ln52 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1118_fu_144    |    0    |    0    |    12   |
|    sub   |   sub_ln1118_1_fu_178   |    0    |    0    |    12   |
|          |   current_cos_V_fu_218  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|    add   |         j_fu_134        |    0    |    0    |    15   |
|          |   current_sin_V_fu_223  |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  select  |        r_V_fu_150       |    0    |    0    |    13   |
|          |       r_V_2_fu_184      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln18_fu_128    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_5_fu_228      |    1    |    0    |    0    |
|          |       r_V_6_fu_235      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | theta_V_read_read_fu_52 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln52_write_fu_58 |    0    |    0    |    0    |
|          |  write_ln52_write_fu_65 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_120       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1116_fu_140   |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_157  |    0    |    0    |    0    |
|   sext   |    sext_ln1118_fu_161   |    0    |    0    |    0    |
|          |   sext_ln1116_2_fu_174  |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_191  |    0    |    0    |    0    |
|          |       r_V_7_fu_214      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    cos_shift_V_fu_165   |    0    |    0    |    0    |
|partselect|    sin_shift_V_fu_195   |    0    |    0    |    0    |
|          |     trunc_ln_fu_204     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   100   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| cos_shift_V_reg_256 |   12   |
|current_cos_V_reg_271|   12   |
|current_sin_V_reg_276|   12   |
|   factor_0_reg_72   |   12   |
|     j_0_reg_109     |    6   |
|      j_reg_251      |    6   |
|   p_Val2_2_reg_96   |   12   |
|   p_Val2_4_reg_83   |   12   |
|    r_V_7_reg_266    |   12   |
| sin_shift_V_reg_261 |   12   |
|     tmp_reg_242     |    1   |
+---------------------+--------+
|        Total        |   109  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| p_Val2_4_reg_83 |  p0  |   2  |  12  |   24   ||    9    |
| p_Val2_2_reg_96 |  p0  |   2  |  12  |   24   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   109  |   118  |
+-----------+--------+--------+--------+--------+
