$date
	Wed Oct 30 08:33:59 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fadder_dec $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module addr $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 8 & dec_out [7:0] $end
$scope module dec $end
$var wire 1 # a $end
$var wire 1 ' abar $end
$var wire 1 $ b $end
$var wire 1 ( bbar $end
$var wire 1 % c $end
$var wire 1 ) cbar $end
$var wire 8 * outp [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 *
1)
1(
1'
b1 &
0%
0$
0#
0"
0!
$end
#5
1!
0)
b10 &
b10 *
1%
#10
1!
1)
b100 &
b100 *
0(
0%
1$
#15
0!
1"
0)
b1000 &
b1000 *
1%
#20
1!
0"
1)
1(
b10000 &
b10000 *
0'
0%
0$
1#
#25
0!
1"
0)
b100000 &
b100000 *
1%
#30
1)
b1000000 &
b1000000 *
0(
0%
1$
#35
1!
0)
b10000000 &
b10000000 *
1%
