# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do stage1and2and3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/latch_module.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module latch_module
# 
# Top level modules:
# 	latch_module
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/word_length_generator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module word_length_genetator
# 
# Top level modules:
# 	word_length_genetator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/word_decoder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module word_decoder
# 
# Top level modules:
# 	word_decoder
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/word_comparator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module word_comparator
# 
# Top level modules:
# 	word_comparator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/total_length_generator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module total_length_generator
# 
# Top level modules:
# 	total_length_generator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/stage1and2and3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2and3
# 
# Top level modules:
# 	stage1and2and3
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/stage1and2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2
# 
# Top level modules:
# 	stage1and2
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/register_array.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register_array
# 
# Top level modules:
# 	register_array
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/packing_and_shifting.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module packing_and_shifting
# 
# Top level modules:
# 	packing_and_shifting
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/or_gate.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module or_gate
# 
# Top level modules:
# 	or_gate
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/mux2_1.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/max2_with_index.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module max2_with_index
# 
# Top level modules:
# 	max2_with_index
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/max_selector.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module max_selector
# 
# Top level modules:
# 	max_selector
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/matching_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module matching_stage
# 
# Top level modules:
# 	matching_stage
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/matching_length_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module matching_length_reg
# 
# Top level modules:
# 	matching_length_reg
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/length_packing_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module length_packing_reg
# 
# Top level modules:
# 	length_packing_reg
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/length_generation.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module length_generation
# 
# Top level modules:
# 	length_generation
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/length_accumulator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module length_accumulator
# 
# Top level modules:
# 	length_accumulator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/fifo_dict.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_dict
# -- Compiling module fifo_ptr_gen
# -- Compiling module reg_file_dual
# 
# Top level modules:
# 	fifo_dict
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/control_signal_generator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_signal_generator
# 
# Top level modules:
# 	control_signal_generator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/compare_value.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module compare_value
# 
# Top level modules:
# 	compare_value
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/comparator_array4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comparator_array4
# 
# Top level modules:
# 	comparator_array4
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/comparator_array2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comparator_array2
# 
# Top level modules:
# 	comparator_array2
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/comparator_array1.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comparator_array1
# 
# Top level modules:
# 	comparator_array1
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/comparator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/code_concatenator.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module code_concatenator
# 
# Top level modules:
# 	code_concatenator
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/barrel_shifter_3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module barrel_shifter_3
# 
# Top level modules:
# 	barrel_shifter_3
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/barrel_shifter_2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module barrel_shifter_2
# 
# Top level modules:
# 	barrel_shifter_2
# vlog -sv -work work +incdir+C:/Users/Duc/A\ PLACE\ HOLDER/GitHub/Code\ Graduate/Code_Graduate/Compress/Stage1+2+3/src {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/barrel_shifter_1.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module barrel_shifter_1
# 
# Top level modules:
# 	barrel_shifter_1
# 
vlog -reportprogress 300 -work work {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2and3_tb
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(236): (vlog-2730) Undefined variable: 'COMPRESSED_WIDTH'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(236): 'comp_word1' already declared in this scope (predict_final_compressor_output).
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(242): near "logic": syntax error, unexpected logic, expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(247): (vlog-2730) Undefined variable: 'combined_length'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(249): near "end": syntax error, unexpected end
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(254): (vlog-2730) Undefined variable: 'i_code'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(255): (vlog-2730) Undefined variable: 'temp'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(256): (vlog-2730) Undefined variable: 'i_dict_idx'.
# 
# ** Warning: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(269): (vlog-LRM-2244) Variable 'mismatch_found' is implicitly static. You must explicitly declare it as static or automatic.
# 
vlog -reportprogress 300 -work work {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2and3_tb
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(243): near "logic": syntax error, unexpected logic, expecting IDENTIFIER or TYPE_IDENTIFIER
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(247): (vlog-2730) Undefined variable: 'combined_length'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(249): near "end": syntax error, unexpected end
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(254): (vlog-2730) Undefined variable: 'i_code'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(255): (vlog-2730) Undefined variable: 'temp'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(256): (vlog-2730) Undefined variable: 'i_dict_idx'.
# 
# ** Warning: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(269): (vlog-LRM-2244) Variable 'mismatch_found' is implicitly static. You must explicitly declare it as static or automatic.
# 
vlog -reportprogress 300 -work work {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2and3_tb
# ** Warning: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(269): (vlog-LRM-2244) Variable 'mismatch_found' is implicitly static. You must explicitly declare it as static or automatic.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(329): (vlog-2730) Undefined variable: 'expected_compressed_word'.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(343): Number of actuals and formals does not match in task call.
vlog -reportprogress 300 -work work {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2and3_tb
# ** Warning: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(269): (vlog-LRM-2244) Variable 'mismatch_found' is implicitly static. You must explicitly declare it as static or automatic.
# 
# ** Error: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(343): Number of actuals and formals does not match in task call.
vlog -reportprogress 300 -work work {C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module stage1and2and3_tb
# ** Warning: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(269): (vlog-LRM-2244) Variable 'mismatch_found' is implicitly static. You must explicitly declare it as static or automatic.
# 
# 
# Top level modules:
# 	stage1and2and3_tb
vsim -voptargs=+acc work.stage1and2and3_tb
# vsim -voptargs=+acc work.stage1and2and3_tb 
# Loading sv_std.std
# Loading work.stage1and2and3_tb
# Loading work.stage1and2and3
# Loading work.stage1and2
# Loading work.matching_stage
# Loading work.comparator_array2
# Loading work.max_selector
# Loading work.max2_with_index
# Loading work.compare_value
# Loading work.comparator_array1
# Loading work.comparator_array4
# Loading work.word_comparator
# Loading work.word_decoder
# Loading work.fifo_dict
# Loading work.fifo_ptr_gen
# Loading work.reg_file_dual
# Loading work.control_signal_generator
# Loading work.matching_length_reg
# Loading work.length_generation
# Loading work.length_accumulator
# Loading work.total_length_generator
# Loading work.word_length_genetator
# Loading work.length_packing_reg
# Loading work.packing_and_shifting
# Loading work.code_concatenator
# Loading work.barrel_shifter_1
# Loading work.or_gate
# Loading work.register_array
# Loading work.barrel_shifter_2
# Loading work.barrel_shifter_3
# Loading work.mux2_1
# Loading work.latch_module
# Loading work.comparator
# ** Warning: (vsim-3015) C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/stage1and2and3.sv(141): [PCDPC] - Port size (7 or 7) does not match connection size (8) for port 'i_out_shift'. The port definition is at: C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/src/packing_and_shifting.sv(22).
# 
#         Region: /stage1and2and3_tb/dut/stage3
add wave -position insertpoint sim:/stage1and2and3_tb/*
run -all
# Dictionary preloaded.
# Word_in: 0000000000000000
# [Prediction] Expected Compressed Word1: 000000000
# PASS
# [Prediction] Expected Compressed Word2: 000000000
# PASS
# Word_in: aabbccdd11223344
# [FIFO_WR_SIGNAL] PASS
# [Prediction] Expected Compressed Word1: 000000021
# PASS
# [Prediction] Expected Compressed Word2: 000000020
# PASS
# Word_in: 00000012000000ab
# [Prediction] Expected Compressed Word1: 000000dab
# PASS
# [Prediction] Expected Compressed Word2: 000000d12
# PASS
# Word_in: aabbcc1211223399
# [FIFO_WR_SIGNAL] PASS
# [Prediction] Expected Compressed Word1: 00000e199
# PASS
# [Prediction] Expected Compressed Word2: 00000e012
# PASS
# Word_in: aabb001211220099
# [FIFO_WR_SIGNAL] PASS
# [Prediction] Expected Compressed Word1: 000c10099
# PASS
# [Prediction] Expected Compressed Word2: 000c00012
# PASS
# Word_in: faceb00cdeadbeef
# [FIFO Update] Old word: aabbccdd New word deadbeef inserted at index 0
# [FIFO Update] Old word: 11223344 New word faceb00c inserted at index 1
# [FIFO_WR_SIGNAL] PASS
# 
# =================== FIFO Dictionary Memory ===================
# PASS MEM - FIFO dictionary matches expected memory.
# ============================================================
# 
# [Prediction] Expected Compressed Word1: 1deadbeef
# PASS
# [Prediction] Expected Compressed Word2: 1faceb00c
# PASS
# Word_in: 0000000011223344
# [FIFO Update] Old word: 55667788 New word 11223344 inserted at index 2
# [Prediction] Expected Compressed Word1: 111223344
# PASS
# [Prediction] Expected Compressed Word2: 000000000
# PASS
# Word_in: 000000aa55667788
# [FIFO Update] Old word: 99aabbcc New word 55667788 inserted at index 3
# [Prediction] Expected Compressed Word1: 155667788
# PASS
# [Prediction] Expected Compressed Word2: 000000daa
# PASS
# Word_in: aabbccdd00000000
# [FIFO Update] Old word: ddeeff00 New word aabbccdd inserted at index 4
# [FIFO_WR_SIGNAL] PASS
# 
# =================== FIFO Dictionary Memory ===================
# time: 355000, FAILED MEM at index 3: dictionary_data aabbccdd, dict_mem 55667788
# time: 355000, FAILED MEM at index 4: dictionary_data 55667788, dict_mem aabbccdd
# ============================================================
# 
# [Prediction] Expected Compressed Word1: 000000000
# PASS
# [Prediction] Expected Compressed Word2: 1aabbccdd
# PASS
# Word_in: aaaabbbbccccdddd
# [FIFO Update] Old word: 12345678 New word ccccdddd inserted at index 5
# [FIFO Update] Old word: 9abcdef0 New word aaaabbbb inserted at index 6
# [FIFO_WR_SIGNAL] PASS
# 
# =================== FIFO Dictionary Memory ===================
# time: 385000, FAILED MEM at index 3: dictionary_data aabbccdd, dict_mem 55667788
# time: 385000, FAILED MEM at index 4: dictionary_data 55667788, dict_mem aabbccdd
# time: 385000, FAILED MEM at index 5: dictionary_data aaaabbbb, dict_mem ccccdddd
# time: 385000, FAILED MEM at index 6: dictionary_data ccccdddd, dict_mem aaaabbbb
# ============================================================
# 
# [Prediction] Expected Compressed Word1: 1ccccdddd
# PASS
# [Prediction] Expected Compressed Word2: 1aaaabbbb
# PASS
# Word_in: eeefffff12345678
# [FIFO Update] Old word: 0f0e0d0c New word 12345678 inserted at index 7
# [FIFO Update] Old word: 87654321 New word eeefffff inserted at index 8
# [FIFO_WR_SIGNAL] PASS
# 
# =================== FIFO Dictionary Memory ===================
# time: 415000, FAILED MEM at index 3: dictionary_data aabbccdd, dict_mem 55667788
# time: 415000, FAILED MEM at index 4: dictionary_data 55667788, dict_mem aabbccdd
# time: 415000, FAILED MEM at index 5: dictionary_data aaaabbbb, dict_mem ccccdddd
# time: 415000, FAILED MEM at index 6: dictionary_data ccccdddd, dict_mem aaaabbbb
# time: 415000, FAILED MEM at index 7: dictionary_data eeefffff, dict_mem 12345678
# time: 415000, FAILED MEM at index 8: dictionary_data 12345678, dict_mem eeefffff
# ============================================================
# 
# [Prediction] Expected Compressed Word1: 112345678
# PASS
# [Prediction] Expected Compressed Word2: 1eeefffff
# PASS
# Word_in: ffffffff00000000
# [FIFO Update] Old word: fedcba98 New word ffffffff inserted at index 9
# [FIFO_WR_SIGNAL] PASS
# 
# =================== FIFO Dictionary Memory ===================
# time: 445000, FAILED MEM at index 3: dictionary_data aabbccdd, dict_mem 55667788
# time: 445000, FAILED MEM at index 4: dictionary_data 55667788, dict_mem aabbccdd
# time: 445000, FAILED MEM at index 5: dictionary_data aaaabbbb, dict_mem ccccdddd
# time: 445000, FAILED MEM at index 6: dictionary_data ccccdddd, dict_mem aaaabbbb
# time: 445000, FAILED MEM at index 7: dictionary_data eeefffff, dict_mem 12345678
# time: 445000, FAILED MEM at index 8: dictionary_data 12345678, dict_mem eeefffff
# ============================================================
# 
# [Prediction] Expected Compressed Word1: 000000000
# PASS
# [Prediction] Expected Compressed Word2: 1ffffffff
# PASS
# Word_in: 800000007fffffff
# [FIFO Update] Old word: 00112233 New word 7fffffff inserted at index 10
# [FIFO Update] Old word: 44556677 New word 80000000 inserted at index 11
# [FIFO_WR_SIGNAL] PASS
# 
# =================== FIFO Dictionary Memory ===================
# time: 475000, FAILED MEM at index 3: dictionary_data aabbccdd, dict_mem 55667788
# time: 475000, FAILED MEM at index 4: dictionary_data 55667788, dict_mem aabbccdd
# time: 475000, FAILED MEM at index 5: dictionary_data aaaabbbb, dict_mem ccccdddd
# time: 475000, FAILED MEM at index 6: dictionary_data ccccdddd, dict_mem aaaabbbb
# time: 475000, FAILED MEM at index 7: dictionary_data eeefffff, dict_mem 12345678
# time: 475000, FAILED MEM at index 8: dictionary_data 12345678, dict_mem eeefffff
# ============================================================
# 
# [Prediction] Expected Compressed Word1: 17fffffff
# PASS
# [Prediction] Expected Compressed Word2: 180000000
# PASS
# 
# =================== Scoreboard Report ===================
# Total Test Cases: 13
# Passed: 26
# Failed: 0
# PASS ALL
# PASS FIFO_WR
# ** Note: $finish    : C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv(450)
#    Time: 505 ns  Iteration: 0  Instance: /stage1and2and3_tb
# 1
# Break in Module stage1and2and3_tb at C:/Users/Duc/A PLACE HOLDER/GitHub/Code Graduate/Code_Graduate/Compress/Stage1+2+3/test/stage1and2and3_tb.sv line 450
