--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml StopwatchForLab5.twx StopwatchForLab5.ncd -o
StopwatchForLab5.twr StopwatchForLab5.pcf -ucf ClockModule2019.ucf

Design file:              StopwatchForLab5.ncd
Physical constraint file: StopwatchForLab5.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
ControlButton|    1.008(R)|      FAST  |   -0.125(R)|      SLOW  |Clock_BUFGP       |   0.000|
Reset        |    5.810(R)|      SLOW  |   -0.171(R)|      SLOW  |Clock_BUFGP       |   0.000|
Select       |    2.341(R)|      SLOW  |   -0.599(R)|      SLOW  |Clock_BUFGP       |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
DisplayCode<0>|        12.448(R)|      SLOW  |         5.018(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<1>|        12.719(R)|      SLOW  |         5.191(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<2>|        12.020(R)|      SLOW  |         5.016(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<3>|        12.026(R)|      SLOW  |         5.161(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<4>|        12.901(R)|      SLOW  |         5.298(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<5>|        12.302(R)|      SLOW  |         5.180(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<6>|        12.871(R)|      SLOW  |         5.377(R)|      FAST  |Clock_BUFGP       |   0.000|
DisplayCode<7>|        12.304(R)|      SLOW  |         5.028(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistor<0> |        10.218(R)|      SLOW  |         5.665(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistor<1> |        10.426(R)|      SLOW  |         5.809(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistor<2> |        10.188(R)|      SLOW  |         5.585(R)|      FAST  |Clock_BUFGP       |   0.000|
Transistor<3> |        10.396(R)|      SLOW  |         5.729(R)|      FAST  |Clock_BUFGP       |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    3.480|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 06 19:04:35 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



