<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › mm-imx5.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mm-imx5.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * The code contained herein is licensed under the GNU General Public</span>
<span class="cm"> * License.  You may obtain a copy of the GNU General Public License</span>
<span class="cm"> * Version 2 or later at the following locations:</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.opensource.org/licenses/gpl-license.html</span>
<span class="cm"> * http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> *</span>
<span class="cm"> * Create static mapping between physical to virtual memory.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/machine.h&gt;</span>

<span class="cp">#include &lt;asm/system_misc.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/devices-common.h&gt;</span>
<span class="cp">#include &lt;mach/iomux-v3.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">gpc_dvfs_clk</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx5_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* gpc clock is needed for SRPG */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpc_dvfs_clk</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gpc_dvfs_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;gpc_dvfs&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">gpc_dvfs_clk</span><span class="p">))</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">clk_prepare</span><span class="p">(</span><span class="n">gpc_dvfs_clk</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">gpc_dvfs_clk</span><span class="p">);</span>
	<span class="n">mx5_cpu_lp_set</span><span class="p">(</span><span class="n">WAIT_UNCLOCKED_POWER_OFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tzic_enable_wake</span><span class="p">())</span>
		<span class="n">cpu_do_idle</span><span class="p">();</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">gpc_dvfs_clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Define the MX50 memory map.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">mx50_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX50</span><span class="p">,</span> <span class="n">TZIC</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX50</span><span class="p">,</span> <span class="n">SPBA0</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX50</span><span class="p">,</span> <span class="n">AIPS1</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX50</span><span class="p">,</span> <span class="n">AIPS2</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Define the MX51 memory map.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">mx51_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX51</span><span class="p">,</span> <span class="n">TZIC</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX51</span><span class="p">,</span> <span class="n">IRAM</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX51</span><span class="p">,</span> <span class="n">AIPS1</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX51</span><span class="p">,</span> <span class="n">SPBA0</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX51</span><span class="p">,</span> <span class="n">AIPS2</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Define the MX53 memory map.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">mx53_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX53</span><span class="p">,</span> <span class="n">TZIC</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX53</span><span class="p">,</span> <span class="n">AIPS1</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX53</span><span class="p">,</span> <span class="n">SPBA0</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX53</span><span class="p">,</span> <span class="n">AIPS2</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This function initializes the memory map. It is called during the</span>
<span class="cm"> * system startup to create static physical to virtual memory mappings</span>
<span class="cm"> * for the IO modules.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx50_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">mx50_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx50_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx51_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">mx51_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx51_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx53_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">mx53_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx53_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx50_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_set_cpu_type</span><span class="p">(</span><span class="n">MXC_CPU_MX50</span><span class="p">);</span>
	<span class="n">mxc_iomux_v3_init</span><span class="p">(</span><span class="n">MX50_IO_ADDRESS</span><span class="p">(</span><span class="n">MX50_IOMUXC_BASE_ADDR</span><span class="p">));</span>
	<span class="n">mxc_arch_reset_init</span><span class="p">(</span><span class="n">MX50_IO_ADDRESS</span><span class="p">(</span><span class="n">MX50_WDOG_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx51_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_set_cpu_type</span><span class="p">(</span><span class="n">MXC_CPU_MX51</span><span class="p">);</span>
	<span class="n">mxc_iomux_v3_init</span><span class="p">(</span><span class="n">MX51_IO_ADDRESS</span><span class="p">(</span><span class="n">MX51_IOMUXC_BASE_ADDR</span><span class="p">));</span>
	<span class="n">mxc_arch_reset_init</span><span class="p">(</span><span class="n">MX51_IO_ADDRESS</span><span class="p">(</span><span class="n">MX51_WDOG1_BASE_ADDR</span><span class="p">));</span>
	<span class="n">arm_pm_idle</span> <span class="o">=</span> <span class="n">imx5_idle</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx53_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_set_cpu_type</span><span class="p">(</span><span class="n">MXC_CPU_MX53</span><span class="p">);</span>
	<span class="n">mxc_iomux_v3_init</span><span class="p">(</span><span class="n">MX53_IO_ADDRESS</span><span class="p">(</span><span class="n">MX53_IOMUXC_BASE_ADDR</span><span class="p">));</span>
	<span class="n">mxc_arch_reset_init</span><span class="p">(</span><span class="n">MX53_IO_ADDRESS</span><span class="p">(</span><span class="n">MX53_WDOG1_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx50_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tzic_init_irq</span><span class="p">(</span><span class="n">MX50_IO_ADDRESS</span><span class="p">(</span><span class="n">MX50_TZIC_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx51_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tzic_init_irq</span><span class="p">(</span><span class="n">MX51_IO_ADDRESS</span><span class="p">(</span><span class="n">MX51_TZIC_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx53_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tzic_init_irq</span><span class="p">(</span><span class="n">MX53_IO_ADDRESS</span><span class="p">(</span><span class="n">MX53_TZIC_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_script_start_addrs</span> <span class="n">imx51_sdma_script</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ap_2_ap_addr</span> <span class="o">=</span> <span class="mi">642</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uart_2_mcu_addr</span> <span class="o">=</span> <span class="mi">817</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_app_addr</span> <span class="o">=</span> <span class="mi">747</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_shp_addr</span> <span class="o">=</span> <span class="mi">961</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ata_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1473</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_ata_addr</span> <span class="o">=</span> <span class="mi">1392</span><span class="p">,</span>
	<span class="p">.</span><span class="n">app_2_per_addr</span> <span class="o">=</span> <span class="mi">1033</span><span class="p">,</span>
	<span class="p">.</span><span class="n">app_2_mcu_addr</span> <span class="o">=</span> <span class="mi">683</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_per_addr</span> <span class="o">=</span> <span class="mi">1251</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_mcu_addr</span> <span class="o">=</span> <span class="mi">892</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_platform_data</span> <span class="n">imx51_sdma_pdata</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">fw_name</span> <span class="o">=</span> <span class="s">&quot;sdma-imx51.bin&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">script_addrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx51_sdma_script</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_script_start_addrs</span> <span class="n">imx53_sdma_script</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ap_2_ap_addr</span> <span class="o">=</span> <span class="mi">642</span><span class="p">,</span>
	<span class="p">.</span><span class="n">app_2_mcu_addr</span> <span class="o">=</span> <span class="mi">683</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_app_addr</span> <span class="o">=</span> <span class="mi">747</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uart_2_mcu_addr</span> <span class="o">=</span> <span class="mi">817</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_mcu_addr</span> <span class="o">=</span> <span class="mi">891</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_shp_addr</span> <span class="o">=</span> <span class="mi">960</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uartsh_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1032</span><span class="p">,</span>
	<span class="p">.</span><span class="n">spdif_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_spdif_addr</span> <span class="o">=</span> <span class="mi">1134</span><span class="p">,</span>
	<span class="p">.</span><span class="n">firi_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1193</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_firi_addr</span> <span class="o">=</span> <span class="mi">1290</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_platform_data</span> <span class="n">imx53_sdma_pdata</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">fw_name</span> <span class="o">=</span> <span class="s">&quot;sdma-imx53.bin&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">script_addrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx53_sdma_script</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">imx50_audmux_res</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">MX50_AUDMUX_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">imx51_audmux_res</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">MX51_AUDMUX_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">imx53_audmux_res</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">MX53_AUDMUX_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx50_soc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* i.mx50 has the i.mx31 type gpio */</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MX50_GPIO1_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX50_INT_GPIO1_LOW</span><span class="p">,</span> <span class="n">MX50_INT_GPIO1_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MX50_GPIO2_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX50_INT_GPIO2_LOW</span><span class="p">,</span> <span class="n">MX50_INT_GPIO2_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">MX50_GPIO3_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX50_INT_GPIO3_LOW</span><span class="p">,</span> <span class="n">MX50_INT_GPIO3_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">MX50_GPIO4_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX50_INT_GPIO4_LOW</span><span class="p">,</span> <span class="n">MX50_INT_GPIO4_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">MX50_GPIO5_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX50_INT_GPIO5_LOW</span><span class="p">,</span> <span class="n">MX50_INT_GPIO5_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">MX50_GPIO6_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX50_INT_GPIO6_LOW</span><span class="p">,</span> <span class="n">MX50_INT_GPIO6_HIGH</span><span class="p">);</span>

	<span class="cm">/* i.mx50 has the i.mx31 type audmux */</span>
	<span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;imx31-audmux&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">imx50_audmux_res</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx50_audmux_res</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx51_soc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* i.mx51 has the i.mx31 type gpio */</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MX51_GPIO1_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX51_INT_GPIO1_LOW</span><span class="p">,</span> <span class="n">MX51_INT_GPIO1_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MX51_GPIO2_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX51_INT_GPIO2_LOW</span><span class="p">,</span> <span class="n">MX51_INT_GPIO2_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">MX51_GPIO3_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX51_INT_GPIO3_LOW</span><span class="p">,</span> <span class="n">MX51_INT_GPIO3_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">MX51_GPIO4_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX51_INT_GPIO4_LOW</span><span class="p">,</span> <span class="n">MX51_INT_GPIO4_HIGH</span><span class="p">);</span>

	<span class="n">pinctrl_provide_dummies</span><span class="p">();</span>

	<span class="cm">/* i.mx51 has the i.mx35 type sdma */</span>
	<span class="n">imx_add_imx_sdma</span><span class="p">(</span><span class="s">&quot;imx35-sdma&quot;</span><span class="p">,</span> <span class="n">MX51_SDMA_BASE_ADDR</span><span class="p">,</span> <span class="n">MX51_INT_SDMA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">imx51_sdma_pdata</span><span class="p">);</span>

	<span class="cm">/* Setup AIPS registers */</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX51_IO_ADDRESS</span><span class="p">(</span><span class="n">MX51_AIPS1_BASE_ADDR</span><span class="p">));</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX51_IO_ADDRESS</span><span class="p">(</span><span class="n">MX51_AIPS2_BASE_ADDR</span><span class="p">));</span>

	<span class="cm">/* i.mx51 has the i.mx31 type audmux */</span>
	<span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;imx31-audmux&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">imx51_audmux_res</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx51_audmux_res</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx53_soc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* i.mx53 has the i.mx31 type gpio */</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MX53_GPIO1_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO1_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO1_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MX53_GPIO2_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO2_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO2_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">MX53_GPIO3_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO3_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO3_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">MX53_GPIO4_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO4_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO4_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">MX53_GPIO5_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO5_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO5_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">MX53_GPIO6_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO6_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO6_HIGH</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="n">MX53_GPIO7_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX53_INT_GPIO7_LOW</span><span class="p">,</span> <span class="n">MX53_INT_GPIO7_HIGH</span><span class="p">);</span>

	<span class="n">pinctrl_provide_dummies</span><span class="p">();</span>
	<span class="cm">/* i.mx53 has the i.mx35 type sdma */</span>
	<span class="n">imx_add_imx_sdma</span><span class="p">(</span><span class="s">&quot;imx35-sdma&quot;</span><span class="p">,</span> <span class="n">MX53_SDMA_BASE_ADDR</span><span class="p">,</span> <span class="n">MX53_INT_SDMA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">imx53_sdma_pdata</span><span class="p">);</span>

	<span class="cm">/* Setup AIPS registers */</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX53_IO_ADDRESS</span><span class="p">(</span><span class="n">MX53_AIPS1_BASE_ADDR</span><span class="p">));</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX53_IO_ADDRESS</span><span class="p">(</span><span class="n">MX53_AIPS2_BASE_ADDR</span><span class="p">));</span>

	<span class="cm">/* i.mx53 has the i.mx31 type audmux */</span>
	<span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;imx31-audmux&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">imx53_audmux_res</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx53_audmux_res</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx51_init_late</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mx51_neon_fixup</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
