TimeQuest Timing Analyzer report for AXI_PROJECT
Tue Nov 11 11:31:42 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ACLK'
 12. Slow Model Setup: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 13. Slow Model Hold: 'ACLK'
 14. Slow Model Hold: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 15. Slow Model Minimum Pulse Width: 'ACLK'
 16. Slow Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'ACLK'
 27. Fast Model Setup: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 28. Fast Model Hold: 'ACLK'
 29. Fast Model Hold: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 30. Fast Model Minimum Pulse Width: 'ACLK'
 31. Fast Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AXI_PROJECT                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ACLK                                                                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ACLK }                                                                                                                                          ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] } ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                                ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                    ; Note                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz    ; 245.1 MHz       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; limit due to hold check ;
; 129.02 MHz ; 129.02 MHz      ; ACLK                                                                                                                                          ;                         ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                          ; -6.751 ; -1555.998     ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.447 ; -52.730       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                          ; -2.526 ; -24.803       ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -2.040 ; -92.195       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                          ; -1.627 ; -502.730      ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ACLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.751 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.703      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.750 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.702      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.749 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.701      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.748 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.700      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.744 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.696      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.726 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.678      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.622 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.574      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.611 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.563      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.534 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.486      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
; -6.256 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.084     ; 7.208      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.447 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[10]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.710      ; 1.556      ;
; -1.300 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.567      ; 1.421      ;
; -1.287 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[14]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.585      ; 1.428      ;
; -1.266 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[13]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.588      ; 1.383      ;
; -1.242 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[12]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.746      ; 1.396      ;
; -1.242 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.579      ; 1.376      ;
; -1.241 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.579      ; 1.381      ;
; -1.221 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.748      ; 1.382      ;
; -1.211 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.749      ; 1.372      ;
; -1.185 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[30]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.568      ; 1.308      ;
; -1.174 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.585      ; 1.315      ;
; -1.169 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[28]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.567      ; 1.290      ;
; -1.161 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[27]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.569      ; 1.249      ;
; -1.157 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.573      ; 1.247      ;
; -1.155 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.569      ; 1.243      ;
; -1.147 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.584      ; 1.245      ;
; -1.147 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[19]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.579      ; 1.287      ;
; -1.142 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.745      ; 1.295      ;
; -1.139 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.587      ; 1.255      ;
; -1.132 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[4]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.747      ; 1.291      ;
; -1.132 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.568      ; 1.255      ;
; -1.129 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[6]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.597      ; 1.240      ;
; -1.129 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[22]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.586      ; 1.236      ;
; -1.127 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[8]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[8]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.581      ; 1.236      ;
; -1.126 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.591      ; 1.235      ;
; -1.122 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.599      ; 1.240      ;
; -1.120 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.564      ; 1.239      ;
; -1.110 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[20]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.579      ; 1.244      ;
; -1.107 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[9]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.584      ; 1.241      ;
; -1.107 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.583      ; 1.236      ;
; -1.103 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[3]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.585      ; 1.238      ;
; -1.103 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[17]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.590      ; 1.240      ;
; -1.090 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[7]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.581      ; 1.232      ;
; -1.087 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.608      ; 1.246      ;
; -1.081 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[25]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.608      ; 1.244      ;
; -1.081 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.599      ; 1.235      ;
; -1.075 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[11]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.749      ; 1.237      ;
; -1.034 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[24]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.573      ; 1.124      ;
; -1.025 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[2]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.584      ; 1.123      ;
; -1.008 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.586      ; 1.115      ;
; -1.005 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[8]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.581      ; 1.114      ;
; -1.004 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.597      ; 1.115      ;
; -0.998 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[16]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.550      ; 1.099      ;
; -0.998 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.709      ; 1.106      ;
; -0.998 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[5]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.599      ; 1.116      ;
; -0.996 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[15]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.564      ; 1.115      ;
; -0.995 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[18]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.591      ; 1.104      ;
; -0.985 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.584      ; 1.119      ;
; -0.983 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[21]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.583      ; 1.112      ;
; -0.977 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.590      ; 1.114      ;
; -0.976 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.585      ; 1.111      ;
; -0.974 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[23]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.586      ; 1.111      ;
; -0.964 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[26]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.608      ; 1.123      ;
; -0.960 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[7]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[7]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.581      ; 1.102      ;
; -0.960 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[29]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.599      ; 1.114      ;
; -0.952 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.608      ; 1.115      ;
; -0.898 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[10]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.774      ; 1.557      ;
; -0.872 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.550      ; 0.973      ;
; -0.839 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.586      ; 0.976      ;
; -0.793 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[14]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.595      ; 1.431      ;
; -0.787 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.582      ; 1.420      ;
; -0.768 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.583      ; 1.376      ;
; -0.766 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.736      ; 1.375      ;
; -0.753 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[12]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.592      ; 1.397      ;
; -0.746 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.582      ; 1.379      ;
; -0.732 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[13]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.596      ; 1.380      ;
; -0.727 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.774      ; 1.385      ;
; -0.711 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[30]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.572      ; 1.307      ;
; -0.687 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[4]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.734      ; 1.294      ;
; -0.682 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.698      ; 1.249      ;
; -0.680 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.595      ; 1.318      ;
; -0.658 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.572      ; 1.254      ;
; -0.656 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[28]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.582      ; 1.289      ;
; -0.653 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.591      ; 1.296      ;
; -0.652 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[19]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.582      ; 1.285      ;
; -0.651 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[17]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.571      ; 1.237      ;
; -0.649 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.579      ; 1.242      ;
; -0.642 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[9]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.588      ; 1.240      ;
; -0.636 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[20]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.583      ; 1.244      ;
; -0.629 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.596      ; 1.239      ;
; -0.618 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[25]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.612      ; 1.244      ;
; -0.614 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.587      ; 1.248      ;
; -0.611 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[27]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.583      ; 1.246      ;
; -0.606 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[3]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.587      ; 1.240      ;
; -0.605 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.595      ; 1.252      ;
; -0.605 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.583      ; 1.240      ;
; -0.604 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[8]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.588      ; 1.236      ;
; -0.603 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[22]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.587      ; 1.238      ;
; -0.597 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.596      ; 1.237      ;
; -0.597 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.586      ; 1.235      ;
; -0.594 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.601      ; 1.239      ;
; -0.593 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.589      ; 1.234      ;
; -0.587 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.604      ; 1.236      ;
; -0.586 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[6]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.602      ; 1.241      ;
; -0.581 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[11]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.775      ; 1.240      ;
; -0.559 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[24]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.698      ; 1.126      ;
; -0.526 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[26]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.579      ; 1.119      ;
; -0.525 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.571      ; 1.111      ;
; -0.520 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.588      ; 1.118      ;
; -0.518 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[16]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.556      ; 1.099      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.526 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 0.657      ;
; -2.070 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 1.113      ;
; -2.026 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 0.657      ;
; -1.806 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_arvalid                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.638      ; 1.348      ;
; -1.717 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 1.466      ;
; -1.715 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 1.468      ;
; -1.570 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 1.113      ;
; -1.516 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 1.667      ;
; -1.491 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_arvalid                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 1.692      ;
; -1.441 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.638      ; 1.713      ;
; -1.410 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.638      ; 1.744      ;
; -1.409 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.638      ; 1.745      ;
; -1.406 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.638      ; 1.748      ;
; -1.306 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_arvalid                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.638      ; 1.348      ;
; -1.217 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 1.466      ;
; -1.215 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 1.468      ;
; -1.175 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 2.008      ;
; -1.126 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 2.057      ;
; -1.084 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 2.098      ;
; -1.080 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 2.102      ;
; -1.067 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.667      ; 2.116      ;
; -1.016 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 1.667      ;
; -0.991 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_arvalid                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 1.692      ;
; -0.941 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.638      ; 1.713      ;
; -0.910 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.638      ; 1.744      ;
; -0.909 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.638      ; 1.745      ;
; -0.906 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.638      ; 1.748      ;
; -0.764 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 2.666      ; 2.418      ;
; -0.675 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 2.008      ;
; -0.626 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 2.057      ;
; -0.584 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 2.098      ;
; -0.580 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 2.102      ;
; -0.567 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.667      ; 2.116      ;
; -0.264 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 2.666      ; 2.418      ;
; 0.149  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[31]                                                                                  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[31]                                                                                ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.824      ; 1.239      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mcause31                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mcause31                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mpie                                                    ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mpie                                                    ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mie                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mie                                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mie_mtie                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mie_mtie                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|c_r[0]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|c_r[0]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|write_op                                                                                       ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|write_op                                                                                       ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                   ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                                                                   ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_mem_if:mem_if|signbit                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_mem_if:mem_if|signbit                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.657      ;
; 0.519  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[4]                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[3]                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.785      ;
; 0.521  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|wb_rdt[25]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[0]                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[6]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[6]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[5]                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[4]                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.789      ;
; 0.523  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[11]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[11]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[5]                                  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[4]                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|wb_rdt[26]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[1]                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[20]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[19]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[20]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[20]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[20]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[19]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[10]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[9]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[5]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[5]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[0]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[0]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[23]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[23]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[22]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[21]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[16]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[16]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[10]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[10]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[8]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[8]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[4]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[4]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[2]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[2]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[15]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[14]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[7]                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[6]                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[18]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[17]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[14]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[14]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[12]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[12]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[3]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[3]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[6]                                  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[5]                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[11]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[10]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[15]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[15]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[7]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[7]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[30]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[23]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[22]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[17]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[16]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[9]                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[8]                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[30]                                                        ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[30]                                                                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
; 0.528  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                         ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[3]                                                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.794      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                         ; Launch Clock                                                                                                                                  ; Latch Clock                                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.040 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.239      ; 1.449      ;
; -2.035 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.235      ; 1.450      ;
; -1.852 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.258      ; 1.656      ;
; -1.849 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.257      ; 1.658      ;
; -1.835 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.244      ; 1.659      ;
; -1.833 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.242      ; 1.659      ;
; -1.750 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.412      ; 1.912      ;
; -1.742 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.384      ; 1.892      ;
; -1.726 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.413      ; 1.937      ;
; -1.707 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.388      ; 1.931      ;
; -1.703 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.387      ; 1.934      ;
; -1.691 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.375      ; 1.934      ;
; -1.687 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.348      ; 1.911      ;
; -1.668 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.373      ; 1.955      ;
; -1.620 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.233      ; 1.863      ;
; -1.617 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.287      ; 1.920      ;
; -1.613 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.223      ; 1.860      ;
; -1.613 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.283      ; 1.920      ;
; -1.607 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.248      ; 1.891      ;
; -1.603 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.243      ; 1.890      ;
; -1.598 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.228      ; 1.880      ;
; -1.598 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.229      ; 1.881      ;
; -1.598 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.226      ; 1.878      ;
; -1.593 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.225      ; 1.882      ;
; -1.592 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.234      ; 1.892      ;
; -1.590 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.273      ; 1.933      ;
; -1.589 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.274      ; 1.935      ;
; -1.587 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.230      ; 1.893      ;
; -1.586 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.283      ; 1.947      ;
; -1.583 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.247      ; 1.914      ;
; -1.583 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.250      ; 1.917      ;
; -1.581 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.226      ; 1.895      ;
; -1.580 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.245      ; 1.915      ;
; -1.579 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.245      ; 1.916      ;
; -1.574 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.276      ; 1.952      ;
; -1.572 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.269      ; 1.947      ;
; -1.570 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.273      ; 1.953      ;
; -1.567 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.273      ; 1.956      ;
; -1.567 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.266      ; 1.949      ;
; -1.564 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.228      ; 1.914      ;
; -1.564 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.270      ; 1.956      ;
; -1.564 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.225      ; 1.911      ;
; -1.563 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.270      ; 1.957      ;
; -1.561 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.254      ; 1.943      ;
; -1.560 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.266      ; 1.956      ;
; -1.545 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.248      ; 1.953      ;
; -1.540 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.239      ; 1.449      ;
; -1.535 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.235      ; 1.450      ;
; -1.416 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.248      ; 2.082      ;
; -1.412 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.254      ; 2.092      ;
; -1.409 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.249      ; 2.090      ;
; -1.400 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.229      ; 2.079      ;
; -1.396 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.254      ; 2.108      ;
; -1.364 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.222      ; 2.108      ;
; -1.353 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.233      ; 2.130      ;
; -1.352 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.258      ; 1.656      ;
; -1.349 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.257      ; 1.658      ;
; -1.346 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.226      ; 2.130      ;
; -1.337 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.234      ; 2.147      ;
; -1.335 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.244      ; 1.659      ;
; -1.333 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.242      ; 1.659      ;
; -1.331 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.226      ; 2.145      ;
; -1.319 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.217      ; 2.148      ;
; -1.313 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 3.211      ; 2.148      ;
; -1.250 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.412      ; 1.912      ;
; -1.242 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.384      ; 1.892      ;
; -1.226 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.413      ; 1.937      ;
; -1.207 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.388      ; 1.931      ;
; -1.203 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.387      ; 1.934      ;
; -1.191 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.375      ; 1.934      ;
; -1.187 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.348      ; 1.911      ;
; -1.168 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.373      ; 1.955      ;
; -1.120 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.233      ; 1.863      ;
; -1.117 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.287      ; 1.920      ;
; -1.113 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.223      ; 1.860      ;
; -1.113 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.283      ; 1.920      ;
; -1.107 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.248      ; 1.891      ;
; -1.103 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.243      ; 1.890      ;
; -1.098 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.228      ; 1.880      ;
; -1.098 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.229      ; 1.881      ;
; -1.098 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.226      ; 1.878      ;
; -1.093 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.225      ; 1.882      ;
; -1.092 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.234      ; 1.892      ;
; -1.090 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.273      ; 1.933      ;
; -1.089 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.274      ; 1.935      ;
; -1.087 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.230      ; 1.893      ;
; -1.086 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.283      ; 1.947      ;
; -1.083 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.247      ; 1.914      ;
; -1.083 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.250      ; 1.917      ;
; -1.081 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.226      ; 1.895      ;
; -1.080 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.245      ; 1.915      ;
; -1.079 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.245      ; 1.916      ;
; -1.074 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.276      ; 1.952      ;
; -1.072 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.269      ; 1.947      ;
; -1.070 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.273      ; 1.953      ;
; -1.067 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.273      ; 1.956      ;
; -1.067 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.266      ; 1.949      ;
; -1.064 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.228      ; 1.914      ;
; -1.064 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.270      ; 1.956      ;
; -1.064 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 3.225      ; 1.911      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ACLK'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; ACLK  ; Rise       ; ACLK                                                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|regzero                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|regzero                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[1]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[1]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rgnt                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rgnt                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rtrig1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rtrig1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[2]                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                         ; Clock Edge ; Target                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ARESETN            ; ACLK       ; 4.851 ; 4.851 ; Rise       ; ACLK            ;
; M00_AXI_arready    ; ACLK       ; 5.453 ; 5.453 ; Rise       ; ACLK            ;
; M00_AXI_rdata[*]   ; ACLK       ; 4.761 ; 4.761 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[0]  ; ACLK       ; 3.801 ; 3.801 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[1]  ; ACLK       ; 4.000 ; 4.000 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[2]  ; ACLK       ; 4.361 ; 4.361 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[3]  ; ACLK       ; 4.065 ; 4.065 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[4]  ; ACLK       ; 4.761 ; 4.761 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[5]  ; ACLK       ; 4.083 ; 4.083 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[6]  ; ACLK       ; 4.434 ; 4.434 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[7]  ; ACLK       ; 4.184 ; 4.184 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[8]  ; ACLK       ; 3.962 ; 3.962 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[9]  ; ACLK       ; 4.141 ; 4.141 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[10] ; ACLK       ; 3.979 ; 3.979 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[11] ; ACLK       ; 4.147 ; 4.147 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[12] ; ACLK       ; 4.643 ; 4.643 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[13] ; ACLK       ; 4.340 ; 4.340 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[14] ; ACLK       ; 4.744 ; 4.744 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[15] ; ACLK       ; 4.058 ; 4.058 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[16] ; ACLK       ; 4.328 ; 4.328 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[17] ; ACLK       ; 4.345 ; 4.345 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[18] ; ACLK       ; 4.349 ; 4.349 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[19] ; ACLK       ; 4.069 ; 4.069 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[20] ; ACLK       ; 4.180 ; 4.180 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[21] ; ACLK       ; 3.960 ; 3.960 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[22] ; ACLK       ; 4.054 ; 4.054 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[23] ; ACLK       ; 4.324 ; 4.324 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[24] ; ACLK       ; 4.014 ; 4.014 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[25] ; ACLK       ; 3.970 ; 3.970 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[26] ; ACLK       ; 4.303 ; 4.303 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[27] ; ACLK       ; 4.248 ; 4.248 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[28] ; ACLK       ; 3.908 ; 3.908 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[29] ; ACLK       ; 0.680 ; 0.680 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[30] ; ACLK       ; 4.342 ; 4.342 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[31] ; ACLK       ; 3.812 ; 3.812 ; Rise       ; ACLK            ;
; M00_AXI_rlast      ; ACLK       ; 5.911 ; 5.911 ; Rise       ; ACLK            ;
; M00_AXI_rvalid     ; ACLK       ; 6.620 ; 6.620 ; Rise       ; ACLK            ;
; M01_AXI_arready    ; ACLK       ; 5.908 ; 5.908 ; Rise       ; ACLK            ;
; M01_AXI_rdata[*]   ; ACLK       ; 4.707 ; 4.707 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[0]  ; ACLK       ; 4.261 ; 4.261 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[1]  ; ACLK       ; 4.277 ; 4.277 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[2]  ; ACLK       ; 4.301 ; 4.301 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[3]  ; ACLK       ; 4.350 ; 4.350 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[4]  ; ACLK       ; 4.366 ; 4.366 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[5]  ; ACLK       ; 4.321 ; 4.321 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[6]  ; ACLK       ; 4.247 ; 4.247 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[7]  ; ACLK       ; 4.041 ; 4.041 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[8]  ; ACLK       ; 4.707 ; 4.707 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[9]  ; ACLK       ; 4.004 ; 4.004 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[10] ; ACLK       ; 4.121 ; 4.121 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[11] ; ACLK       ; 3.816 ; 3.816 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[12] ; ACLK       ; 4.706 ; 4.706 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[13] ; ACLK       ; 4.456 ; 4.456 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[14] ; ACLK       ; 4.530 ; 4.530 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[15] ; ACLK       ; 4.288 ; 4.288 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[16] ; ACLK       ; 4.358 ; 4.358 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[17] ; ACLK       ; 4.081 ; 4.081 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[18] ; ACLK       ; 4.584 ; 4.584 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[19] ; ACLK       ; 4.387 ; 4.387 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[20] ; ACLK       ; 4.045 ; 4.045 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[21] ; ACLK       ; 4.384 ; 4.384 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[22] ; ACLK       ; 4.333 ; 4.333 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[23] ; ACLK       ; 4.251 ; 4.251 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[24] ; ACLK       ; 4.147 ; 4.147 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[25] ; ACLK       ; 4.137 ; 4.137 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[26] ; ACLK       ; 3.980 ; 3.980 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[27] ; ACLK       ; 4.051 ; 4.051 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[28] ; ACLK       ; 4.015 ; 4.015 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[29] ; ACLK       ; 0.486 ; 0.486 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[30] ; ACLK       ; 3.944 ; 3.944 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[31] ; ACLK       ; 4.295 ; 4.295 ; Rise       ; ACLK            ;
; M01_AXI_rlast      ; ACLK       ; 5.911 ; 5.911 ; Rise       ; ACLK            ;
; M01_AXI_rvalid     ; ACLK       ; 6.777 ; 6.777 ; Rise       ; ACLK            ;
; i_timer_irq        ; ACLK       ; 4.939 ; 4.939 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ARESETN            ; ACLK       ; -0.466 ; -0.466 ; Rise       ; ACLK            ;
; M00_AXI_arready    ; ACLK       ; -4.404 ; -4.404 ; Rise       ; ACLK            ;
; M00_AXI_rdata[*]   ; ACLK       ; -0.186 ; -0.186 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[0]  ; ACLK       ; -3.571 ; -3.571 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[1]  ; ACLK       ; -3.770 ; -3.770 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[2]  ; ACLK       ; -3.992 ; -3.992 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[3]  ; ACLK       ; -3.580 ; -3.580 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[4]  ; ACLK       ; -4.205 ; -4.205 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[5]  ; ACLK       ; -3.813 ; -3.813 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[6]  ; ACLK       ; -4.186 ; -4.186 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[7]  ; ACLK       ; -3.630 ; -3.630 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[8]  ; ACLK       ; -3.674 ; -3.674 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[9]  ; ACLK       ; -3.674 ; -3.674 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[10] ; ACLK       ; -3.737 ; -3.737 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[11] ; ACLK       ; -3.889 ; -3.889 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[12] ; ACLK       ; -4.069 ; -4.069 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[13] ; ACLK       ; -3.888 ; -3.888 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[14] ; ACLK       ; -4.007 ; -4.007 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[15] ; ACLK       ; -3.819 ; -3.819 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[16] ; ACLK       ; -4.081 ; -4.081 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[17] ; ACLK       ; -4.091 ; -4.091 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[18] ; ACLK       ; -4.058 ; -4.058 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[19] ; ACLK       ; -3.780 ; -3.780 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[20] ; ACLK       ; -3.884 ; -3.884 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[21] ; ACLK       ; -3.709 ; -3.709 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[22] ; ACLK       ; -3.820 ; -3.820 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[23] ; ACLK       ; -4.027 ; -4.027 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[24] ; ACLK       ; -3.784 ; -3.784 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[25] ; ACLK       ; -3.731 ; -3.731 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[26] ; ACLK       ; -4.023 ; -4.023 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[27] ; ACLK       ; -4.017 ; -4.017 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[28] ; ACLK       ; -3.678 ; -3.678 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[29] ; ACLK       ; -0.186 ; -0.186 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[30] ; ACLK       ; -4.109 ; -4.109 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[31] ; ACLK       ; -3.579 ; -3.579 ; Rise       ; ACLK            ;
; M00_AXI_rlast      ; ACLK       ; -4.596 ; -4.596 ; Rise       ; ACLK            ;
; M00_AXI_rvalid     ; ACLK       ; -4.311 ; -4.311 ; Rise       ; ACLK            ;
; M01_AXI_arready    ; ACLK       ; -4.692 ; -4.692 ; Rise       ; ACLK            ;
; M01_AXI_rdata[*]   ; ACLK       ; 0.150  ; 0.150  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[0]  ; ACLK       ; -4.031 ; -4.031 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[1]  ; ACLK       ; -4.047 ; -4.047 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[2]  ; ACLK       ; -3.770 ; -3.770 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[3]  ; ACLK       ; -4.077 ; -4.077 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[4]  ; ACLK       ; -4.084 ; -4.084 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[5]  ; ACLK       ; -3.840 ; -3.840 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[6]  ; ACLK       ; -3.889 ; -3.889 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[7]  ; ACLK       ; -3.807 ; -3.807 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[8]  ; ACLK       ; -4.251 ; -4.251 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[9]  ; ACLK       ; -3.763 ; -3.763 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[10] ; ACLK       ; -3.860 ; -3.860 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[11] ; ACLK       ; -3.565 ; -3.565 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[12] ; ACLK       ; -3.896 ; -3.896 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[13] ; ACLK       ; -4.116 ; -4.116 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[14] ; ACLK       ; -4.252 ; -4.252 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[15] ; ACLK       ; -4.047 ; -4.047 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[16] ; ACLK       ; -4.111 ; -4.111 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[17] ; ACLK       ; -3.845 ; -3.845 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[18] ; ACLK       ; -3.805 ; -3.805 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[19] ; ACLK       ; -3.967 ; -3.967 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[20] ; ACLK       ; -3.790 ; -3.790 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[21] ; ACLK       ; -3.665 ; -3.665 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[22] ; ACLK       ; -4.100 ; -4.100 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[23] ; ACLK       ; -3.690 ; -3.690 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[24] ; ACLK       ; -3.913 ; -3.913 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[25] ; ACLK       ; -3.787 ; -3.787 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[26] ; ACLK       ; -3.698 ; -3.698 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[27] ; ACLK       ; -3.817 ; -3.817 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[28] ; ACLK       ; -3.785 ; -3.785 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[29] ; ACLK       ; 0.150  ; 0.150  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[30] ; ACLK       ; -3.714 ; -3.714 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[31] ; ACLK       ; -4.065 ; -4.065 ; Rise       ; ACLK            ;
; M01_AXI_rlast      ; ACLK       ; -4.747 ; -4.747 ; Rise       ; ACLK            ;
; M01_AXI_rvalid     ; ACLK       ; -4.443 ; -4.443 ; Rise       ; ACLK            ;
; i_timer_irq        ; ACLK       ; -3.724 ; -3.724 ; Rise       ; ACLK            ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                              ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; M00_AXI_arvalid     ; ACLK                                                                                                                                          ; 10.594 ; 10.594 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_rready      ; ACLK                                                                                                                                          ; 8.590  ; 8.590  ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_arvalid     ; ACLK                                                                                                                                          ; 11.107 ; 11.107 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_rready      ; ACLK                                                                                                                                          ; 8.617  ; 8.617  ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.660  ; 8.660  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.504  ; 7.504  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.153  ; 8.153  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.288  ; 8.288  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.468  ; 7.468  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.527  ; 7.527  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.699  ; 7.699  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.152  ; 8.152  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.122  ; 8.122  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.612  ; 8.612  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.138  ; 8.138  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.009  ; 7.009  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.426  ; 8.426  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.138  ; 7.138  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.255  ; 7.255  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.260  ; 8.260  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.471  ; 7.471  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.189  ; 7.189  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.282  ; 7.282  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.463  ; 7.463  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.144  ; 7.144  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.623  ; 7.623  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.948  ; 6.948  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.570  ; 7.570  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.681  ; 7.681  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.990  ; 7.990  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.756  ; 7.756  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.443  ; 8.443  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.660  ; 8.660  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.570  ; 7.570  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.355  ; 6.355  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.868  ; 6.868  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.355  ; 6.355  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.604  ; 8.604  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.484  ; 7.484  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.010  ; 7.010  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.159  ; 7.159  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.739  ; 7.739  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.466  ; 7.466  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.915  ; 7.915  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.653  ; 7.653  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.892  ; 7.892  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.142  ; 7.142  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.135  ; 7.135  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.558  ; 8.558  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.196  ; 8.196  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.604  ; 8.604  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.693  ; 7.693  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.234  ; 7.234  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.960  ; 6.960  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.430  ; 8.430  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.496  ; 8.496  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.118  ; 8.118  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.775  ; 7.775  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.135  ; 7.135  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.891  ; 7.891  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.994  ; 7.994  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.480  ; 7.480  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.027  ; 7.027  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.740  ; 7.740  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.700  ; 7.700  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.523  ; 7.523  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.727  ; 7.727  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.868  ; 6.868  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; M00_AXI_arvalid     ; ACLK                                                                                                                                          ; 8.585 ; 8.585 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_rready      ; ACLK                                                                                                                                          ; 8.111 ; 8.111 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_arvalid     ; ACLK                                                                                                                                          ; 9.078 ; 9.078 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_rready      ; ACLK                                                                                                                                          ; 8.000 ; 8.000 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.948 ; 6.948 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.504 ; 7.504 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.153 ; 8.153 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.288 ; 8.288 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.468 ; 7.468 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.527 ; 7.527 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.699 ; 7.699 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.152 ; 8.152 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.122 ; 8.122 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.612 ; 8.612 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.138 ; 8.138 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.009 ; 7.009 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.426 ; 8.426 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.138 ; 7.138 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.255 ; 7.255 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.260 ; 8.260 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.471 ; 7.471 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.189 ; 7.189 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.282 ; 7.282 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.463 ; 7.463 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.144 ; 7.144 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.623 ; 7.623 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.948 ; 6.948 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.570 ; 7.570 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.681 ; 7.681 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.990 ; 7.990 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.756 ; 7.756 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.443 ; 8.443 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.660 ; 8.660 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.570 ; 7.570 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 5.476 ; 5.476 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 5.953 ; 5.953 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 5.476 ; 5.476 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.960 ; 6.960 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.484 ; 7.484 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.010 ; 7.010 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.159 ; 7.159 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.739 ; 7.739 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.466 ; 7.466 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.915 ; 7.915 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.653 ; 7.653 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.892 ; 7.892 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.142 ; 7.142 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.135 ; 7.135 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.558 ; 8.558 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.196 ; 8.196 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.604 ; 8.604 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.693 ; 7.693 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.234 ; 7.234 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.960 ; 6.960 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.430 ; 8.430 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.496 ; 8.496 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.118 ; 8.118 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.775 ; 7.775 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.135 ; 7.135 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.891 ; 7.891 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.994 ; 7.994 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.480 ; 7.480 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.027 ; 7.027 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.740 ; 7.740 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.700 ; 7.700 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.523 ; 7.523 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.727 ; 7.727 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 5.953 ; 5.953 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                          ; -3.006 ; -503.586      ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.508 ; -11.077       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                          ; -1.568 ; -19.085       ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.207 ; -57.741       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; ACLK                                                                                                                                          ; -1.627 ; -502.730      ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ACLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.006 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.973      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.005 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.972      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.004 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.971      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -3.001 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                           ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.968      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.983 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.950      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                       ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.954 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_cnt_w_eq_1.cnt_lsb[0]    ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.921      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.897 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.864      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
; -2.793 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                            ; ACLK         ; ACLK        ; 1.000        ; -0.065     ; 3.760      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                   ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.508 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[10]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.182      ; 0.719      ;
; -0.449 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.095      ; 0.655      ;
; -0.438 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[14]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.106      ; 0.656      ;
; -0.433 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[12]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.189      ; 0.652      ;
; -0.431 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[13]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.110      ; 0.644      ;
; -0.421 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.104      ; 0.638      ;
; -0.419 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.104      ; 0.634      ;
; -0.414 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.191      ; 0.638      ;
; -0.409 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.191      ; 0.632      ;
; -0.403 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[30]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.095      ; 0.609      ;
; -0.398 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.106      ; 0.616      ;
; -0.397 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[27]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.097      ; 0.592      ;
; -0.396 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[28]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.095      ; 0.602      ;
; -0.387 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.187      ; 0.604      ;
; -0.384 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.108      ; 0.595      ;
; -0.381 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[19]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.105      ; 0.599      ;
; -0.381 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[4]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.190      ; 0.603      ;
; -0.380 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.099      ; 0.576      ;
; -0.380 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.097      ; 0.575      ;
; -0.375 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.108      ; 0.578      ;
; -0.372 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[20]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.105      ; 0.588      ;
; -0.372 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.095      ; 0.578      ;
; -0.367 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.094      ; 0.572      ;
; -0.364 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[6]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.114      ; 0.573      ;
; -0.360 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[8]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[8]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.107      ; 0.569      ;
; -0.359 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.113      ; 0.570      ;
; -0.359 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[22]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.109      ; 0.568      ;
; -0.358 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.116      ; 0.572      ;
; -0.358 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[11]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.193      ; 0.584      ;
; -0.357 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.106      ; 0.569      ;
; -0.356 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[9]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.108      ; 0.572      ;
; -0.355 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[3]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.109      ; 0.573      ;
; -0.355 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[17]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.111      ; 0.572      ;
; -0.350 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[7]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.107      ; 0.570      ;
; -0.348 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.120      ; 0.577      ;
; -0.345 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[25]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.120      ; 0.576      ;
; -0.342 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.116      ; 0.569      ;
; -0.335 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[24]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.099      ; 0.531      ;
; -0.329 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[2]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.108      ; 0.532      ;
; -0.319 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[16]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.088      ; 0.515      ;
; -0.319 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[15]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.094      ; 0.524      ;
; -0.316 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.114      ; 0.525      ;
; -0.315 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[8]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.107      ; 0.524      ;
; -0.315 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.109      ; 0.524      ;
; -0.313 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.108      ; 0.529      ;
; -0.312 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[5]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.116      ; 0.526      ;
; -0.311 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.180      ; 0.520      ;
; -0.311 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[21]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.106      ; 0.523      ;
; -0.308 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.111      ; 0.525      ;
; -0.306 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[23]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.109      ; 0.524      ;
; -0.306 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[18]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.113      ; 0.517      ;
; -0.304 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.109      ; 0.522      ;
; -0.302 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[26]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.120      ; 0.531      ;
; -0.298 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[7]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[7]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.107      ; 0.518      ;
; -0.297 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[29]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.116      ; 0.524      ;
; -0.297 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.088      ; 0.493      ;
; -0.294 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.120      ; 0.525      ;
; -0.278 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.500        ; 0.109      ; 0.496      ;
; 0.010  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[10]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.193      ; 0.719      ;
; 0.056  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[14]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.109      ; 0.659      ;
; 0.060  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.103      ; 0.654      ;
; 0.068  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[12]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.109      ; 0.653      ;
; 0.072  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.104      ; 0.634      ;
; 0.074  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.177      ; 0.635      ;
; 0.078  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.103      ; 0.636      ;
; 0.082  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[13]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.111      ; 0.640      ;
; 0.088  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.192      ; 0.640      ;
; 0.090  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[30]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.095      ; 0.607      ;
; 0.096  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.109      ; 0.619      ;
; 0.102  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[4]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.176      ; 0.606      ;
; 0.104  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.152      ; 0.577      ;
; 0.113  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[28]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.103      ; 0.601      ;
; 0.114  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.107      ; 0.605      ;
; 0.118  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[19]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.104      ; 0.597      ;
; 0.119  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[20]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.105      ; 0.588      ;
; 0.121  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.095      ; 0.576      ;
; 0.126  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[17]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.097      ; 0.569      ;
; 0.126  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.101      ; 0.573      ;
; 0.126  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[27]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.104      ; 0.589      ;
; 0.129  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.109      ; 0.591      ;
; 0.131  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[9]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.108      ; 0.572      ;
; 0.135  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.108      ; 0.582      ;
; 0.140  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[3]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.107      ; 0.575      ;
; 0.140  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.114      ; 0.572      ;
; 0.142  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[25]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.120      ; 0.576      ;
; 0.143  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[22]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.104      ; 0.571      ;
; 0.143  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.104      ; 0.572      ;
; 0.144  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[11]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.194      ; 0.586      ;
; 0.146  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.103      ; 0.568      ;
; 0.147  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[8]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.110      ; 0.569      ;
; 0.147  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.113      ; 0.573      ;
; 0.148  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.113      ; 0.571      ;
; 0.149  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.111      ; 0.573      ;
; 0.149  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[24]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.152      ; 0.532      ;
; 0.152  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[6]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.115      ; 0.575      ;
; 0.153  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.116      ; 0.570      ;
; 0.172  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[26]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.101      ; 0.527      ;
; 0.173  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.097      ; 0.522      ;
; 0.174  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.108      ; 0.529      ;
; 0.176  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[16]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ; ACLK         ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 1.000        ; 0.089      ; 0.515      ;
+--------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ACLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                   ; Launch Clock                                                                                                                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.568 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.367      ;
; -1.398 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.537      ;
; -1.271 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_arvalid                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.618      ; 0.640      ;
; -1.231 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.704      ;
; -1.227 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.708      ;
; -1.165 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_arvalid                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.770      ;
; -1.140 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.795      ;
; -1.099 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.618      ; 0.812      ;
; -1.082 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.618      ; 0.829      ;
; -1.081 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.618      ; 0.830      ;
; -1.078 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.618      ; 0.833      ;
; -1.068 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.367      ;
; -1.013 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.922      ;
; -0.993 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.942      ;
; -0.973 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.962      ;
; -0.973 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.962      ;
; -0.963 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 0.972      ;
; -0.898 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.537      ;
; -0.830 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; 0.000        ; 1.642      ; 1.105      ;
; -0.771 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_arvalid                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.618      ; 0.640      ;
; -0.731 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.704      ;
; -0.727 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.708      ;
; -0.665 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_arvalid                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.770      ;
; -0.640 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.795      ;
; -0.599 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_ADDR                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.618      ; 0.812      ;
; -0.582 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.618      ; 0.829      ;
; -0.581 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.618      ; 0.830      ;
; -0.578 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.618      ; 0.833      ;
; -0.513 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.922      ;
; -0.493 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                               ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.942      ;
; -0.473 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.962      ;
; -0.473 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                            ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.962      ;
; -0.463 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 0.972      ;
; -0.330 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]             ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK        ; -0.500       ; 1.642      ; 1.105      ;
; 0.204  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[31]                                                                                  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_araddr[31]                                                                                ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.249      ; 0.605      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.DATA_WAIT                                                                                 ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[2]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[3]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|o_cnt[4]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.READ_DATA                                                                                ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_state:state|gen_csr.misalign_trap_sync_r                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mcause31                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mcause31                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mpie                                                    ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mpie                                                    ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mie                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mstatus_mie                                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mie_mtie                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_csr:gen_csr.csr|mie_mtie                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|c_r[0]                                                            ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|c_r[0]                                                            ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|state.IDLE                                                                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|write_op                                                                                       ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|write_op                                                                                       ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|M_AXI_rready                                                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_ack                                                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                   ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|state.ADDR_REQ                                                                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|M_AXI_rready                                                                                    ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                                                                   ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_alu:alu|cmp_r                                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_mem_if:mem_if|signbit                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_mem_if:mem_if|signbit                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[4]                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[3]                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|wb_rdt[26]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[1]                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[5]                                  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[4]                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|wb_rdt[25]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm30_25[0]                                     ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[20]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[19]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[5]                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[4]                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[6]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[6]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[6]                                  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_immdec:immdec|gen_immdec_w_eq_1.imm19_12_20[5]                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[15]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[14]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[7]                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[6]                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[20]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[19]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[11]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[11]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[5]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[5]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[31]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[30]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[17]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[16]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[11]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[10]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[9]                                                           ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[8]                                                           ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[23]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[23]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[22]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[21]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[20]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[20]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[16]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[16]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[10]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[9]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[8]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[8]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[2]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[2]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[0]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[0]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]                                                         ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[3]                                                                                   ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cycle_count[31]                                                                                 ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|cycle_count[31]                                                                                 ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[23]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[22]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[19]                                                          ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg:bufreg|data[18]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[25]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[24]                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[15]                                                        ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]                                                        ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[30]                                                        ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[30]                                                                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[18]                                                         ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[17]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[10]                                                                                     ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[10]                                                         ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|wb2axi_write:u_wb2axi_data|wb_rdt[4]                                                                                      ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_bufreg2:bufreg2|dlo[4]                                                          ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]                                                        ; serv_axi_wrapper:u_serv_wrapper|wb2axi_read:u_wb2axi_inst|addr_latch[17]                                                                                  ; ACLK                                                                                                                                          ; ACLK        ; 0.000        ; 0.000      ; 0.395      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                         ; Launch Clock                                                                                                                                  ; Latch Clock                                                                                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.207 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.737      ; 0.671      ;
; -1.205 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.737      ; 0.673      ;
; -1.125 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.754      ; 0.770      ;
; -1.122 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.753      ; 0.772      ;
; -1.115 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.747      ; 0.773      ;
; -1.113 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.745      ; 0.773      ;
; -1.065 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.807      ; 0.883      ;
; -1.061 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.811      ; 0.891      ;
; -1.056 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.811      ; 0.896      ;
; -1.056 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.811      ; 0.896      ;
; -1.055 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.812      ; 0.898      ;
; -1.045 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.800      ; 0.896      ;
; -1.044 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.797      ; 0.894      ;
; -1.039 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.802      ; 0.904      ;
; -1.008 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.765      ; 0.898      ;
; -1.008 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.770      ; 0.903      ;
; -1.008 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.770      ; 0.903      ;
; -1.008 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.770      ; 0.903      ;
; -1.007 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.766      ; 0.900      ;
; -1.003 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.766      ; 0.904      ;
; -1.003 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.766      ; 0.904      ;
; -1.002 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.742      ; 0.881      ;
; -1.001 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.740      ; 0.880      ;
; -1.000 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.739      ; 0.880      ;
; -1.000 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.741      ; 0.882      ;
; -1.000 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.769      ; 0.910      ;
; -1.000 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.770      ; 0.911      ;
; -1.000 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.742      ; 0.883      ;
; -0.999 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.742      ; 0.884      ;
; -0.997 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.770      ; 0.914      ;
; -0.994 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.767      ; 0.914      ;
; -0.993 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.751      ; 0.899      ;
; -0.992 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.764      ; 0.913      ;
; -0.989 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.727      ; 0.879      ;
; -0.989 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.765      ; 0.917      ;
; -0.989 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.724      ; 0.876      ;
; -0.988 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.729      ; 0.882      ;
; -0.988 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.730      ; 0.883      ;
; -0.987 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.749      ; 0.903      ;
; -0.984 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.728      ; 0.885      ;
; -0.984 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.727      ; 0.884      ;
; -0.983 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.729      ; 0.887      ;
; -0.983 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.729      ; 0.887      ;
; -0.983 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.728      ; 0.886      ;
; -0.982 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.729      ; 0.888      ;
; -0.978 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.729      ; 0.892      ;
; -0.900 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.750      ; 0.991      ;
; -0.897 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.750      ; 0.994      ;
; -0.889 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.751      ; 1.003      ;
; -0.888 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.734      ; 0.987      ;
; -0.887 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.730      ; 0.984      ;
; -0.885 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.748      ; 1.004      ;
; -0.882 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.733      ; 0.992      ;
; -0.879 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.730      ; 0.992      ;
; -0.877 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.729      ; 0.993      ;
; -0.876 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.728      ; 0.993      ;
; -0.874 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.734      ; 1.001      ;
; -0.869 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 0.000        ; 1.731      ; 1.003      ;
; -0.707 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.737      ; 0.671      ;
; -0.705 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.737      ; 0.673      ;
; -0.625 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.754      ; 0.770      ;
; -0.622 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.753      ; 0.772      ;
; -0.615 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.747      ; 0.773      ;
; -0.613 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.745      ; 0.773      ;
; -0.565 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.807      ; 0.883      ;
; -0.561 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.811      ; 0.891      ;
; -0.556 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.811      ; 0.896      ;
; -0.556 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.811      ; 0.896      ;
; -0.555 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.812      ; 0.898      ;
; -0.545 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.800      ; 0.896      ;
; -0.544 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.797      ; 0.894      ;
; -0.539 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.802      ; 0.904      ;
; -0.508 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.765      ; 0.898      ;
; -0.508 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.770      ; 0.903      ;
; -0.508 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.770      ; 0.903      ;
; -0.508 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.770      ; 0.903      ;
; -0.507 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.766      ; 0.900      ;
; -0.503 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.766      ; 0.904      ;
; -0.503 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.766      ; 0.904      ;
; -0.502 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.742      ; 0.881      ;
; -0.501 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.740      ; 0.880      ;
; -0.500 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.739      ; 0.880      ;
; -0.500 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.741      ; 0.882      ;
; -0.500 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.769      ; 0.910      ;
; -0.500 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.770      ; 0.911      ;
; -0.500 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.742      ; 0.883      ;
; -0.499 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.742      ; 0.884      ;
; -0.497 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.770      ; 0.914      ;
; -0.494 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.767      ; 0.914      ;
; -0.493 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.751      ; 0.899      ;
; -0.492 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.764      ; 0.913      ;
; -0.489 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.727      ; 0.879      ;
; -0.489 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.765      ; 0.917      ;
; -0.489 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.724      ; 0.876      ;
; -0.488 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.729      ; 0.882      ;
; -0.488 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.730      ; 0.883      ;
; -0.487 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.749      ; 0.903      ;
; -0.484 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.728      ; 0.885      ;
; -0.484 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.727      ; 0.884      ;
; -0.483 ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -0.500       ; 1.729      ; 0.887      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ACLK'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|altsyncram:memory_rtl_0|altsyncram_8rg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; ACLK  ; Rise       ; ACLK                                                                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|AW_HandShake_Checker:u_AR_HandShake_Checker|HandShake_Done         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Idle_slave                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave0                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave.Slave1                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Idle_slave_2                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave0_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|Controller:Read_controller|curr_state_slave2.Slave1_2                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|regzero                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram:rf_ram|regzero                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[0]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[1]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[2]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[3]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rcnt[4]                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[1]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata0[1]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rdata1[0]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rgnt                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rgnt                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rreq_r                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rtrig1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|rtrig1                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata0_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[0]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[1]                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ACLK  ; Rise       ; serv_axi_wrapper:u_serv_wrapper|serv_rf_top:u_serv_core|serv_rf_ram_if:rf_ram_if|wdata1_r[2]                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                         ; Clock Edge ; Target                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[30] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[3]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[4]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[5]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[6]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[7]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[8]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M00_AXI_araddr[9]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[10] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[11] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[12] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[13] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[14] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[16] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[17] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[18] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[19] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[20] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[21] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[22] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[23] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[24] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[25] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[26] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[27] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[28] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[29] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec|M01_AXI_araddr[2]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ARESETN            ; ACLK       ; 1.982  ; 1.982  ; Rise       ; ACLK            ;
; M00_AXI_arready    ; ACLK       ; 2.748  ; 2.748  ; Rise       ; ACLK            ;
; M00_AXI_rdata[*]   ; ACLK       ; 2.552  ; 2.552  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[0]  ; ACLK       ; 2.053  ; 2.053  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[1]  ; ACLK       ; 2.152  ; 2.152  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[2]  ; ACLK       ; 2.326  ; 2.326  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[3]  ; ACLK       ; 2.162  ; 2.162  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[4]  ; ACLK       ; 2.552  ; 2.552  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[5]  ; ACLK       ; 2.221  ; 2.221  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[6]  ; ACLK       ; 2.370  ; 2.370  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[7]  ; ACLK       ; 2.225  ; 2.225  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[8]  ; ACLK       ; 2.187  ; 2.187  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[9]  ; ACLK       ; 2.208  ; 2.208  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[10] ; ACLK       ; 2.181  ; 2.181  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[11] ; ACLK       ; 2.263  ; 2.263  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[12] ; ACLK       ; 2.473  ; 2.473  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[13] ; ACLK       ; 2.337  ; 2.337  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[14] ; ACLK       ; 2.541  ; 2.541  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[15] ; ACLK       ; 2.248  ; 2.248  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[16] ; ACLK       ; 2.341  ; 2.341  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[17] ; ACLK       ; 2.353  ; 2.353  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[18] ; ACLK       ; 2.340  ; 2.340  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[19] ; ACLK       ; 2.241  ; 2.241  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[20] ; ACLK       ; 2.249  ; 2.249  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[21] ; ACLK       ; 2.162  ; 2.162  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[22] ; ACLK       ; 2.231  ; 2.231  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[23] ; ACLK       ; 2.351  ; 2.351  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[24] ; ACLK       ; 2.211  ; 2.211  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[25] ; ACLK       ; 2.142  ; 2.142  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[26] ; ACLK       ; 2.347  ; 2.347  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[27] ; ACLK       ; 2.296  ; 2.296  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[28] ; ACLK       ; 2.095  ; 2.095  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[29] ; ACLK       ; 0.064  ; 0.064  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[30] ; ACLK       ; 2.314  ; 2.314  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[31] ; ACLK       ; 2.094  ; 2.094  ; Rise       ; ACLK            ;
; M00_AXI_rlast      ; ACLK       ; 2.997  ; 2.997  ; Rise       ; ACLK            ;
; M00_AXI_rvalid     ; ACLK       ; 3.470  ; 3.470  ; Rise       ; ACLK            ;
; M01_AXI_arready    ; ACLK       ; 3.023  ; 3.023  ; Rise       ; ACLK            ;
; M01_AXI_rdata[*]   ; ACLK       ; 2.524  ; 2.524  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[0]  ; ACLK       ; 2.236  ; 2.236  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[1]  ; ACLK       ; 2.252  ; 2.252  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[2]  ; ACLK       ; 2.318  ; 2.318  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[3]  ; ACLK       ; 2.293  ; 2.293  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[4]  ; ACLK       ; 2.333  ; 2.333  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[5]  ; ACLK       ; 2.269  ; 2.269  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[6]  ; ACLK       ; 2.285  ; 2.285  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[7]  ; ACLK       ; 2.140  ; 2.140  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[8]  ; ACLK       ; 2.524  ; 2.524  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[9]  ; ACLK       ; 2.198  ; 2.198  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[10] ; ACLK       ; 2.223  ; 2.223  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[11] ; ACLK       ; 2.061  ; 2.061  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[12] ; ACLK       ; 2.500  ; 2.500  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[13] ; ACLK       ; 2.373  ; 2.373  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[14] ; ACLK       ; 2.449  ; 2.449  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[15] ; ACLK       ; 2.244  ; 2.244  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[16] ; ACLK       ; 2.329  ; 2.329  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[17] ; ACLK       ; 2.241  ; 2.241  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[18] ; ACLK       ; 2.469  ; 2.469  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[19] ; ACLK       ; 2.357  ; 2.357  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[20] ; ACLK       ; 2.228  ; 2.228  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[21] ; ACLK       ; 2.310  ; 2.310  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[22] ; ACLK       ; 2.361  ; 2.361  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[23] ; ACLK       ; 2.277  ; 2.277  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[24] ; ACLK       ; 2.246  ; 2.246  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[25] ; ACLK       ; 2.259  ; 2.259  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[26] ; ACLK       ; 2.134  ; 2.134  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[27] ; ACLK       ; 2.198  ; 2.198  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[28] ; ACLK       ; 2.207  ; 2.207  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[29] ; ACLK       ; -0.026 ; -0.026 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[30] ; ACLK       ; 2.150  ; 2.150  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[31] ; ACLK       ; 2.313  ; 2.313  ; Rise       ; ACLK            ;
; M01_AXI_rlast      ; ACLK       ; 3.014  ; 3.014  ; Rise       ; ACLK            ;
; M01_AXI_rvalid     ; ACLK       ; 3.544  ; 3.544  ; Rise       ; ACLK            ;
; i_timer_irq        ; ACLK       ; 2.644  ; 2.644  ; Rise       ; ACLK            ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ARESETN            ; ACLK       ; 0.033  ; 0.033  ; Rise       ; ACLK            ;
; M00_AXI_arready    ; ACLK       ; -2.289 ; -2.289 ; Rise       ; ACLK            ;
; M00_AXI_rdata[*]   ; ACLK       ; 0.168  ; 0.168  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[0]  ; ACLK       ; -1.933 ; -1.933 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[1]  ; ACLK       ; -2.032 ; -2.032 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[2]  ; ACLK       ; -2.157 ; -2.157 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[3]  ; ACLK       ; -1.919 ; -1.919 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[4]  ; ACLK       ; -2.274 ; -2.274 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[5]  ; ACLK       ; -2.079 ; -2.079 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[6]  ; ACLK       ; -2.243 ; -2.243 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[7]  ; ACLK       ; -1.964 ; -1.964 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[8]  ; ACLK       ; -2.039 ; -2.039 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[9]  ; ACLK       ; -1.983 ; -1.983 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[10] ; ACLK       ; -2.048 ; -2.048 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[11] ; ACLK       ; -2.126 ; -2.126 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[12] ; ACLK       ; -2.215 ; -2.215 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[13] ; ACLK       ; -2.123 ; -2.123 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[14] ; ACLK       ; -2.195 ; -2.195 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[15] ; ACLK       ; -2.120 ; -2.120 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[16] ; ACLK       ; -2.206 ; -2.206 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[17] ; ACLK       ; -2.214 ; -2.214 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[18] ; ACLK       ; -2.192 ; -2.192 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[19] ; ACLK       ; -2.085 ; -2.085 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[20] ; ACLK       ; -2.093 ; -2.093 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[21] ; ACLK       ; -2.028 ; -2.028 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[22] ; ACLK       ; -2.107 ; -2.107 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[23] ; ACLK       ; -2.193 ; -2.193 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[24] ; ACLK       ; -2.090 ; -2.090 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[25] ; ACLK       ; -2.021 ; -2.021 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[26] ; ACLK       ; -2.201 ; -2.201 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[27] ; ACLK       ; -2.176 ; -2.176 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[28] ; ACLK       ; -1.973 ; -1.973 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[29] ; ACLK       ; 0.168  ; 0.168  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[30] ; ACLK       ; -2.193 ; -2.193 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[31] ; ACLK       ; -1.971 ; -1.971 ; Rise       ; ACLK            ;
; M00_AXI_rlast      ; ACLK       ; -2.377 ; -2.377 ; Rise       ; ACLK            ;
; M00_AXI_rvalid     ; ACLK       ; -2.312 ; -2.312 ; Rise       ; ACLK            ;
; M01_AXI_arready    ; ACLK       ; -2.484 ; -2.484 ; Rise       ; ACLK            ;
; M01_AXI_rdata[*]   ; ACLK       ; 0.313  ; 0.313  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[0]  ; ACLK       ; -2.116 ; -2.116 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[1]  ; ACLK       ; -2.132 ; -2.132 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[2]  ; ACLK       ; -2.056 ; -2.056 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[3]  ; ACLK       ; -2.140 ; -2.140 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[4]  ; ACLK       ; -2.173 ; -2.173 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[5]  ; ACLK       ; -2.028 ; -2.028 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[6]  ; ACLK       ; -2.119 ; -2.119 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[7]  ; ACLK       ; -2.020 ; -2.020 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[8]  ; ACLK       ; -2.291 ; -2.291 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[9]  ; ACLK       ; -2.070 ; -2.070 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[10] ; ACLK       ; -2.094 ; -2.094 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[11] ; ACLK       ; -1.928 ; -1.928 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[12] ; ACLK       ; -2.122 ; -2.122 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[13] ; ACLK       ; -2.192 ; -2.192 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[14] ; ACLK       ; -2.305 ; -2.305 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[15] ; ACLK       ; -2.118 ; -2.118 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[16] ; ACLK       ; -2.209 ; -2.209 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[17] ; ACLK       ; -2.115 ; -2.115 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[18] ; ACLK       ; -2.106 ; -2.106 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[19] ; ACLK       ; -2.148 ; -2.148 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[20] ; ACLK       ; -2.089 ; -2.089 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[21] ; ACLK       ; -1.966 ; -1.966 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[22] ; ACLK       ; -2.237 ; -2.237 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[23] ; ACLK       ; -2.004 ; -2.004 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[24] ; ACLK       ; -2.124 ; -2.124 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[25] ; ACLK       ; -2.093 ; -2.093 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[26] ; ACLK       ; -2.005 ; -2.005 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[27] ; ACLK       ; -2.074 ; -2.074 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[28] ; ACLK       ; -2.085 ; -2.085 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[29] ; ACLK       ; 0.313  ; 0.313  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[30] ; ACLK       ; -2.030 ; -2.030 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[31] ; ACLK       ; -2.193 ; -2.193 ; Rise       ; ACLK            ;
; M01_AXI_rlast      ; ACLK       ; -2.452 ; -2.452 ; Rise       ; ACLK            ;
; M01_AXI_rvalid     ; ACLK       ; -2.386 ; -2.386 ; Rise       ; ACLK            ;
; i_timer_irq        ; ACLK       ; -2.054 ; -2.054 ; Rise       ; ACLK            ;
+--------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; M00_AXI_arvalid     ; ACLK                                                                                                                                          ; 5.413 ; 5.413 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_rready      ; ACLK                                                                                                                                          ; 4.641 ; 4.641 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_arvalid     ; ACLK                                                                                                                                          ; 5.585 ; 5.585 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_rready      ; ACLK                                                                                                                                          ; 4.674 ; 4.674 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.603 ; 4.603 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.967 ; 3.967 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.175 ; 4.175 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.355 ; 4.355 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.911 ; 3.911 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.948 ; 3.948 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.092 ; 4.092 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.253 ; 4.253 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.167 ; 4.167 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.472 ; 4.472 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.298 ; 4.298 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.735 ; 3.735 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.380 ; 4.380 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.785 ; 3.785 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.855 ; 3.855 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.395 ; 4.395 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.941 ; 3.941 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.820 ; 3.820 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.888 ; 3.888 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.984 ; 3.984 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.779 ; 3.779 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.003 ; 4.003 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.709 ; 3.709 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.988 ; 3.988 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.037 ; 4.037 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.199 ; 4.199 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.089 ; 4.089 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.450 ; 4.450 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.603 ; 4.603 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.988 ; 3.988 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.166 ; 3.166 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.338 ; 3.338 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.166 ; 3.166 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.452 ; 4.452 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.953 ; 3.953 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.744 ; 3.744 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.801 ; 3.801 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.079 ; 4.079 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.945 ; 3.945 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.078 ; 4.078 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.016 ; 4.016 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.123 ; 4.123 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.820 ; 3.820 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.793 ; 3.793 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.386 ; 4.386 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.283 ; 4.283 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.452 ; 4.452 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.089 ; 4.089 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.825 ; 3.825 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.716 ; 3.716 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.320 ; 4.320 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.449 ; 4.449 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.245 ; 4.245 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.135 ; 4.135 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.775 ; 3.775 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.142 ; 4.142 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.201 ; 4.201 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.947 ; 3.947 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.750 ; 3.750 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.084 ; 4.084 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.059 ; 4.059 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.947 ; 3.947 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.081 ; 4.081 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.338 ; 3.338 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; M00_AXI_arvalid     ; ACLK                                                                                                                                          ; 4.657 ; 4.657 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_rready      ; ACLK                                                                                                                                          ; 4.434 ; 4.434 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_arvalid     ; ACLK                                                                                                                                          ; 4.813 ; 4.813 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_rready      ; ACLK                                                                                                                                          ; 4.402 ; 4.402 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.709 ; 3.709 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.967 ; 3.967 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.175 ; 4.175 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.355 ; 4.355 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.911 ; 3.911 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.948 ; 3.948 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.092 ; 4.092 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.253 ; 4.253 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.167 ; 4.167 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.472 ; 4.472 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.298 ; 4.298 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.735 ; 3.735 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.380 ; 4.380 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.785 ; 3.785 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.855 ; 3.855 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.395 ; 4.395 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.941 ; 3.941 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.820 ; 3.820 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.888 ; 3.888 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.984 ; 3.984 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.779 ; 3.779 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.003 ; 4.003 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.709 ; 3.709 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.988 ; 3.988 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.037 ; 4.037 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.199 ; 4.199 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.089 ; 4.089 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.450 ; 4.450 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.603 ; 4.603 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.988 ; 3.988 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.794 ; 2.794 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.954 ; 2.954 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.794 ; 2.794 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.716 ; 3.716 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.953 ; 3.953 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.744 ; 3.744 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.801 ; 3.801 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.079 ; 4.079 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.945 ; 3.945 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.078 ; 4.078 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.016 ; 4.016 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.123 ; 4.123 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.820 ; 3.820 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.793 ; 3.793 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.386 ; 4.386 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.283 ; 4.283 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.452 ; 4.452 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.089 ; 4.089 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.825 ; 3.825 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.716 ; 3.716 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.320 ; 4.320 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.449 ; 4.449 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.245 ; 4.245 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.135 ; 4.135 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.775 ; 3.775 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.142 ; 4.142 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.201 ; 4.201 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.947 ; 3.947 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.750 ; 3.750 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.084 ; 4.084 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.059 ; 4.059 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.947 ; 3.947 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.081 ; 4.081 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.954 ; 2.954 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                                                                          ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                               ; -6.751    ; -2.526   ; N/A      ; N/A     ; -1.627              ;
;  ACLK                                                                                                                                          ; -6.751    ; -2.526   ; N/A      ; N/A     ; -1.627              ;
;  AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -1.447    ; -2.040   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                                                ; -1608.728 ; -116.998 ; 0.0      ; 0.0     ; -502.73             ;
;  ACLK                                                                                                                                          ; -1555.998 ; -24.803  ; N/A      ; N/A     ; -502.730            ;
;  AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; -52.730   ; -92.195  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ARESETN            ; ACLK       ; 4.851 ; 4.851 ; Rise       ; ACLK            ;
; M00_AXI_arready    ; ACLK       ; 5.453 ; 5.453 ; Rise       ; ACLK            ;
; M00_AXI_rdata[*]   ; ACLK       ; 4.761 ; 4.761 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[0]  ; ACLK       ; 3.801 ; 3.801 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[1]  ; ACLK       ; 4.000 ; 4.000 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[2]  ; ACLK       ; 4.361 ; 4.361 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[3]  ; ACLK       ; 4.065 ; 4.065 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[4]  ; ACLK       ; 4.761 ; 4.761 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[5]  ; ACLK       ; 4.083 ; 4.083 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[6]  ; ACLK       ; 4.434 ; 4.434 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[7]  ; ACLK       ; 4.184 ; 4.184 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[8]  ; ACLK       ; 3.962 ; 3.962 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[9]  ; ACLK       ; 4.141 ; 4.141 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[10] ; ACLK       ; 3.979 ; 3.979 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[11] ; ACLK       ; 4.147 ; 4.147 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[12] ; ACLK       ; 4.643 ; 4.643 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[13] ; ACLK       ; 4.340 ; 4.340 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[14] ; ACLK       ; 4.744 ; 4.744 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[15] ; ACLK       ; 4.058 ; 4.058 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[16] ; ACLK       ; 4.328 ; 4.328 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[17] ; ACLK       ; 4.345 ; 4.345 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[18] ; ACLK       ; 4.349 ; 4.349 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[19] ; ACLK       ; 4.069 ; 4.069 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[20] ; ACLK       ; 4.180 ; 4.180 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[21] ; ACLK       ; 3.960 ; 3.960 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[22] ; ACLK       ; 4.054 ; 4.054 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[23] ; ACLK       ; 4.324 ; 4.324 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[24] ; ACLK       ; 4.014 ; 4.014 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[25] ; ACLK       ; 3.970 ; 3.970 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[26] ; ACLK       ; 4.303 ; 4.303 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[27] ; ACLK       ; 4.248 ; 4.248 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[28] ; ACLK       ; 3.908 ; 3.908 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[29] ; ACLK       ; 0.680 ; 0.680 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[30] ; ACLK       ; 4.342 ; 4.342 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[31] ; ACLK       ; 3.812 ; 3.812 ; Rise       ; ACLK            ;
; M00_AXI_rlast      ; ACLK       ; 5.911 ; 5.911 ; Rise       ; ACLK            ;
; M00_AXI_rvalid     ; ACLK       ; 6.620 ; 6.620 ; Rise       ; ACLK            ;
; M01_AXI_arready    ; ACLK       ; 5.908 ; 5.908 ; Rise       ; ACLK            ;
; M01_AXI_rdata[*]   ; ACLK       ; 4.707 ; 4.707 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[0]  ; ACLK       ; 4.261 ; 4.261 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[1]  ; ACLK       ; 4.277 ; 4.277 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[2]  ; ACLK       ; 4.301 ; 4.301 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[3]  ; ACLK       ; 4.350 ; 4.350 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[4]  ; ACLK       ; 4.366 ; 4.366 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[5]  ; ACLK       ; 4.321 ; 4.321 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[6]  ; ACLK       ; 4.247 ; 4.247 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[7]  ; ACLK       ; 4.041 ; 4.041 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[8]  ; ACLK       ; 4.707 ; 4.707 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[9]  ; ACLK       ; 4.004 ; 4.004 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[10] ; ACLK       ; 4.121 ; 4.121 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[11] ; ACLK       ; 3.816 ; 3.816 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[12] ; ACLK       ; 4.706 ; 4.706 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[13] ; ACLK       ; 4.456 ; 4.456 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[14] ; ACLK       ; 4.530 ; 4.530 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[15] ; ACLK       ; 4.288 ; 4.288 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[16] ; ACLK       ; 4.358 ; 4.358 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[17] ; ACLK       ; 4.081 ; 4.081 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[18] ; ACLK       ; 4.584 ; 4.584 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[19] ; ACLK       ; 4.387 ; 4.387 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[20] ; ACLK       ; 4.045 ; 4.045 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[21] ; ACLK       ; 4.384 ; 4.384 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[22] ; ACLK       ; 4.333 ; 4.333 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[23] ; ACLK       ; 4.251 ; 4.251 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[24] ; ACLK       ; 4.147 ; 4.147 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[25] ; ACLK       ; 4.137 ; 4.137 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[26] ; ACLK       ; 3.980 ; 3.980 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[27] ; ACLK       ; 4.051 ; 4.051 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[28] ; ACLK       ; 4.015 ; 4.015 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[29] ; ACLK       ; 0.486 ; 0.486 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[30] ; ACLK       ; 3.944 ; 3.944 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[31] ; ACLK       ; 4.295 ; 4.295 ; Rise       ; ACLK            ;
; M01_AXI_rlast      ; ACLK       ; 5.911 ; 5.911 ; Rise       ; ACLK            ;
; M01_AXI_rvalid     ; ACLK       ; 6.777 ; 6.777 ; Rise       ; ACLK            ;
; i_timer_irq        ; ACLK       ; 4.939 ; 4.939 ; Rise       ; ACLK            ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ARESETN            ; ACLK       ; 0.033  ; 0.033  ; Rise       ; ACLK            ;
; M00_AXI_arready    ; ACLK       ; -2.289 ; -2.289 ; Rise       ; ACLK            ;
; M00_AXI_rdata[*]   ; ACLK       ; 0.168  ; 0.168  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[0]  ; ACLK       ; -1.933 ; -1.933 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[1]  ; ACLK       ; -2.032 ; -2.032 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[2]  ; ACLK       ; -2.157 ; -2.157 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[3]  ; ACLK       ; -1.919 ; -1.919 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[4]  ; ACLK       ; -2.274 ; -2.274 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[5]  ; ACLK       ; -2.079 ; -2.079 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[6]  ; ACLK       ; -2.243 ; -2.243 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[7]  ; ACLK       ; -1.964 ; -1.964 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[8]  ; ACLK       ; -2.039 ; -2.039 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[9]  ; ACLK       ; -1.983 ; -1.983 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[10] ; ACLK       ; -2.048 ; -2.048 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[11] ; ACLK       ; -2.126 ; -2.126 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[12] ; ACLK       ; -2.215 ; -2.215 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[13] ; ACLK       ; -2.123 ; -2.123 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[14] ; ACLK       ; -2.195 ; -2.195 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[15] ; ACLK       ; -2.120 ; -2.120 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[16] ; ACLK       ; -2.206 ; -2.206 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[17] ; ACLK       ; -2.214 ; -2.214 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[18] ; ACLK       ; -2.192 ; -2.192 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[19] ; ACLK       ; -2.085 ; -2.085 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[20] ; ACLK       ; -2.093 ; -2.093 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[21] ; ACLK       ; -2.028 ; -2.028 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[22] ; ACLK       ; -2.107 ; -2.107 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[23] ; ACLK       ; -2.193 ; -2.193 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[24] ; ACLK       ; -2.090 ; -2.090 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[25] ; ACLK       ; -2.021 ; -2.021 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[26] ; ACLK       ; -2.201 ; -2.201 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[27] ; ACLK       ; -2.176 ; -2.176 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[28] ; ACLK       ; -1.973 ; -1.973 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[29] ; ACLK       ; 0.168  ; 0.168  ; Rise       ; ACLK            ;
;  M00_AXI_rdata[30] ; ACLK       ; -2.193 ; -2.193 ; Rise       ; ACLK            ;
;  M00_AXI_rdata[31] ; ACLK       ; -1.971 ; -1.971 ; Rise       ; ACLK            ;
; M00_AXI_rlast      ; ACLK       ; -2.377 ; -2.377 ; Rise       ; ACLK            ;
; M00_AXI_rvalid     ; ACLK       ; -2.312 ; -2.312 ; Rise       ; ACLK            ;
; M01_AXI_arready    ; ACLK       ; -2.484 ; -2.484 ; Rise       ; ACLK            ;
; M01_AXI_rdata[*]   ; ACLK       ; 0.313  ; 0.313  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[0]  ; ACLK       ; -2.116 ; -2.116 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[1]  ; ACLK       ; -2.132 ; -2.132 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[2]  ; ACLK       ; -2.056 ; -2.056 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[3]  ; ACLK       ; -2.140 ; -2.140 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[4]  ; ACLK       ; -2.173 ; -2.173 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[5]  ; ACLK       ; -2.028 ; -2.028 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[6]  ; ACLK       ; -2.119 ; -2.119 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[7]  ; ACLK       ; -2.020 ; -2.020 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[8]  ; ACLK       ; -2.291 ; -2.291 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[9]  ; ACLK       ; -2.070 ; -2.070 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[10] ; ACLK       ; -2.094 ; -2.094 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[11] ; ACLK       ; -1.928 ; -1.928 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[12] ; ACLK       ; -2.122 ; -2.122 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[13] ; ACLK       ; -2.192 ; -2.192 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[14] ; ACLK       ; -2.305 ; -2.305 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[15] ; ACLK       ; -2.118 ; -2.118 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[16] ; ACLK       ; -2.209 ; -2.209 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[17] ; ACLK       ; -2.115 ; -2.115 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[18] ; ACLK       ; -2.106 ; -2.106 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[19] ; ACLK       ; -2.148 ; -2.148 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[20] ; ACLK       ; -2.089 ; -2.089 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[21] ; ACLK       ; -1.966 ; -1.966 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[22] ; ACLK       ; -2.237 ; -2.237 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[23] ; ACLK       ; -2.004 ; -2.004 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[24] ; ACLK       ; -2.124 ; -2.124 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[25] ; ACLK       ; -2.093 ; -2.093 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[26] ; ACLK       ; -2.005 ; -2.005 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[27] ; ACLK       ; -2.074 ; -2.074 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[28] ; ACLK       ; -2.085 ; -2.085 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[29] ; ACLK       ; 0.313  ; 0.313  ; Rise       ; ACLK            ;
;  M01_AXI_rdata[30] ; ACLK       ; -2.030 ; -2.030 ; Rise       ; ACLK            ;
;  M01_AXI_rdata[31] ; ACLK       ; -2.193 ; -2.193 ; Rise       ; ACLK            ;
; M01_AXI_rlast      ; ACLK       ; -2.452 ; -2.452 ; Rise       ; ACLK            ;
; M01_AXI_rvalid     ; ACLK       ; -2.386 ; -2.386 ; Rise       ; ACLK            ;
; i_timer_irq        ; ACLK       ; -2.054 ; -2.054 ; Rise       ; ACLK            ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                              ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; M00_AXI_arvalid     ; ACLK                                                                                                                                          ; 10.594 ; 10.594 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_rready      ; ACLK                                                                                                                                          ; 8.590  ; 8.590  ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_arvalid     ; ACLK                                                                                                                                          ; 11.107 ; 11.107 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_rready      ; ACLK                                                                                                                                          ; 8.617  ; 8.617  ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.660  ; 8.660  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.504  ; 7.504  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.153  ; 8.153  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.288  ; 8.288  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.468  ; 7.468  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.527  ; 7.527  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.699  ; 7.699  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.152  ; 8.152  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.122  ; 8.122  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.612  ; 8.612  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.138  ; 8.138  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.009  ; 7.009  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.426  ; 8.426  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.138  ; 7.138  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.255  ; 7.255  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.260  ; 8.260  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.471  ; 7.471  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.189  ; 7.189  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.282  ; 7.282  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.463  ; 7.463  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.144  ; 7.144  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.623  ; 7.623  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.948  ; 6.948  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.570  ; 7.570  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.681  ; 7.681  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.990  ; 7.990  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.756  ; 7.756  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.443  ; 8.443  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.660  ; 8.660  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.570  ; 7.570  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.355  ; 6.355  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.868  ; 6.868  ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.355  ; 6.355  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.604  ; 8.604  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.484  ; 7.484  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.010  ; 7.010  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.159  ; 7.159  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.739  ; 7.739  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.466  ; 7.466  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.915  ; 7.915  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.653  ; 7.653  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.892  ; 7.892  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.142  ; 7.142  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.135  ; 7.135  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.558  ; 8.558  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.196  ; 8.196  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.604  ; 8.604  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.693  ; 7.693  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.234  ; 7.234  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.960  ; 6.960  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.430  ; 8.430  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.496  ; 8.496  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 8.118  ; 8.118  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.775  ; 7.775  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.135  ; 7.135  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.891  ; 7.891  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.994  ; 7.994  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.480  ; 7.480  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.027  ; 7.027  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.740  ; 7.740  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.700  ; 7.700  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.523  ; 7.523  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 7.727  ; 7.727  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 6.868  ; 6.868  ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                                               ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; M00_AXI_arvalid     ; ACLK                                                                                                                                          ; 4.657 ; 4.657 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_rready      ; ACLK                                                                                                                                          ; 4.434 ; 4.434 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_arvalid     ; ACLK                                                                                                                                          ; 4.813 ; 4.813 ; Rise       ; ACLK                                                                                                                                          ;
; M01_AXI_rready      ; ACLK                                                                                                                                          ; 4.402 ; 4.402 ; Rise       ; ACLK                                                                                                                                          ;
; M00_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.709 ; 3.709 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.967 ; 3.967 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.175 ; 4.175 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.355 ; 4.355 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.911 ; 3.911 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.948 ; 3.948 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.092 ; 4.092 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.253 ; 4.253 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.167 ; 4.167 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.472 ; 4.472 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.298 ; 4.298 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.735 ; 3.735 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.380 ; 4.380 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.785 ; 3.785 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.855 ; 3.855 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.395 ; 4.395 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.941 ; 3.941 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.820 ; 3.820 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.888 ; 3.888 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.984 ; 3.984 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.779 ; 3.779 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.003 ; 4.003 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.709 ; 3.709 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.988 ; 3.988 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.037 ; 4.037 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.199 ; 4.199 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.089 ; 4.089 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.450 ; 4.450 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.603 ; 4.603 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M00_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.988 ; 3.988 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.794 ; 2.794 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.954 ; 2.954 ; Rise       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M00_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.794 ; 2.794 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_araddr[*]   ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.716 ; 3.716 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[2]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.953 ; 3.953 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[3]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.744 ; 3.744 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[4]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.801 ; 3.801 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[5]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.079 ; 4.079 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[6]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.945 ; 3.945 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[7]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.078 ; 4.078 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[8]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.016 ; 4.016 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[9]  ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.123 ; 4.123 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[10] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.820 ; 3.820 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[11] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.793 ; 3.793 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[12] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.386 ; 4.386 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[13] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.283 ; 4.283 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[14] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.452 ; 4.452 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[15] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.089 ; 4.089 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[16] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.825 ; 3.825 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[17] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.716 ; 3.716 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[18] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.320 ; 4.320 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[19] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.449 ; 4.449 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[20] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.245 ; 4.245 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[21] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.135 ; 4.135 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[22] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.775 ; 3.775 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[23] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.142 ; 4.142 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[24] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.201 ; 4.201 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[25] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.947 ; 3.947 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[26] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.750 ; 3.750 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[27] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.084 ; 4.084 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[28] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.059 ; 4.059 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[29] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 3.947 ; 3.947 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
;  M01_AXI_araddr[30] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 4.081 ; 4.081 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
; M01_AXI_arvalid     ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 2.954 ; 2.954 ; Fall       ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                    ; To Clock                                                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                                                                                          ; ACLK                                                                                                                                          ; 16141    ; 0        ; 0        ; 0        ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK                                                                                                                                          ; 42       ; 42       ; 0        ; 0        ;
; ACLK                                                                                                                                          ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 58       ; 0        ; 58       ; 0        ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 29       ; 29       ; 29       ; 29       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                    ; To Clock                                                                                                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ACLK                                                                                                                                          ; ACLK                                                                                                                                          ; 16141    ; 0        ; 0        ; 0        ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; ACLK                                                                                                                                          ; 42       ; 42       ; 0        ; 0        ;
; ACLK                                                                                                                                          ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 58       ; 0        ; 58       ; 0        ;
; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] ; 29       ; 29       ; 29       ; 29       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 72    ; 72   ;
; Unconstrained Input Port Paths  ; 608   ; 608  ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 76    ; 76   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 11 11:31:41 2025
Info: Command: quartus_sta AXI_PROJECT -c AXI_PROJECT
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AXI_PROJECT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ACLK ACLK
    Info (332105): create_clock -period 1.000 -name AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_axi_interconnect|u_AR_Channel_Controller_Top|araddr_mux|out[31]~0  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.751     -1555.998 ACLK 
    Info (332119):    -1.447       -52.730 AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
Info (332146): Worst-case hold slack is -2.526
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.526       -24.803 ACLK 
    Info (332119):    -2.040       -92.195 AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -502.730 ACLK 
    Info (332119):     0.500         0.000 AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_axi_interconnect|u_AR_Channel_Controller_Top|araddr_mux|out[31]~0  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.006      -503.586 ACLK 
    Info (332119):    -0.508       -11.077 AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
Info (332146): Worst-case hold slack is -1.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.568       -19.085 ACLK 
    Info (332119):    -1.207       -57.741 AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -502.730 ACLK 
    Info (332119):     0.500         0.000 AXI_Interconnect_Full:u_axi_interconnect|AR_Channel_Controller_Top:u_AR_Channel_Controller_Top|Read_Arbiter:u_Read_Arbiter|Selected_Master[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Tue Nov 11 11:31:42 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


