--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0LTX_N     |   -4.403(F)|      FAST  |    6.419(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(F)|      FAST  |    6.420(F)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.129(R)|      SLOW  |   -3.529(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.276(R)|      SLOW  |   -2.015(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.162(R)|      SLOW  |   -2.022(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.460(R)|      SLOW  |         2.660(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.440(F)|      SLOW  |         2.666(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.502(R)|      SLOW  |         2.676(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.482(F)|      SLOW  |         2.682(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO3                      |        17.339(R)|      SLOW  |         7.785(R)|      FAST  |CLOCK_100         |   0.000|
                           |        17.273(F)|      SLOW  |         7.996(F)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.253(R)|      SLOW  |         7.123(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.012(R)|      SLOW  |         6.969(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.554(R)|      SLOW  |         6.681(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         9.318(F)|      SLOW  |         6.121(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |         9.816(F)|      SLOW  |         6.452(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         9.382(F)|      SLOW  |         6.170(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.460(F)|      SLOW  |         7.475(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        10.956(F)|      SLOW  |         7.200(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        10.615(F)|      SLOW  |         7.015(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        10.456(F)|      SLOW  |         6.776(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        10.329(F)|      SLOW  |         6.710(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         9.310(F)|      SLOW  |         6.144(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        10.303(F)|      SLOW  |         6.681(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.039(F)|      SLOW  |         6.545(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        10.004(F)|      SLOW  |         6.487(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        10.784(F)|      SLOW  |         6.961(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         9.372(F)|      SLOW  |         6.175(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        10.005(F)|      SLOW  |         6.496(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        10.359(F)|      SLOW  |         6.768(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        11.437(F)|      SLOW  |         7.435(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        11.707(F)|      SLOW  |         7.628(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        12.264(F)|      SLOW  |         7.979(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.121(F)|      SLOW  |         7.903(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.230(F)|      SLOW  |         6.066(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         9.438(F)|      SLOW  |         6.216(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         9.517(F)|      SLOW  |         6.247(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        11.478(F)|      SLOW  |         7.554(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        10.694(F)|      SLOW  |         7.020(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.282(R)|      SLOW  |         6.115(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.356(R)|      SLOW  |         5.445(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        12.500(R)|      SLOW  |         5.769(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.610(R)|      SLOW  |         5.172(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.610(R)|      SLOW  |         5.474(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.537(R)|      SLOW  |         6.635(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.739(R)|      SLOW  |         6.576(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        12.180(R)|      SLOW  |         7.303(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        12.180(R)|      SLOW  |         7.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.850(R)|      SLOW  |         6.518(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.566(R)|      SLOW  |         6.853(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.471(R)|      SLOW  |         6.589(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.825(R)|      SLOW  |         5.620(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        10.277(R)|      SLOW  |         5.136(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        10.277(R)|      SLOW  |         5.350(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.545(R)|      SLOW  |         4.630(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         7.943(R)|      SLOW  |         4.680(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.764(R)|      SLOW  |         5.003(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         9.411(R)|      SLOW  |         4.623(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.985(R)|      SLOW  |         6.960(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.794(R)|      SLOW  |         4.222(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.794(R)|      SLOW  |         4.077(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.817(R)|      SLOW  |         4.656(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        10.532(R)|      SLOW  |         4.238(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.817(R)|      SLOW  |         5.725(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.692(R)|      SLOW  |         5.658(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.063(R)|      SLOW  |         5.487(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.986(R)|      SLOW  |         5.511(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         9.188(R)|      SLOW  |         4.616(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.556(R)|      SLOW  |         5.978(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.063(R)|      SLOW  |         4.909(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        11.556(R)|      SLOW  |         4.479(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        12.269(R)|      SLOW  |         4.698(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        12.269(R)|      SLOW  |         4.634(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.039(R)|      SLOW  |         5.866(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.851(R)|      SLOW  |         5.132(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        11.794(R)|      SLOW  |         7.520(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   10.214|   10.214|    2.399|    4.444|
RESET          |   21.883|   21.883|   21.902|   21.902|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.873|         |         |         |
GPIFII_PCLK_IN |    6.069|         |         |         |
RESET          |    5.085|    5.085|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.200|         |
RESET          |         |         |    2.231|    2.231|
---------------+---------+---------+---------+---------+


Analysis completed Fri Nov 11 17:37:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 598 MB



