INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_mod_enc_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_addRoundKey
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mod_enc_addRoundKey' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/mod_enc_addRoundKey.sv:11]
INFO: [VRFC 10-311] analyzing module tb_mod_enc_addRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adrian/Desktop/AES256-HW-Accelerator/Vivado_projects/addRoundKey/addRoundKey.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
