circuit AllToAllController :
  module AllToAllController :
    input clock : Clock
    input reset : UInt<1>
    output io : { processor : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { rd : UInt<5>, data : UInt<64>}}, busy : UInt<1>, interrupt : UInt<1>, flip exception : UInt<1>}, flip mesh : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}, busy : UInt<1>}}

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllController.scala 40:22]
    reg rd_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address) @[AllToAllController.scala 47:23]
    node _T = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 52:20]
    node stall_resp = and(_T, io.mesh.resp.valid) @[AllToAllController.scala 52:33]
    io.processor.interrupt <= UInt<1>("h0") @[AllToAllController.scala 56:26]
    io.mesh.cmd.bits.rs1 <= io.processor.cmd.bits.rs1 @[AllToAllController.scala 59:24]
    io.mesh.cmd.bits.rs2 <= io.processor.cmd.bits.rs2 @[AllToAllController.scala 60:24]
    io.processor.resp.bits.data <= io.mesh.resp.bits.data @[AllToAllController.scala 63:19]
    node _T_1 = and(io.processor.cmd.valid, io.processor.cmd.ready) @[AllToAllController.scala 71:34]
    node _T_2 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 71:74]
    node _T_3 = and(_T_1, _T_2) @[AllToAllController.scala 71:48]
    node _T_4 = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h3")) @[AllToAllController.scala 71:117]
    node action_signal = and(_T_3, _T_4) @[AllToAllController.scala 71:92]
    node done_action_signal = eq(io.mesh.busy, UInt<1>("h0")) @[AllToAllController.scala 72:28]
    node _T_5 = and(io.processor.cmd.valid, io.processor.cmd.ready) @[AllToAllController.scala 75:28]
    node _T_6 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 75:68]
    node mem_cmd = and(_T_5, _T_6) @[AllToAllController.scala 75:42]
    node load_signal = eq(io.processor.cmd.bits.inst.funct, UInt<1>("h1")) @[AllToAllController.scala 77:42]
    node store_signal = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h2")) @[AllToAllController.scala 79:43]
    io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 82:21]
    node _T_7 = and(mem_cmd, load_signal) @[AllToAllController.scala 83:36]
    io.mesh.cmd.bits.load <= _T_7 @[AllToAllController.scala 83:25]
    node _T_8 = and(mem_cmd, store_signal) @[AllToAllController.scala 84:37]
    io.mesh.cmd.bits.store <= _T_8 @[AllToAllController.scala 84:26]
    io.mesh.cmd.bits.doAllToAll <= action_signal @[AllToAllController.scala 85:31]
    node _T_9 = eq(state, UInt<3>("h0")) @[AllToAllController.scala 87:14]
    when _T_9 : @[AllToAllController.scala 87:23]
      io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 89:23]
      io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 90:16]
      io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 91:23]
      io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 92:17]
      io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 93:24]
      io.processor.resp.bits.rd <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 94:31]
      rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 95:16]
      when action_signal : @[AllToAllController.scala 97:24]
        state <= UInt<3>("h1") @[AllToAllController.scala 98:13]
      else :
        node _T_10 = and(mem_cmd, load_signal) @[AllToAllController.scala 99:24]
        when _T_10 : @[AllToAllController.scala 99:39]
          state <= UInt<3>("h4") @[AllToAllController.scala 100:13]
        else :
          node _T_11 = and(mem_cmd, store_signal) @[AllToAllController.scala 101:24]
          when _T_11 : @[AllToAllController.scala 101:40]
            state <= UInt<3>("h5") @[AllToAllController.scala 102:13]
          else :
            state <= UInt<3>("h0") @[AllToAllController.scala 104:13]
    else :
      node _T_12 = eq(state, UInt<3>("h4")) @[AllToAllController.scala 107:20]
      when _T_12 : @[AllToAllController.scala 107:35]
        io.processor.busy <= stall_resp @[AllToAllController.scala 109:23]
        node _T_13 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 110:19]
        io.processor.cmd.ready <= _T_13 @[AllToAllController.scala 110:16]
        node _T_14 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 111:26]
        node _T_15 = and(_T_14, io.processor.cmd.valid) @[AllToAllController.scala 111:38]
        io.mesh.cmd.valid <= _T_15 @[AllToAllController.scala 111:23]
        io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 112:17]
        io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 113:24]
        io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 114:31]
        node _T_16 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 116:10]
        when _T_16 : @[AllToAllController.scala 116:22]
          rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 117:18]
        node _T_17 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 120:28]
        node _T_18 = and(action_signal, _T_17) @[AllToAllController.scala 120:25]
        when _T_18 : @[AllToAllController.scala 120:40]
          state <= UInt<3>("h1") @[AllToAllController.scala 121:13]
        else :
          node _T_19 = and(mem_cmd, load_signal) @[AllToAllController.scala 122:24]
          node _T_20 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 122:42]
          node _T_21 = and(_T_19, _T_20) @[AllToAllController.scala 122:39]
          when _T_21 : @[AllToAllController.scala 122:54]
            state <= UInt<3>("h4") @[AllToAllController.scala 123:13]
          else :
            node _T_22 = and(mem_cmd, store_signal) @[AllToAllController.scala 124:24]
            node _T_23 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 124:43]
            node _T_24 = and(_T_22, _T_23) @[AllToAllController.scala 124:40]
            when _T_24 : @[AllToAllController.scala 124:55]
              state <= UInt<3>("h5") @[AllToAllController.scala 125:13]
            else :
              when stall_resp : @[AllToAllController.scala 126:27]
                state <= UInt<3>("h7") @[AllToAllController.scala 127:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 129:13]
      else :
        node _T_25 = eq(state, UInt<3>("h5")) @[AllToAllController.scala 132:20]
        when _T_25 : @[AllToAllController.scala 132:36]
          io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 134:23]
          io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 135:16]
          io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 136:23]
          io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 137:17]
          io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 138:24]
          io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 139:31]
          state <= UInt<3>("h6") @[AllToAllController.scala 141:11]
        else :
          node _T_26 = eq(state, UInt<3>("h6")) @[AllToAllController.scala 143:20]
          when _T_26 : @[AllToAllController.scala 143:35]
            io.processor.busy <= stall_resp @[AllToAllController.scala 145:23]
            node _T_27 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 146:19]
            io.processor.cmd.ready <= _T_27 @[AllToAllController.scala 146:16]
            node _T_28 = and(io.processor.cmd.valid, io.processor.cmd.valid) @[AllToAllController.scala 147:37]
            io.mesh.cmd.valid <= _T_28 @[AllToAllController.scala 147:23]
            io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 148:17]
            io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 149:24]
            io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 150:31]
            node _T_29 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 152:10]
            when _T_29 : @[AllToAllController.scala 152:22]
              rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 153:18]
            node _T_30 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 156:28]
            node _T_31 = and(action_signal, _T_30) @[AllToAllController.scala 156:25]
            when _T_31 : @[AllToAllController.scala 156:40]
              state <= UInt<3>("h1") @[AllToAllController.scala 157:13]
            else :
              node _T_32 = and(mem_cmd, load_signal) @[AllToAllController.scala 158:24]
              node _T_33 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 158:42]
              node _T_34 = and(_T_32, _T_33) @[AllToAllController.scala 158:39]
              when _T_34 : @[AllToAllController.scala 158:54]
                state <= UInt<3>("h4") @[AllToAllController.scala 159:13]
              else :
                node _T_35 = and(mem_cmd, store_signal) @[AllToAllController.scala 160:24]
                node _T_36 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 160:43]
                node _T_37 = and(_T_35, _T_36) @[AllToAllController.scala 160:40]
                when _T_37 : @[AllToAllController.scala 160:55]
                  state <= UInt<3>("h5") @[AllToAllController.scala 161:13]
                else :
                  when stall_resp : @[AllToAllController.scala 162:27]
                    state <= UInt<3>("h7") @[AllToAllController.scala 163:13]
                  else :
                    state <= UInt<3>("h0") @[AllToAllController.scala 165:13]
          else :
            node _T_38 = eq(state, UInt<3>("h7")) @[AllToAllController.scala 168:20]
            when _T_38 : @[AllToAllController.scala 168:41]
              io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 170:23]
              io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 171:16]
              io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 172:23]
              io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 173:17]
              io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 174:24]
              io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 175:31]
              when stall_resp : @[AllToAllController.scala 177:21]
                state <= UInt<3>("h7") @[AllToAllController.scala 178:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 180:13]
            else :
              node _T_39 = eq(state, UInt<3>("h1")) @[AllToAllController.scala 183:20]
              when _T_39 : @[AllToAllController.scala 183:31]
                io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 185:23]
                io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 186:16]
                io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 187:24]
                io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 188:19]
                io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 189:17]
                state <= UInt<3>("h2") @[AllToAllController.scala 191:11]
              else :
                node _T_40 = eq(state, UInt<3>("h2")) @[AllToAllController.scala 193:20]
                when _T_40 : @[AllToAllController.scala 193:41]
                  io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 195:23]
                  io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 196:16]
                  io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 197:24]
                  io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 198:31]
                  io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 199:17]
                  when done_action_signal : @[AllToAllController.scala 201:30]
                    state <= UInt<3>("h3") @[AllToAllController.scala 202:13]
                  else :
                    state <= UInt<3>("h2") @[AllToAllController.scala 204:13]
                else :
                  node _T_41 = eq(state, UInt<3>("h3")) @[AllToAllController.scala 207:20]
                  when _T_41 : @[AllToAllController.scala 207:36]
                    io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 209:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 210:16]
                    io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 211:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 212:31]
                    io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 213:17]
                    node _T_42 = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 215:10]
                    when _T_42 : @[AllToAllController.scala 215:23]
                      state <= UInt<3>("h3") @[AllToAllController.scala 216:13]
                    else :
                      state <= UInt<3>("h0") @[AllToAllController.scala 218:12]
                  else :
                    io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 223:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 224:16]
                    io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 225:17]
                    io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 226:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 227:31]
                    state <= UInt<3>("h0") @[AllToAllController.scala 229:11]

