DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "U_0"
duLibraryName "gates"
duName "and3"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 157,0
)
(Instance
name "U_1"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 200,0
)
(Instance
name "U_2"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 236,0
)
(Instance
name "U_3"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 257,0
)
(Instance
name "U_4"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 278,0
)
(Instance
name "U_5"
duLibraryName "gates"
duName "and3"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 299,0
)
(Instance
name "U_6"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 373,0
)
(Instance
name "U_7"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 394,0
)
(Instance
name "U_8"
duLibraryName "gates"
duName "and3"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 415,0
)
(Instance
name "U_9"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 483,0
)
(Instance
name "U_10"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 504,0
)
(Instance
name "U_11"
duLibraryName "gates"
duName "and3"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 525,0
)
(Instance
name "U_12"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 593,0
)
(Instance
name "U_13"
duLibraryName "gates"
duName "inverter"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 614,0
)
(Instance
name "U_14"
duLibraryName "gates"
duName "and3"
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
mwi 0
uid 635,0
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds\\@gestion@leds\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds\\@gestion@leds\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds\\@gestion@leds"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds\\GestionLeds"
)
(vvPair
variable "date"
value "14.12.2021"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "GestionLeds"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Arnaud"
)
(vvPair
variable "graphical_source_date"
value "14.12.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-4F3HILT"
)
(vvPair
variable "graphical_source_time"
value "09:49:17"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-4F3HILT"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Cursor"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Cursor/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "GestionLeds"
)
(vvPair
variable "month"
value "déc."
)
(vvPair
variable "month_long"
value "décembre"
)
(vvPair
variable "p"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds\\@gestion@leds\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Arnaud\\Desktop\\Cursor_Eln-1\\Prefs\\..\\Cursor\\hds\\GestionLeds\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:49:17"
)
(vvPair
variable "unit"
value "GestionLeds"
)
(vvPair
variable "user"
value "Arnaud"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 84,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "60500,7625,62000,8375"
)
(Line
uid 12,0
sl 0
ro 270
xt "60000,8000,60500,8000"
pts [
"60000,8000"
"60500,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "63000,7400,68000,8600"
st "BusLeds"
blo "63000,8400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "BusLeds"
t "unsigned"
b "(8 DOWNTO 1)"
o 2
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,39000,4000"
st "BusLeds  : unsigned(8 DOWNTO 1)
"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-2000,12625,-500,13375"
)
(Line
uid 26,0
sl 0
ro 270
xt "-500,13000,0,13000"
pts [
"-500,13000"
"0,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "-8300,12400,-3000,13600"
st "mode_fct"
ju 2
blo "-3000,13400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 11
decl (Decl
n "mode_fct"
t "unsigned"
b "(3 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,39000,3200"
st "mode_fct : unsigned(3 DOWNTO 0)
"
)
)
*5 (Grouping
uid 41,0
optionalChildren [
*6 (CommentText
uid 43,0
shape (Rectangle
uid 44,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,45000,80000,46000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 45,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "63200,45000,73200,46000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 46,0
shape (Rectangle
uid 47,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,41000,84000,42000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 48,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,41000,83200,42000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 49,0
shape (Rectangle
uid 50,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,43000,80000,44000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 51,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "63200,43000,73200,44000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 52,0
shape (Rectangle
uid 53,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,43000,63000,44000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 54,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "59200,43000,61300,44000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 55,0
shape (Rectangle
uid 56,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,42000,100000,46000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 57,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "80200,42200,89600,43200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 58,0
shape (Rectangle
uid 59,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "84000,41000,100000,42000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 60,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "84200,41000,85800,42000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 61,0
shape (Rectangle
uid 62,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,41000,80000,43000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 63,0
va (VaSet
fg "32768,0,0"
)
xt "64350,41400,74650,42600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 64,0
shape (Rectangle
uid 65,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,44000,63000,45000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 66,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "59200,44000,61300,45000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 67,0
shape (Rectangle
uid 68,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,45000,63000,46000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 69,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "59200,45000,61900,46000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 70,0
shape (Rectangle
uid 71,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "63000,44000,80000,45000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 72,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "63200,44000,73300,45000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 42,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "59000,41000,100000,46000"
)
oxt "14000,66000,55000,71000"
)
*16 (SaComponent
uid 157,0
optionalChildren [
*17 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,14625,18000,15375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
isHidden 1
)
xt "18000,14500,27500,15700"
st "in1 : std_uLogic"
blo "18000,15500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*18 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,18625,18000,19375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
isHidden 1
)
xt "18000,18500,27500,19700"
st "in3 : std_uLogic"
blo "18000,19500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
suid 2,0
)
)
)
*19 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,16625,18000,17375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
isHidden 1
)
xt "18000,16500,27500,17700"
st "in2 : std_uLogic"
blo "18000,17500"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
suid 3,0
)
)
)
*20 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24950,16625,25700,17375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
isHidden 1
)
xt "14800,16500,25000,17700"
st "out1 : std_uLogic"
ju 2
blo "25000,17500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
suid 4,0
)
)
)
]
shape (And
uid 158,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,14000,25000,20000"
)
showPorts 0
oxt "34000,14000,41000,20000"
ttg (MlTextGroup
uid 159,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 160,0
va (VaSet
font "Verdana,8,1"
)
xt "18600,19700,21700,20700"
st "gates"
blo "18600,20500"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 161,0
va (VaSet
font "Verdana,8,1"
)
xt "18600,20700,21500,21700"
st "and3"
blo "18600,21500"
tm "CptNameMgr"
)
*23 (Text
uid 162,0
va (VaSet
font "Verdana,8,1"
)
xt "18600,21700,21100,22700"
st "U_0"
blo "18600,22500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 163,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 164,0
text (MLText
uid 165,0
va (VaSet
font "Verdana,8,0"
)
xt "18000,23600,32100,24600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 166,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,18250,19750,19750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*24 (SaComponent
uid 200,0
optionalChildren [
*25 (CptPort
uid 191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 192,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,16625,30000,17375"
)
tg (CPTG
uid 193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 194,0
va (VaSet
isHidden 1
)
xt "30000,16700,32300,17900"
st "in1"
blo "30000,17700"
)
s (Text
uid 210,0
va (VaSet
)
xt "30000,17900,30000,17900"
blo "30000,17900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*26 (CptPort
uid 195,0
optionalChildren [
*27 (Circle
uid 199,0
va (VaSet
fg "0,65535,0"
)
xt "35000,16625,35750,17375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 196,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "35750,16625,36500,17375"
)
tg (CPTG
uid 197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 198,0
va (VaSet
isHidden 1
)
xt "31750,16700,34750,17900"
st "out1"
ju 2
blo "34750,17700"
)
s (Text
uid 211,0
va (VaSet
)
xt "34750,17900,34750,17900"
ju 2
blo "34750,17900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,14000,35000,20000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 202,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 203,0
va (VaSet
font "Verdana,8,1"
)
xt "29910,19700,33010,20700"
st "gates"
blo "29910,20500"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 204,0
va (VaSet
font "Verdana,8,1"
)
xt "29910,20700,34110,21700"
st "inverter"
blo "29910,21500"
tm "CptNameMgr"
)
*30 (Text
uid 205,0
va (VaSet
font "Verdana,8,1"
)
xt "29910,21700,32410,22700"
st "U_1"
blo "29910,22500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 206,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 207,0
text (MLText
uid 208,0
va (VaSet
font "Verdana,8,0"
)
xt "30000,22600,44100,23600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 209,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,18250,31750,19750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*31 (Net
uid 212,0
decl (Decl
n "out1"
t "std_uLogic"
o 6
suid 6,0
)
declText (MLText
uid 213,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,37500,6000"
st "SIGNAL out1     : std_uLogic
"
)
)
*32 (SaComponent
uid 236,0
optionalChildren [
*33 (CptPort
uid 246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 247,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,30625,18000,31375"
)
tg (CPTG
uid 248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 249,0
va (VaSet
isHidden 1
)
xt "18000,30700,20300,31900"
st "in1"
blo "18000,31700"
)
s (Text
uid 250,0
va (VaSet
)
xt "18000,31900,18000,31900"
blo "18000,31900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*34 (CptPort
uid 251,0
optionalChildren [
*35 (Circle
uid 256,0
va (VaSet
fg "0,65535,0"
)
xt "23000,30625,23750,31375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,30625,24500,31375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
isHidden 1
)
xt "19750,30700,22750,31900"
st "out1"
ju 2
blo "22750,31700"
)
s (Text
uid 255,0
va (VaSet
)
xt "22750,31900,22750,31900"
ju 2
blo "22750,31900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,28000,23000,34000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 239,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,33700,21010,34700"
st "gates"
blo "17910,34500"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 240,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,34700,22110,35700"
st "inverter"
blo "17910,35500"
tm "CptNameMgr"
)
*38 (Text
uid 241,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,35700,20410,36700"
st "U_2"
blo "17910,36500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 242,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 243,0
text (MLText
uid 244,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,36600,32100,37600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 245,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,32250,19750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*39 (SaComponent
uid 257,0
optionalChildren [
*40 (CptPort
uid 267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 268,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,37625,18000,38375"
)
tg (CPTG
uid 269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 270,0
va (VaSet
isHidden 1
)
xt "18000,37700,20300,38900"
st "in1"
blo "18000,38700"
)
s (Text
uid 271,0
va (VaSet
)
xt "18000,38900,18000,38900"
blo "18000,38900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*41 (CptPort
uid 272,0
optionalChildren [
*42 (Circle
uid 277,0
va (VaSet
fg "0,65535,0"
)
xt "23000,37625,23750,38375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 273,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,37625,24500,38375"
)
tg (CPTG
uid 274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 275,0
va (VaSet
isHidden 1
)
xt "19750,37700,22750,38900"
st "out1"
ju 2
blo "22750,38700"
)
s (Text
uid 276,0
va (VaSet
)
xt "22750,38900,22750,38900"
ju 2
blo "22750,38900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,35000,23000,41000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 259,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 260,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,40700,21010,41700"
st "gates"
blo "17910,41500"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 261,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,41700,22110,42700"
st "inverter"
blo "17910,42500"
tm "CptNameMgr"
)
*45 (Text
uid 262,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,42700,20410,43700"
st "U_3"
blo "17910,43500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 263,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 264,0
text (MLText
uid 265,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,43600,32100,44600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 266,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,39250,19750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*46 (SaComponent
uid 278,0
optionalChildren [
*47 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,44625,18000,45375"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 291,0
va (VaSet
isHidden 1
)
xt "18000,44700,20300,45900"
st "in1"
blo "18000,45700"
)
s (Text
uid 292,0
va (VaSet
)
xt "18000,45900,18000,45900"
blo "18000,45900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*48 (CptPort
uid 293,0
optionalChildren [
*49 (Circle
uid 298,0
va (VaSet
fg "0,65535,0"
)
xt "23000,44625,23750,45375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,44625,24500,45375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
isHidden 1
)
xt "19750,44700,22750,45900"
st "out1"
ju 2
blo "22750,45700"
)
s (Text
uid 297,0
va (VaSet
)
xt "22750,45900,22750,45900"
ju 2
blo "22750,45900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,42000,23000,48000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 280,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 281,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,47700,21010,48700"
st "gates"
blo "17910,48500"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 282,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,48700,22110,49700"
st "inverter"
blo "17910,49500"
tm "CptNameMgr"
)
*52 (Text
uid 283,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,49700,20410,50700"
st "U_4"
blo "17910,50500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 284,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 285,0
text (MLText
uid 286,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,50600,32100,51600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 287,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,46250,19750,47750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 299,0
optionalChildren [
*54 (CptPort
uid 309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,32625,30000,33375"
)
tg (CPTG
uid 311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 312,0
va (VaSet
isHidden 1
)
xt "30000,32500,39500,33700"
st "in1 : std_uLogic"
blo "30000,33500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*55 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,36625,30000,37375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
isHidden 1
)
xt "30000,36500,39500,37700"
st "in3 : std_uLogic"
blo "30000,37500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*56 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,34625,30000,35375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
isHidden 1
)
xt "30000,34500,39500,35700"
st "in2 : std_uLogic"
blo "30000,35500"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*57 (CptPort
uid 321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 322,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36950,34625,37700,35375"
)
tg (CPTG
uid 323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
isHidden 1
)
xt "26800,34500,37000,35700"
st "out1 : std_uLogic"
ju 2
blo "37000,35500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 300,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,32000,37000,38000"
)
showPorts 0
oxt "34000,14000,41000,20000"
ttg (MlTextGroup
uid 301,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
uid 302,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,37700,33700,38700"
st "gates"
blo "30600,38500"
tm "BdLibraryNameMgr"
)
*59 (Text
uid 303,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,38700,33500,39700"
st "and3"
blo "30600,39500"
tm "CptNameMgr"
)
*60 (Text
uid 304,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,39700,33100,40700"
st "U_5"
blo "30600,40500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 305,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 306,0
text (MLText
uid 307,0
va (VaSet
font "Verdana,8,0"
)
xt "30000,41600,44100,42600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 308,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,36250,31750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*61 (Net
uid 325,0
decl (Decl
n "out2"
t "std_uLogic"
o 4
suid 8,0
)
declText (MLText
uid 326,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,37500,7600"
st "SIGNAL out2     : std_uLogic
"
)
)
*62 (Net
uid 331,0
decl (Decl
n "out3"
t "std_uLogic"
o 5
suid 9,0
)
declText (MLText
uid 332,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,37500,8400"
st "SIGNAL out3     : std_uLogic
"
)
)
*63 (Net
uid 337,0
decl (Decl
n "out4"
t "std_uLogic"
o 6
suid 10,0
)
declText (MLText
uid 338,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,37500,9200"
st "SIGNAL out4     : std_uLogic
"
)
)
*64 (SaComponent
uid 373,0
optionalChildren [
*65 (CptPort
uid 383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 384,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,54625,18000,55375"
)
tg (CPTG
uid 385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
isHidden 1
)
xt "18000,54700,20300,55900"
st "in1"
blo "18000,55700"
)
s (Text
uid 387,0
va (VaSet
)
xt "18000,55900,18000,55900"
blo "18000,55900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*66 (CptPort
uid 388,0
optionalChildren [
*67 (Circle
uid 393,0
va (VaSet
fg "0,65535,0"
)
xt "23000,54625,23750,55375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 389,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,54625,24500,55375"
)
tg (CPTG
uid 390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
isHidden 1
)
xt "19750,54700,22750,55900"
st "out1"
ju 2
blo "22750,55700"
)
s (Text
uid 392,0
va (VaSet
)
xt "22750,55900,22750,55900"
ju 2
blo "22750,55900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,52000,23000,58000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 375,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 376,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,57700,21010,58700"
st "gates"
blo "17910,58500"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 377,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,58700,22110,59700"
st "inverter"
blo "17910,59500"
tm "CptNameMgr"
)
*70 (Text
uid 378,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,59700,20410,60700"
st "U_6"
blo "17910,60500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 379,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 380,0
text (MLText
uid 381,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,60600,32100,61600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 382,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,56250,19750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*71 (SaComponent
uid 394,0
optionalChildren [
*72 (CptPort
uid 404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 405,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,62625,18000,63375"
)
tg (CPTG
uid 406,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 407,0
va (VaSet
isHidden 1
)
xt "18000,62700,20300,63900"
st "in1"
blo "18000,63700"
)
s (Text
uid 408,0
va (VaSet
)
xt "18000,63900,18000,63900"
blo "18000,63900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*73 (CptPort
uid 409,0
optionalChildren [
*74 (Circle
uid 414,0
va (VaSet
fg "0,65535,0"
)
xt "23000,62625,23750,63375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 410,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,62625,24500,63375"
)
tg (CPTG
uid 411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 412,0
va (VaSet
isHidden 1
)
xt "19750,62700,22750,63900"
st "out1"
ju 2
blo "22750,63700"
)
s (Text
uid 413,0
va (VaSet
)
xt "22750,63900,22750,63900"
ju 2
blo "22750,63900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,60000,23000,66000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 396,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 397,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,65700,21010,66700"
st "gates"
blo "17910,66500"
tm "BdLibraryNameMgr"
)
*76 (Text
uid 398,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,66700,22110,67700"
st "inverter"
blo "17910,67500"
tm "CptNameMgr"
)
*77 (Text
uid 399,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,67700,20410,68700"
st "U_7"
blo "17910,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 400,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 401,0
text (MLText
uid 402,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,68600,32100,69600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 403,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,64250,19750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*78 (SaComponent
uid 415,0
optionalChildren [
*79 (CptPort
uid 425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 426,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,60625,30000,61375"
)
tg (CPTG
uid 427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 428,0
va (VaSet
isHidden 1
)
xt "30000,60500,39500,61700"
st "in1 : std_uLogic"
blo "30000,61500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*80 (CptPort
uid 429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 430,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,64625,30000,65375"
)
tg (CPTG
uid 431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 432,0
va (VaSet
isHidden 1
)
xt "30000,64500,39500,65700"
st "in3 : std_uLogic"
blo "30000,65500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*81 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,62625,30000,63375"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
isHidden 1
)
xt "30000,62500,39500,63700"
st "in2 : std_uLogic"
blo "30000,63500"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*82 (CptPort
uid 437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 438,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36950,62625,37700,63375"
)
tg (CPTG
uid 439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 440,0
va (VaSet
isHidden 1
)
xt "26800,62500,37000,63700"
st "out1 : std_uLogic"
ju 2
blo "37000,63500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 416,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,60000,37000,66000"
)
showPorts 0
oxt "34000,14000,41000,20000"
ttg (MlTextGroup
uid 417,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 418,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,65700,33700,66700"
st "gates"
blo "30600,66500"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 419,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,66700,33500,67700"
st "and3"
blo "30600,67500"
tm "CptNameMgr"
)
*85 (Text
uid 420,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,67700,33100,68700"
st "U_8"
blo "30600,68500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 421,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 422,0
text (MLText
uid 423,0
va (VaSet
font "Verdana,8,0"
)
xt "30000,69600,44100,70600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 424,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,64250,31750,65750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*86 (Net
uid 441,0
decl (Decl
n "out5"
t "std_uLogic"
o 7
suid 14,0
)
declText (MLText
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,37500,10000"
st "SIGNAL out5     : std_uLogic
"
)
)
*87 (Net
uid 447,0
decl (Decl
n "out6"
t "std_uLogic"
o 8
suid 15,0
)
declText (MLText
uid 448,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,37500,10800"
st "SIGNAL out6     : std_uLogic
"
)
)
*88 (SaComponent
uid 483,0
optionalChildren [
*89 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,79625,18000,80375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
isHidden 1
)
xt "18000,79700,20300,80900"
st "in1"
blo "18000,80700"
)
s (Text
uid 497,0
va (VaSet
)
xt "18000,80900,18000,80900"
blo "18000,80900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*90 (CptPort
uid 498,0
optionalChildren [
*91 (Circle
uid 503,0
va (VaSet
fg "0,65535,0"
)
xt "23000,79625,23750,80375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,79625,24500,80375"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
isHidden 1
)
xt "19750,79700,22750,80900"
st "out1"
ju 2
blo "22750,80700"
)
s (Text
uid 502,0
va (VaSet
)
xt "22750,80900,22750,80900"
ju 2
blo "22750,80900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,77000,23000,83000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 485,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 486,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,82700,21010,83700"
st "gates"
blo "17910,83500"
tm "BdLibraryNameMgr"
)
*93 (Text
uid 487,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,83700,22110,84700"
st "inverter"
blo "17910,84500"
tm "CptNameMgr"
)
*94 (Text
uid 488,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,84700,20410,85700"
st "U_9"
blo "17910,85500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 489,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 490,0
text (MLText
uid 491,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,85600,32100,86600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 492,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,81250,19750,82750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*95 (SaComponent
uid 504,0
optionalChildren [
*96 (CptPort
uid 514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 515,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,92625,18000,93375"
)
tg (CPTG
uid 516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 517,0
va (VaSet
isHidden 1
)
xt "18000,92700,20300,93900"
st "in1"
blo "18000,93700"
)
s (Text
uid 518,0
va (VaSet
)
xt "18000,93900,18000,93900"
blo "18000,93900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*97 (CptPort
uid 519,0
optionalChildren [
*98 (Circle
uid 524,0
va (VaSet
fg "0,65535,0"
)
xt "23000,92625,23750,93375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 520,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,92625,24500,93375"
)
tg (CPTG
uid 521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 522,0
va (VaSet
isHidden 1
)
xt "19750,92700,22750,93900"
st "out1"
ju 2
blo "22750,93700"
)
s (Text
uid 523,0
va (VaSet
)
xt "22750,93900,22750,93900"
ju 2
blo "22750,93900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,90000,23000,96000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 506,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 507,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,95700,21010,96700"
st "gates"
blo "17910,96500"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 508,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,96700,22110,97700"
st "inverter"
blo "17910,97500"
tm "CptNameMgr"
)
*101 (Text
uid 509,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,97700,21010,98700"
st "U_10"
blo "17910,98500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 510,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 511,0
text (MLText
uid 512,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,98600,32100,99600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 513,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,94250,19750,95750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*102 (SaComponent
uid 525,0
optionalChildren [
*103 (CptPort
uid 535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 536,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,84625,30000,85375"
)
tg (CPTG
uid 537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 538,0
va (VaSet
isHidden 1
)
xt "30000,84500,39500,85700"
st "in1 : std_uLogic"
blo "30000,85500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*104 (CptPort
uid 539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 540,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,88625,30000,89375"
)
tg (CPTG
uid 541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 542,0
va (VaSet
isHidden 1
)
xt "30000,88500,39500,89700"
st "in3 : std_uLogic"
blo "30000,89500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*105 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "29250,86625,30000,87375"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "30000,86500,39500,87700"
st "in2 : std_uLogic"
blo "30000,87500"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*106 (CptPort
uid 547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36950,86625,37700,87375"
)
tg (CPTG
uid 549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 550,0
va (VaSet
isHidden 1
)
xt "26800,86500,37000,87700"
st "out1 : std_uLogic"
ju 2
blo "37000,87500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,84000,37000,90000"
)
showPorts 0
oxt "34000,14000,41000,20000"
ttg (MlTextGroup
uid 527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
uid 528,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,89700,33700,90700"
st "gates"
blo "30600,90500"
tm "BdLibraryNameMgr"
)
*108 (Text
uid 529,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,90700,33500,91700"
st "and3"
blo "30600,91500"
tm "CptNameMgr"
)
*109 (Text
uid 530,0
va (VaSet
font "Verdana,8,1"
)
xt "30600,91700,33700,92700"
st "U_11"
blo "30600,92500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 532,0
text (MLText
uid 533,0
va (VaSet
font "Verdana,8,0"
)
xt "30000,93600,44100,94600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 534,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,88250,31750,89750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*110 (Net
uid 567,0
decl (Decl
n "out7"
t "std_uLogic"
o 11
suid 21,0
)
declText (MLText
uid 568,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,37500,11600"
st "SIGNAL out7     : std_uLogic
"
)
)
*111 (Net
uid 573,0
decl (Decl
n "out8"
t "std_uLogic"
o 12
suid 22,0
)
declText (MLText
uid 574,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,37500,12400"
st "SIGNAL out8     : std_uLogic
"
)
)
*112 (SaComponent
uid 593,0
optionalChildren [
*113 (CptPort
uid 603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 604,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,113625,18000,114375"
)
tg (CPTG
uid 605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 606,0
va (VaSet
isHidden 1
)
xt "18000,113700,20300,114900"
st "in1"
blo "18000,114700"
)
s (Text
uid 607,0
va (VaSet
)
xt "18000,114900,18000,114900"
blo "18000,114900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*114 (CptPort
uid 608,0
optionalChildren [
*115 (Circle
uid 613,0
va (VaSet
fg "0,65535,0"
)
xt "23000,113625,23750,114375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 609,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,113625,24500,114375"
)
tg (CPTG
uid 610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 611,0
va (VaSet
isHidden 1
)
xt "19750,113700,22750,114900"
st "out1"
ju 2
blo "22750,114700"
)
s (Text
uid 612,0
va (VaSet
)
xt "22750,114900,22750,114900"
ju 2
blo "22750,114900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,111000,23000,117000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 595,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 596,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,116700,21010,117700"
st "gates"
blo "17910,117500"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 597,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,117700,22110,118700"
st "inverter"
blo "17910,118500"
tm "CptNameMgr"
)
*118 (Text
uid 598,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,118700,21010,119700"
st "U_12"
blo "17910,119500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 599,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 600,0
text (MLText
uid 601,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,119600,32100,120600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 602,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,115250,19750,116750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*119 (SaComponent
uid 614,0
optionalChildren [
*120 (CptPort
uid 624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 625,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "17250,122625,18000,123375"
)
tg (CPTG
uid 626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 627,0
va (VaSet
isHidden 1
)
xt "18000,122700,20300,123900"
st "in1"
blo "18000,123700"
)
s (Text
uid 628,0
va (VaSet
)
xt "18000,123900,18000,123900"
blo "18000,123900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*121 (CptPort
uid 629,0
optionalChildren [
*122 (Circle
uid 634,0
va (VaSet
fg "0,65535,0"
)
xt "23000,122625,23750,123375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 630,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "23750,122625,24500,123375"
)
tg (CPTG
uid 631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 632,0
va (VaSet
isHidden 1
)
xt "19750,122700,22750,123900"
st "out1"
ju 2
blo "22750,123700"
)
s (Text
uid 633,0
va (VaSet
)
xt "22750,123900,22750,123900"
ju 2
blo "22750,123900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 615,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "18000,120000,23000,126000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 616,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 617,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,125700,21010,126700"
st "gates"
blo "17910,126500"
tm "BdLibraryNameMgr"
)
*124 (Text
uid 618,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,126700,22110,127700"
st "inverter"
blo "17910,127500"
tm "CptNameMgr"
)
*125 (Text
uid 619,0
va (VaSet
font "Verdana,8,1"
)
xt "17910,127700,21010,128700"
st "U_13"
blo "17910,128500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 620,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 621,0
text (MLText
uid 622,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "18000,128600,32100,129600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 623,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "18250,124250,19750,125750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*126 (SaComponent
uid 635,0
optionalChildren [
*127 (CptPort
uid 645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 646,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "31250,111625,32000,112375"
)
tg (CPTG
uid 647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 648,0
va (VaSet
isHidden 1
)
xt "32000,111500,41500,112700"
st "in1 : std_uLogic"
blo "32000,112500"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*128 (CptPort
uid 649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 650,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "31250,115625,32000,116375"
)
tg (CPTG
uid 651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 652,0
va (VaSet
isHidden 1
)
xt "32000,115500,41500,116700"
st "in3 : std_uLogic"
blo "32000,116500"
)
)
thePort (LogicalPort
decl (Decl
n "in3"
t "std_uLogic"
o 3
)
)
)
*129 (CptPort
uid 653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 654,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "31250,113625,32000,114375"
)
tg (CPTG
uid 655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 656,0
va (VaSet
isHidden 1
)
xt "32000,113500,41500,114700"
st "in2 : std_uLogic"
blo "32000,114500"
)
)
thePort (LogicalPort
decl (Decl
n "in2"
t "std_uLogic"
o 2
)
)
)
*130 (CptPort
uid 657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 658,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "38950,113625,39700,114375"
)
tg (CPTG
uid 659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 660,0
va (VaSet
isHidden 1
)
xt "28800,113500,39000,114700"
st "out1 : std_uLogic"
ju 2
blo "39000,114500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 4
)
)
)
]
shape (And
uid 636,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "32000,111000,39000,117000"
)
showPorts 0
oxt "34000,14000,41000,20000"
ttg (MlTextGroup
uid 637,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 638,0
va (VaSet
font "Verdana,8,1"
)
xt "32600,116700,35700,117700"
st "gates"
blo "32600,117500"
tm "BdLibraryNameMgr"
)
*132 (Text
uid 639,0
va (VaSet
font "Verdana,8,1"
)
xt "32600,117700,35500,118700"
st "and3"
blo "32600,118500"
tm "CptNameMgr"
)
*133 (Text
uid 640,0
va (VaSet
font "Verdana,8,1"
)
xt "32600,118700,35700,119700"
st "U_14"
blo "32600,119500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 641,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 642,0
text (MLText
uid 643,0
va (VaSet
font "Verdana,8,0"
)
xt "32000,120600,46100,121600"
st "delay = gateDelay    ( time )  
"
)
header ""
)
elements [
(GiElement
name "delay"
type "time"
value "gateDelay"
)
]
)
viewicon (ZoomableIcon
uid 644,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "32250,115250,33750,116750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sN 0
sT 1
sIVOD 1
)
archFileType "UNKNOWN"
)
*134 (Net
uid 661,0
decl (Decl
n "out9"
t "std_uLogic"
o 11
suid 24,0
)
declText (MLText
uid 662,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,37500,13200"
st "SIGNAL out9     : std_uLogic
"
)
)
*135 (Net
uid 667,0
decl (Decl
n "out10"
t "std_uLogic"
o 12
suid 25,0
)
declText (MLText
uid 668,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,37500,6800"
st "SIGNAL out10    : std_uLogic
"
)
)
*136 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,8000,60000,8000"
pts [
"60000,8000"
"47000,8000"
]
)
start &1
end *137 (BdJunction
uid 234,0
ps "OnConnectorStrategy"
shape (Circle
uid 235,0
va (VaSet
vasetType 1
)
xt "46600,7600,47400,8400"
radius 400
)
)
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "59000,6800,68300,8000"
st "BusLeds : (8:1)"
blo "59000,7800"
tm "WireNameMgr"
)
)
on &2
)
*138 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,13000,10000,13000"
pts [
"0,13000"
"10000,13000"
]
)
start &3
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "2000,11800,11600,13000"
st "mode_fct : (3:0)"
blo "2000,12800"
tm "WireNameMgr"
)
)
on &4
)
*139 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "13000,15000,18000,15000"
pts [
"18000,15000"
"13000,15000"
]
)
start &17
sat 32
eat 16
sl "(2)"
sf 1
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
)
xt "13000,13800,29300,15000"
st "mode_fct(2) : unsigned(3:0)"
blo "13000,14800"
tm "WireNameMgr"
)
)
on &4
)
*140 (Wire
uid 177,0
shape (OrthoPolyLine
uid 178,0
va (VaSet
vasetType 3
)
xt "13000,17000,18000,17000"
pts [
"18000,17000"
"13000,17000"
]
)
start &19
sat 32
eat 16
sl "(1)"
sf 1
tg (WTG
uid 181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
)
xt "13000,15800,29300,17000"
st "mode_fct(1) : unsigned(3:0)"
blo "13000,16800"
tm "WireNameMgr"
)
)
on &4
)
*141 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
)
xt "13000,19000,18000,19000"
pts [
"18000,19000"
"13000,19000"
]
)
start &18
sat 32
eat 16
sl "(0)"
sf 1
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "13000,17800,29300,19000"
st "mode_fct(0) : unsigned(3:0)"
blo "13000,18800"
tm "WireNameMgr"
)
)
on &4
)
*142 (Wire
uid 214,0
shape (OrthoPolyLine
uid 215,0
va (VaSet
vasetType 3
)
xt "24950,17000,30000,17000"
pts [
"24950,17000"
"30000,17000"
]
)
start &20
end &25
sat 32
eat 32
sf 1
tg (WTG
uid 216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 217,0
va (VaSet
isHidden 1
)
xt "26950,15800,37150,17000"
st "out1 : std_uLogic"
blo "26950,16800"
tm "WireNameMgr"
)
)
on &31
)
*143 (Wire
uid 220,0
optionalChildren [
*144 (Ripper
uid 232,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"47000,18000"
"46000,17000"
]
uid 233,0
va (VaSet
vasetType 3
)
xt "46000,17000,47000,18000"
)
)
&137
*145 (Ripper
uid 347,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"47000,36000"
"46000,35000"
]
uid 348,0
va (VaSet
vasetType 3
)
xt "46000,35000,47000,36000"
)
)
*146 (Ripper
uid 481,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"47000,64000"
"46000,63000"
]
uid 482,0
va (VaSet
vasetType 3
)
xt "46000,63000,47000,64000"
)
)
*147 (Ripper
uid 591,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"47000,88000"
"46000,87000"
]
uid 592,0
va (VaSet
vasetType 3
)
xt "46000,87000,47000,88000"
)
)
*148 (Ripper
uid 701,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"47000,115000"
"46000,114000"
]
uid 702,0
va (VaSet
vasetType 3
)
xt "46000,114000,47000,115000"
)
)
]
shape (OrthoPolyLine
uid 221,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,3000,47000,175000"
pts [
"47000,3000"
"47000,3000"
"47000,175000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 227,0
va (VaSet
)
xt "37000,1800,46300,3000"
st "BusLeds : (8:1)"
blo "37000,2800"
tm "WireNameMgr"
)
)
on &2
)
*149 (Wire
uid 228,0
shape (OrthoPolyLine
uid 229,0
va (VaSet
vasetType 3
)
xt "35750,17000,46000,17000"
pts [
"35750,17000"
"46000,17000"
]
)
start &26
end &144
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 231,0
va (VaSet
)
xt "37750,15800,44950,17000"
st "BusLeds(1)"
blo "37750,16800"
tm "WireNameMgr"
)
)
on &2
)
*150 (Wire
uid 327,0
shape (OrthoPolyLine
uid 328,0
va (VaSet
vasetType 3
)
xt "23750,37000,30000,45000"
pts [
"23750,45000"
"28000,45000"
"28000,37000"
"30000,37000"
]
)
start &48
end &55
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 330,0
va (VaSet
isHidden 1
)
xt "25750,43800,28750,45000"
st "out2"
blo "25750,44800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,45000,25750,45000"
blo "25750,45000"
tm "SignalTypeMgr"
)
)
on &61
)
*151 (Wire
uid 333,0
shape (OrthoPolyLine
uid 334,0
va (VaSet
vasetType 3
)
xt "23750,35000,30000,38000"
pts [
"23750,38000"
"26000,38000"
"26000,35000"
"30000,35000"
]
)
start &41
end &56
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "25750,36800,28750,38000"
st "out3"
blo "25750,37800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,38000,25750,38000"
blo "25750,38000"
tm "SignalTypeMgr"
)
)
on &62
)
*152 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "23750,31000,30000,33000"
pts [
"23750,31000"
"26000,31000"
"26000,33000"
"30000,33000"
]
)
start &34
end &54
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
)
xt "25750,29800,28750,31000"
st "out4"
blo "25750,30800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,31000,25750,31000"
blo "25750,31000"
tm "SignalTypeMgr"
)
)
on &63
)
*153 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
)
xt "36950,35000,46000,35000"
pts [
"36950,35000"
"46000,35000"
]
)
start &57
end &145
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 346,0
va (VaSet
)
xt "38950,33800,46150,35000"
st "BusLeds(2)"
blo "38950,34800"
tm "WireNameMgr"
)
)
on &2
)
*154 (Wire
uid 351,0
shape (OrthoPolyLine
uid 352,0
va (VaSet
vasetType 3
)
xt "12000,31000,18000,31000"
pts [
"18000,31000"
"12000,31000"
]
)
start &33
sat 32
eat 16
sl "(2)"
stc 0
sf 1
si 0
tg (WTG
uid 355,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "12000,29800,19500,31000"
st "mode_fct(2)"
blo "12000,30800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "12000,31000,12000,31000"
blo "12000,31000"
tm "SignalTypeMgr"
)
)
on &4
)
*155 (Wire
uid 359,0
shape (OrthoPolyLine
uid 360,0
va (VaSet
vasetType 3
)
xt "12000,38000,18000,38000"
pts [
"18000,38000"
"12000,38000"
]
)
start &40
sat 32
eat 16
sl "(1)"
stc 0
sf 1
si 0
tg (WTG
uid 363,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "13000,36800,20500,38000"
st "mode_fct(1)"
blo "13000,37800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "13000,38000,13000,38000"
blo "13000,38000"
tm "SignalTypeMgr"
)
)
on &4
)
*156 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
)
xt "12000,45000,18000,45000"
pts [
"18000,45000"
"12000,45000"
]
)
start &47
sat 32
eat 16
sl "(0)"
stc 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "13000,43800,20500,45000"
st "mode_fct(0)"
blo "13000,44800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "13000,45000,13000,45000"
blo "13000,45000"
tm "SignalTypeMgr"
)
)
on &4
)
*157 (Wire
uid 443,0
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "23750,55000,30000,61000"
pts [
"23750,55000"
"27000,55000"
"27000,61000"
"30000,61000"
]
)
start &66
end &79
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 445,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
isHidden 1
)
xt "25750,53800,28750,55000"
st "out5"
blo "25750,54800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,55000,25750,55000"
blo "25750,55000"
tm "SignalTypeMgr"
)
)
on &86
)
*158 (Wire
uid 449,0
shape (OrthoPolyLine
uid 450,0
va (VaSet
vasetType 3
)
xt "23750,63000,30000,63000"
pts [
"23750,63000"
"30000,63000"
]
)
start &73
end &81
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 451,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 452,0
va (VaSet
isHidden 1
)
xt "25750,61800,28750,63000"
st "out6"
blo "25750,62800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,63000,25750,63000"
blo "25750,63000"
tm "SignalTypeMgr"
)
)
on &87
)
*159 (Wire
uid 455,0
shape (OrthoPolyLine
uid 456,0
va (VaSet
vasetType 3
)
xt "9000,65000,30000,71000"
pts [
"30000,65000"
"27000,65000"
"27000,71000"
"9000,71000"
]
)
start &80
sat 32
eat 16
sl "(0)"
sf 1
tg (WTG
uid 459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "9000,69800,25300,71000"
st "mode_fct(0) : unsigned(3:0)"
blo "9000,70800"
tm "WireNameMgr"
)
)
on &4
)
*160 (Wire
uid 463,0
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
)
xt "9000,63000,18000,63000"
pts [
"18000,63000"
"9000,63000"
]
)
start &72
sat 32
eat 16
sl "(1)"
stc 0
sf 1
si 0
tg (WTG
uid 467,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 468,0
va (VaSet
)
xt "10000,61800,17500,63000"
st "mode_fct(1)"
blo "10000,62800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "10000,63000,10000,63000"
blo "10000,63000"
tm "SignalTypeMgr"
)
)
on &4
)
*161 (Wire
uid 471,0
shape (OrthoPolyLine
uid 472,0
va (VaSet
vasetType 3
)
xt "9000,55000,18000,55000"
pts [
"18000,55000"
"9000,55000"
]
)
start &65
sat 32
eat 16
sl "(2)"
stc 0
sf 1
si 0
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "9000,53800,16500,55000"
st "mode_fct(2)"
blo "9000,54800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "9000,55000,9000,55000"
blo "9000,55000"
tm "SignalTypeMgr"
)
)
on &4
)
*162 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "36950,63000,46000,63000"
pts [
"36950,63000"
"46000,63000"
]
)
start &82
end &146
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
)
xt "38950,61800,46150,63000"
st "BusLeds(3)"
blo "38950,62800"
tm "WireNameMgr"
)
)
on &2
)
*163 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
)
xt "10000,87000,30000,87000"
pts [
"30000,87000"
"10000,87000"
]
)
start &105
sat 32
eat 16
sl "(1)"
sf 1
tg (WTG
uid 557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 558,0
va (VaSet
)
xt "11000,85800,27300,87000"
st "mode_fct(1) : unsigned(3:0)"
blo "11000,86800"
tm "WireNameMgr"
)
)
on &4
)
*164 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
)
xt "10000,80000,18000,80000"
pts [
"18000,80000"
"10000,80000"
]
)
start &89
sat 32
eat 16
sl "(2)"
stc 0
sf 1
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 566,0
va (VaSet
)
xt "11000,78800,18500,80000"
st "mode_fct(2)"
blo "11000,79800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "11000,80000,11000,80000"
blo "11000,80000"
tm "SignalTypeMgr"
)
)
on &4
)
*165 (Wire
uid 569,0
shape (OrthoPolyLine
uid 570,0
va (VaSet
vasetType 3
)
xt "23750,80000,30000,85000"
pts [
"23750,80000"
"28000,80000"
"28000,85000"
"30000,85000"
]
)
start &90
end &103
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 571,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 572,0
va (VaSet
isHidden 1
)
xt "25750,78800,28750,80000"
st "out7"
blo "25750,79800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,80000,25750,80000"
blo "25750,80000"
tm "SignalTypeMgr"
)
)
on &110
)
*166 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
)
xt "23750,89000,30000,93000"
pts [
"23750,93000"
"28000,93000"
"28000,89000"
"30000,89000"
]
)
start &97
end &104
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 577,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 578,0
va (VaSet
isHidden 1
)
xt "25750,91800,28750,93000"
st "out8"
blo "25750,92800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,93000,25750,93000"
blo "25750,93000"
tm "SignalTypeMgr"
)
)
on &111
)
*167 (Wire
uid 581,0
shape (OrthoPolyLine
uid 582,0
va (VaSet
vasetType 3
)
xt "10000,93000,18000,93000"
pts [
"18000,93000"
"10000,93000"
]
)
start &96
sat 32
eat 16
sl "(0)"
stc 0
sf 1
si 0
tg (WTG
uid 585,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "11000,91800,18500,93000"
st "mode_fct(0)"
blo "11000,92800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "11000,93000,11000,93000"
blo "11000,93000"
tm "SignalTypeMgr"
)
)
on &4
)
*168 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "36950,87000,46000,87000"
pts [
"36950,87000"
"46000,87000"
]
)
start &106
end &147
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 590,0
va (VaSet
)
xt "38950,85800,46150,87000"
st "BusLeds(4)"
blo "38950,86800"
tm "WireNameMgr"
)
)
on &2
)
*169 (Wire
uid 663,0
shape (OrthoPolyLine
uid 664,0
va (VaSet
vasetType 3
)
xt "23750,114000,32000,114000"
pts [
"23750,114000"
"32000,114000"
]
)
start &114
end &129
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 666,0
ro 270
va (VaSet
isHidden 1
)
xt "22550,110000,23750,113000"
st "out9"
blo "23550,113000"
tm "WireNameMgr"
)
s (Text
ro 270
va (VaSet
isHidden 1
)
xt "23750,113000,23750,113000"
blo "23750,113000"
tm "SignalTypeMgr"
)
)
on &134
)
*170 (Wire
uid 669,0
shape (OrthoPolyLine
uid 670,0
va (VaSet
vasetType 3
)
xt "23750,116000,32000,123000"
pts [
"23750,123000"
"30000,123000"
"30000,116000"
"32000,116000"
]
)
start &121
end &128
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 671,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
)
xt "25750,121800,29450,123000"
st "out10"
blo "25750,122800"
tm "WireNameMgr"
)
s (Text
va (VaSet
isHidden 1
)
xt "25750,123000,25750,123000"
blo "25750,123000"
tm "SignalTypeMgr"
)
)
on &135
)
*171 (Wire
uid 675,0
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "11000,108000,32000,112000"
pts [
"32000,112000"
"30000,112000"
"30000,108000"
"11000,108000"
]
)
start &127
sat 32
eat 16
sl "(2)"
sf 1
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "11000,106800,27300,108000"
st "mode_fct(2) : unsigned(3:0)"
blo "11000,107800"
tm "WireNameMgr"
)
)
on &4
)
*172 (Wire
uid 683,0
shape (OrthoPolyLine
uid 684,0
va (VaSet
vasetType 3
)
xt "11000,114000,18000,114000"
pts [
"18000,114000"
"11000,114000"
]
)
start &113
sat 32
eat 16
sl "(1)"
stc 0
sf 1
si 0
tg (WTG
uid 687,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 688,0
va (VaSet
)
xt "11000,112800,18500,114000"
st "mode_fct(1)"
blo "11000,113800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "11000,114000,11000,114000"
blo "11000,114000"
tm "SignalTypeMgr"
)
)
on &4
)
*173 (Wire
uid 691,0
shape (OrthoPolyLine
uid 692,0
va (VaSet
vasetType 3
)
xt "11000,123000,18000,123000"
pts [
"18000,123000"
"11000,123000"
]
)
start &120
sat 32
eat 16
sl "(0)"
stc 0
sf 1
si 0
tg (WTG
uid 695,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 696,0
va (VaSet
)
xt "12000,121800,19500,123000"
st "mode_fct(0)"
blo "12000,122800"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "12000,123000,12000,123000"
blo "12000,123000"
tm "SignalTypeMgr"
)
)
on &4
)
*174 (Wire
uid 697,0
shape (OrthoPolyLine
uid 698,0
va (VaSet
vasetType 3
)
xt "38950,114000,46000,114000"
pts [
"38950,114000"
"46000,114000"
]
)
start &130
end &148
sat 32
eat 32
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 700,0
va (VaSet
)
xt "40950,112800,48150,114000"
st "BusLeds(5)"
blo "40950,113800"
tm "WireNameMgr"
)
)
on &2
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *175 (PackageList
uid 73,0
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 74,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*177 (MLText
uid 75,0
va (VaSet
)
xt "0,1200,17500,7200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 76,0
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
uid 77,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*179 (Text
uid 78,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*180 (MLText
uid 79,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*181 (Text
uid 80,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*182 (MLText
uid 81,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*183 (Text
uid 82,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*184 (MLText
uid 83,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1376,880"
viewArea "-41451,65137,98714,157287"
cachedDiagramExtent "-8300,0,100000,175400"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
lastUid 722,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*185 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*186 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*187 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*188 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*189 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*190 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*191 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*192 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*193 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*194 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*195 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*196 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*198 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*199 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*201 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*203 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*205 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,4000,29500,5200"
st "Diagram Signals:"
blo "20000,5000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 28,0
usingSuid 1
emptyRow *206 (LEmptyRow
)
uid 86,0
optionalChildren [
*207 (RefLabelRowHdr
)
*208 (TitleRowHdr
)
*209 (FilterRowHdr
)
*210 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*211 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*212 (GroupColHdr
tm "GroupColHdrMgr"
)
*213 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*214 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*215 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*216 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*217 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*218 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*219 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "mode_fct"
t "unsigned"
b "(3 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 37,0
)
*220 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BusLeds"
t "unsigned"
b "(8 DOWNTO 1)"
o 2
suid 1,0
)
)
uid 39,0
)
*221 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out1"
t "std_uLogic"
o 6
suid 6,0
)
)
uid 703,0
)
*222 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out2"
t "std_uLogic"
o 4
suid 8,0
)
)
uid 705,0
)
*223 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out3"
t "std_uLogic"
o 5
suid 9,0
)
)
uid 707,0
)
*224 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out4"
t "std_uLogic"
o 6
suid 10,0
)
)
uid 709,0
)
*225 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out5"
t "std_uLogic"
o 7
suid 14,0
)
)
uid 711,0
)
*226 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out6"
t "std_uLogic"
o 8
suid 15,0
)
)
uid 713,0
)
*227 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out7"
t "std_uLogic"
o 11
suid 21,0
)
)
uid 715,0
)
*228 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out8"
t "std_uLogic"
o 12
suid 22,0
)
)
uid 717,0
)
*229 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out9"
t "std_uLogic"
o 11
suid 24,0
)
)
uid 719,0
)
*230 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "out10"
t "std_uLogic"
o 12
suid 25,0
)
)
uid 721,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 99,0
optionalChildren [
*231 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *232 (MRCItem
litem &206
pos 12
dimension 20
)
uid 101,0
optionalChildren [
*233 (MRCItem
litem &207
pos 0
dimension 20
uid 102,0
)
*234 (MRCItem
litem &208
pos 1
dimension 23
uid 103,0
)
*235 (MRCItem
litem &209
pos 2
hidden 1
dimension 20
uid 104,0
)
*236 (MRCItem
litem &219
pos 0
dimension 20
uid 38,0
)
*237 (MRCItem
litem &220
pos 1
dimension 20
uid 40,0
)
*238 (MRCItem
litem &221
pos 2
dimension 20
uid 704,0
)
*239 (MRCItem
litem &222
pos 3
dimension 20
uid 706,0
)
*240 (MRCItem
litem &223
pos 4
dimension 20
uid 708,0
)
*241 (MRCItem
litem &224
pos 5
dimension 20
uid 710,0
)
*242 (MRCItem
litem &225
pos 6
dimension 20
uid 712,0
)
*243 (MRCItem
litem &226
pos 7
dimension 20
uid 714,0
)
*244 (MRCItem
litem &227
pos 8
dimension 20
uid 716,0
)
*245 (MRCItem
litem &228
pos 9
dimension 20
uid 718,0
)
*246 (MRCItem
litem &229
pos 10
dimension 20
uid 720,0
)
*247 (MRCItem
litem &230
pos 11
dimension 20
uid 722,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 105,0
optionalChildren [
*248 (MRCItem
litem &210
pos 0
dimension 20
uid 106,0
)
*249 (MRCItem
litem &212
pos 1
dimension 50
uid 107,0
)
*250 (MRCItem
litem &213
pos 2
dimension 100
uid 108,0
)
*251 (MRCItem
litem &214
pos 3
dimension 50
uid 109,0
)
*252 (MRCItem
litem &215
pos 4
dimension 100
uid 110,0
)
*253 (MRCItem
litem &216
pos 5
dimension 100
uid 111,0
)
*254 (MRCItem
litem &217
pos 6
dimension 50
uid 112,0
)
*255 (MRCItem
litem &218
pos 7
dimension 80
uid 113,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 100,0
vaOverrides [
]
)
]
)
uid 85,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *256 (LEmptyRow
)
uid 115,0
optionalChildren [
*257 (RefLabelRowHdr
)
*258 (TitleRowHdr
)
*259 (FilterRowHdr
)
*260 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*261 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*262 (GroupColHdr
tm "GroupColHdrMgr"
)
*263 (NameColHdr
tm "GenericNameColHdrMgr"
)
*264 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*265 (InitColHdr
tm "GenericValueColHdrMgr"
)
*266 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*267 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 127,0
optionalChildren [
*268 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *269 (MRCItem
litem &256
pos 0
dimension 20
)
uid 129,0
optionalChildren [
*270 (MRCItem
litem &257
pos 0
dimension 20
uid 130,0
)
*271 (MRCItem
litem &258
pos 1
dimension 23
uid 131,0
)
*272 (MRCItem
litem &259
pos 2
hidden 1
dimension 20
uid 132,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 133,0
optionalChildren [
*273 (MRCItem
litem &260
pos 0
dimension 20
uid 134,0
)
*274 (MRCItem
litem &262
pos 1
dimension 50
uid 135,0
)
*275 (MRCItem
litem &263
pos 2
dimension 100
uid 136,0
)
*276 (MRCItem
litem &264
pos 3
dimension 100
uid 137,0
)
*277 (MRCItem
litem &265
pos 4
dimension 50
uid 138,0
)
*278 (MRCItem
litem &266
pos 5
dimension 50
uid 139,0
)
*279 (MRCItem
litem &267
pos 6
dimension 80
uid 140,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 128,0
vaOverrides [
]
)
]
)
uid 114,0
type 1
)
activeModelName "BlockDiag"
)
