// Seed: 1583585493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_8 = id_6;
  always disable id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input wor   id_2,
    input uwire id_3
);
  wire id_5, id_6, id_7;
  module_0(
      id_5, id_6, id_7, id_5, id_6, id_6, id_6, id_5
  );
endmodule
