[connectivity]
sp=blurx7_1_opt_d32_accel_1.blurx7_1_update_0_sm9_014_write_pipe0:DDR[0]
sp=blurx7_1_opt_d32_accel_1.input_update_0_sm8_012_read_pipe0:DDR[1]
