INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_Synchronous_World/Hello_Synchronous_World.srcs/sources_1/new/Hello_synchronous_world.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hello_synchronous_world
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_Synchronous_World/Hello_Synchronous_World.srcs/sources_1/new/Shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_Synchronous_World/Hello_Synchronous_World.srcs/sim_1/new/Shift_register_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_register_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s2524342/Documents/Digital Design/Hello_Synchronous_World/Hello_Synchronous_World.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
