Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 22 20:01:32 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.555     -600.562                    146                42904        0.023        0.000                      0                42716        2.117        0.000                       0                 13836  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           -19.555     -600.562                    146                31932        0.035        0.000                      0                31932        3.750        0.000                       0                  9554  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0          1.021        0.000                      0                10784        0.023        0.000                      0                10784        2.117        0.000                       0                  4278  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         5.059        0.000                      0                   90                                                                        
clk_fpga_0                   clk_out1_system_clk_wiz_0_0        8.343        0.000                      0                   98                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          146  Failing Endpoints,  Worst Slack      -19.555ns,  Total Violation     -600.562ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.555ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.428ns  (logic 17.317ns (58.845%)  route 12.111ns (41.156%))
  Logic Levels:           57  (CARRY4=41 LUT2=9 LUT3=5 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.785    21.997    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X75Y34         LUT2 (Prop_lut2_I1_O)        0.329    22.326 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.326    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.876 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.876    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.990    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.168 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.660    23.828    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X74Y35         LUT2 (Prop_lut2_I1_O)        0.329    24.157 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.157    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.707 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.707    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.821 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.821    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.999 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.635    25.634    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X73Y36         LUT2 (Prop_lut2_I1_O)        0.329    25.963 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    25.963    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X73Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.513 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.513    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.627 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.627    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.805 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.629    27.434    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X75Y37         LUT2 (Prop_lut2_I1_O)        0.329    27.763 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    27.763    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.313    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.605 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.772    29.377    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X76Y37         LUT2 (Prop_lut2_I1_O)        0.329    29.706 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    29.706    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.256    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.548 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.636    31.184    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X77Y38         LUT3 (Prop_lut3_I0_O)        0.329    31.513 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[0]_i_12/O
                         net (fo=1, routed)           0.000    31.513    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[0]_i_12_n_0
    SLICE_X77Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.063 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.063    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]_i_4_n_0
    SLICE_X77Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.177 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.177    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]_i_2_n_0
    SLICE_X77Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.448 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    32.448    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]_i_1_n_3
    SLICE_X77Y40         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.559    12.738    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X77Y40         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]/C
                         clock pessimism              0.264    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X77Y40         FDRE (Setup_fdre_C_D)        0.046    12.894    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -32.448    
  -------------------------------------------------------------------
                         slack                                -19.555    

Slack (VIOLATED) :        -17.683ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.528ns  (logic 16.053ns (58.315%)  route 11.475ns (41.685%))
  Logic Levels:           53  (CARRY4=38 LUT2=9 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.785    21.997    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X75Y34         LUT2 (Prop_lut2_I1_O)        0.329    22.326 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.326    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.876 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.876    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.990    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.168 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.660    23.828    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X74Y35         LUT2 (Prop_lut2_I1_O)        0.329    24.157 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.157    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.707 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.707    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.821 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.821    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.999 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.635    25.634    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X73Y36         LUT2 (Prop_lut2_I1_O)        0.329    25.963 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    25.963    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X73Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.513 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.513    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.627 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.627    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.805 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.629    27.434    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X75Y37         LUT2 (Prop_lut2_I1_O)        0.329    27.763 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    27.763    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.313    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.605 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.772    29.377    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X76Y37         LUT2 (Prop_lut2_I1_O)        0.329    29.706 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[1]_i_13/O
                         net (fo=1, routed)           0.000    29.706    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[1]_i_13_n_0
    SLICE_X76Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.256 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.256    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_5_n_0
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_2_n_0
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    30.548 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_1/CO[1]
                         net (fo=13, routed)          0.000    30.548    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]_i_1_n_2
    SLICE_X76Y39         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.559    12.738    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X76Y39         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]/C
                         clock pessimism              0.264    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X76Y39         FDRE (Setup_fdre_C_D)        0.017    12.865    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -30.548    
  -------------------------------------------------------------------
                         slack                                -17.683    

Slack (VIOLATED) :        -15.776ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        25.585ns  (logic 14.882ns (58.166%)  route 10.703ns (41.834%))
  Logic Levels:           49  (CARRY4=35 LUT2=8 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.785    21.997    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X75Y34         LUT2 (Prop_lut2_I1_O)        0.329    22.326 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.326    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.876 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.876    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.990    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.168 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.660    23.828    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X74Y35         LUT2 (Prop_lut2_I1_O)        0.329    24.157 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.157    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.707 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.707    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.821 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.821    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.999 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.635    25.634    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X73Y36         LUT2 (Prop_lut2_I1_O)        0.329    25.963 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    25.963    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X73Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.513 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.513    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.627 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.627    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.805 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.629    27.434    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X75Y37         LUT2 (Prop_lut2_I1_O)        0.329    27.763 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[2]_i_13/O
                         net (fo=1, routed)           0.000    27.763    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[2]_i_13_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.313 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.313    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_5_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_2_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.605 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_1/CO[1]
                         net (fo=13, routed)          0.000    28.605    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]_i_1_n_2
    SLICE_X75Y39         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.557    12.736    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X75Y39         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X75Y39         FDRE (Setup_fdre_C_D)        0.017    12.829    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[2]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                         -28.605    
  -------------------------------------------------------------------
                         slack                                -15.776    

Slack (VIOLATED) :        -13.978ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.785ns  (logic 13.711ns (57.645%)  route 10.074ns (42.356%))
  Logic Levels:           45  (CARRY4=32 LUT2=7 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.785    21.997    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X75Y34         LUT2 (Prop_lut2_I1_O)        0.329    22.326 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.326    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.876 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.876    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.990    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.168 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.660    23.828    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X74Y35         LUT2 (Prop_lut2_I1_O)        0.329    24.157 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.157    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.707 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.707    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.821 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.821    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.999 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.635    25.634    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X73Y36         LUT2 (Prop_lut2_I1_O)        0.329    25.963 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13/O
                         net (fo=1, routed)           0.000    25.963    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[3]_i_13_n_0
    SLICE_X73Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.513 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.513    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_5_n_0
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.627 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.627    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_2_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.805 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1/CO[1]
                         net (fo=13, routed)          0.000    26.805    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]_i_1_n_2
    SLICE_X73Y38         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.556    12.736    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X73Y38         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X73Y38         FDRE (Setup_fdre_C_D)        0.017    12.828    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -26.805    
  -------------------------------------------------------------------
                         slack                                -13.978    

Slack (VIOLATED) :        -12.172ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.979ns  (logic 12.540ns (57.054%)  route 9.439ns (42.946%))
  Logic Levels:           41  (CARRY4=29 LUT2=6 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.785    21.997    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X75Y34         LUT2 (Prop_lut2_I1_O)        0.329    22.326 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.326    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.876 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.876    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.990    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.168 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.660    23.828    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X74Y35         LUT2 (Prop_lut2_I1_O)        0.329    24.157 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13/O
                         net (fo=1, routed)           0.000    24.157    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[4]_i_13_n_0
    SLICE_X74Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.707 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.707    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_5_n_0
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.821 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.821    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_2_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.999 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1/CO[1]
                         net (fo=13, routed)          0.000    24.999    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]_i_1_n_2
    SLICE_X74Y37         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.555    12.734    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X74Y37         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X74Y37         FDRE (Setup_fdre_C_D)        0.017    12.827    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -24.999    
  -------------------------------------------------------------------
                         slack                                -12.172    

Slack (VIOLATED) :        -10.342ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.148ns  (logic 11.369ns (56.428%)  route 8.779ns (43.572%))
  Logic Levels:           37  (CARRY4=26 LUT2=5 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.785    21.997    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X75Y34         LUT2 (Prop_lut2_I1_O)        0.329    22.326 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13/O
                         net (fo=1, routed)           0.000    22.326    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[5]_i_13_n_0
    SLICE_X75Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.876 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.876    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_5_n_0
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.990 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.990    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_2_n_0
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.168 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1/CO[1]
                         net (fo=13, routed)          0.000    23.168    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]_i_1_n_2
    SLICE_X75Y36         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.554    12.733    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X75Y36         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X75Y36         FDRE (Setup_fdre_C_D)        0.017    12.826    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -23.168    
  -------------------------------------------------------------------
                         slack                                -10.342    

Slack (VIOLATED) :        -8.350ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.192ns  (logic 10.198ns (56.059%)  route 7.994ns (43.941%))
  Logic Levels:           33  (CARRY4=23 LUT2=4 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.726     3.020    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X78Y32         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y32         FDRE (Prop_fdre_C_Q)         0.456     3.476 f  system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6_reg[0]/Q
                         net (fo=29, routed)          0.894     4.370    system_i/Sketch_IP_0/inst/conv1/inverse_multData1_s6[0]
    SLICE_X79Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.494 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2/O
                         net (fo=5, routed)           0.167     4.661    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_2_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.785 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1/O
                         net (fo=13, routed)          1.152     5.937    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[15]_i_1_n_0
    SLICE_X80Y33         LUT2 (Prop_lut2_I1_O)        0.154     6.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7/O
                         net (fo=1, routed)           0.000     6.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[14]_i_7_n_0
    SLICE_X80Y33         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.353     6.444 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.444    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_2_n_0
    SLICE_X80Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.737 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1/CO[0]
                         net (fo=12, routed)          0.658     7.395    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[14]_i_1_n_3
    SLICE_X81Y33         LUT3 (Prop_lut3_I0_O)        0.373     7.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10/O
                         net (fo=1, routed)           0.000     7.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[13]_i_10_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.169 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.169    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_5_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.283 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.283    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_2_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.461 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1/CO[1]
                         net (fo=12, routed)          0.548     9.009    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[13]_i_1_n_2
    SLICE_X82Y34         LUT3 (Prop_lut3_I0_O)        0.329     9.338 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12/O
                         net (fo=1, routed)           0.000     9.338    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[12]_i_12_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.871 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.871    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_5_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.988 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.988    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_2_n_0
    SLICE_X82Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.167 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1/CO[1]
                         net (fo=12, routed)          0.605    10.772    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[12]_i_1_n_2
    SLICE_X80Y35         LUT3 (Prop_lut3_I0_O)        0.332    11.104 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12/O
                         net (fo=1, routed)           0.000    11.104    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[11]_i_12_n_0
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.654 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.654    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_5_n_0
    SLICE_X80Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_2_n_0
    SLICE_X80Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.946 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1/CO[1]
                         net (fo=12, routed)          1.062    13.008    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[11]_i_1_n_2
    SLICE_X79Y36         LUT2 (Prop_lut2_I0_O)        0.329    13.337 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3/O
                         net (fo=1, routed)           0.000    13.337    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[10]_i_3_n_0
    SLICE_X79Y36         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    13.828 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1/CO[1]
                         net (fo=12, routed)          0.866    14.694    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[10]_i_1_n_2
    SLICE_X78Y34         LUT3 (Prop_lut3_I0_O)        0.329    15.023 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8/O
                         net (fo=1, routed)           0.000    15.023    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[9]_i_8_n_0
    SLICE_X78Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.573 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.573    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_2_n_0
    SLICE_X78Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    15.751 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1/CO[1]
                         net (fo=12, routed)          0.578    16.329    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[9]_i_1_n_2
    SLICE_X78Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    17.114 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.114    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_5_n_0
    SLICE_X78Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.228 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.228    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_2_n_0
    SLICE_X78Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.406 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1/CO[1]
                         net (fo=13, routed)          0.692    18.098    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[8]_i_1_n_2
    SLICE_X77Y35         LUT2 (Prop_lut2_I1_O)        0.329    18.427 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13/O
                         net (fo=1, routed)           0.000    18.427    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[7]_i_13_n_0
    SLICE_X77Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.977 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.977    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_5_n_0
    SLICE_X77Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.091 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.091    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_2_n_0
    SLICE_X77Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.269 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1/CO[1]
                         net (fo=13, routed)          0.772    20.041    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[7]_i_1_n_2
    SLICE_X76Y34         LUT2 (Prop_lut2_I1_O)        0.329    20.370 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13/O
                         net (fo=1, routed)           0.000    20.370    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2[6]_i_13_n_0
    SLICE_X76Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.920 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.920    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_5_n_0
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.034 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.034    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_2_n_0
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    21.212 r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1/CO[1]
                         net (fo=13, routed)          0.000    21.212    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]_i_1_n_2
    SLICE_X76Y36         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.556    12.736    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X76Y36         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]/C
                         clock pessimism              0.264    12.999    
                         clock uncertainty           -0.154    12.845    
    SLICE_X76Y36         FDRE (Setup_fdre_C_D)        0.017    12.862    system_i/Sketch_IP_0/inst/conv1/dodge_data_s2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -21.212    
  -------------------------------------------------------------------
                         slack                                 -8.350    

Slack (VIOLATED) :        -6.871ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.722ns  (logic 7.591ns (45.396%)  route 9.131ns (54.604%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.728     3.022    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X71Y36         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][1]/Q
                         net (fo=9, routed)           0.799     4.277    system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4]_8[1]
    SLICE_X71Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.401 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_112/O
                         net (fo=1, routed)           0.000     4.401    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_112_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.802    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_78_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.136 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_79/O[1]
                         net (fo=3, routed)           0.819     5.955    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_79_n_6
    SLICE_X69Y37         LUT3 (Prop_lut3_I0_O)        0.331     6.286 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_46/O
                         net (fo=2, routed)           0.668     6.953    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_46_n_0
    SLICE_X69Y37         LUT4 (Prop_lut4_I3_O)        0.326     7.279 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_50/O
                         net (fo=1, routed)           0.000     7.279    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_50_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.859 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_11/O[2]
                         net (fo=17, routed)          0.786     8.646    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][6]_0[2]
    SLICE_X69Y35         LUT3 (Prop_lut3_I2_O)        0.302     8.948 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_45/O
                         net (fo=1, routed)           0.614     9.561    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_45_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.959 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.959    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_25_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.181 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_23/O[0]
                         net (fo=2, routed)           0.589    10.771    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_23_n_7
    SLICE_X70Y35         LUT3 (Prop_lut3_I1_O)        0.328    11.099 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_14/O
                         net (fo=2, routed)           0.648    11.747    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_14_n_0
    SLICE_X70Y35         LUT4 (Prop_lut4_I3_O)        0.327    12.074 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_18/O
                         net (fo=1, routed)           0.000    12.074    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_18_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.475 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.475    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_4_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.809 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_3/O[1]
                         net (fo=18, routed)          0.991    13.800    system_i/Sketch_IP_0/inst_n_29
    SLICE_X67Y39         LUT3 (Prop_lut3_I2_O)        0.303    14.103 r  system_i/Sketch_IP_0/curved_data[4][7]_i_123/O
                         net (fo=3, routed)           0.884    14.987    system_i/Sketch_IP_0/curved_data[4][7]_i_123_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I1_O)        0.124    15.111 r  system_i/Sketch_IP_0/curved_data[4][7]_i_83/O
                         net (fo=2, routed)           0.441    15.552    system_i/Sketch_IP_0/curved_data[4][7]_i_83_n_0
    SLICE_X66Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.676 r  system_i/Sketch_IP_0/curved_data[4][7]_i_87/O
                         net (fo=1, routed)           0.000    15.676    system_i/Sketch_IP_0/curved_data[4][7]_i_87_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.052 r  system_i/Sketch_IP_0/curved_data_reg[4][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.052    system_i/Sketch_IP_0/curved_data_reg[4][7]_i_53_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.169 r  system_i/Sketch_IP_0/curved_data_reg[4][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.169    system_i/Sketch_IP_0/curved_data_reg[4][7]_i_19_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.388 r  system_i/Sketch_IP_0/curved_data_reg[4][7]_i_4/O[0]
                         net (fo=3, routed)           0.658    17.045    system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][2]_0[0]
    SLICE_X67Y36         LUT4 (Prop_lut4_I2_O)        0.295    17.340 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_39/O
                         net (fo=1, routed)           0.000    17.340    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_39_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.741 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.741    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_8_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.012 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_2/CO[0]
                         net (fo=7, routed)           0.930    18.943    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_2_n_3
    SLICE_X69Y34         LUT3 (Prop_lut3_I0_O)        0.373    19.316 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_2/O
                         net (fo=2, routed)           0.304    19.620    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_2_n_0
    SLICE_X69Y33         LUT6 (Prop_lut6_I0_O)        0.124    19.744 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_1/O
                         net (fo=1, routed)           0.000    19.744    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_1_n_0
    SLICE_X69Y33         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.551    12.731    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X69Y33         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]/C
                         clock pessimism              0.265    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X69Y33         FDRE (Setup_fdre_C_D)        0.032    12.873    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -19.744    
  -------------------------------------------------------------------
                         slack                                 -6.871    

Slack (VIOLATED) :        -6.867ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.717ns  (logic 7.591ns (45.409%)  route 9.126ns (54.591%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.728     3.022    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X71Y36         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y36         FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][1]/Q
                         net (fo=9, routed)           0.799     4.277    system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4]_8[1]
    SLICE_X71Y36         LUT2 (Prop_lut2_I0_O)        0.124     4.401 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_112/O
                         net (fo=1, routed)           0.000     4.401    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_112_n_0
    SLICE_X71Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.802 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.802    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_78_n_0
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.136 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_79/O[1]
                         net (fo=3, routed)           0.819     5.955    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_79_n_6
    SLICE_X69Y37         LUT3 (Prop_lut3_I0_O)        0.331     6.286 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_46/O
                         net (fo=2, routed)           0.668     6.953    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_46_n_0
    SLICE_X69Y37         LUT4 (Prop_lut4_I3_O)        0.326     7.279 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_50/O
                         net (fo=1, routed)           0.000     7.279    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_50_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.859 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_11/O[2]
                         net (fo=17, routed)          0.786     8.646    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][6]_0[2]
    SLICE_X69Y35         LUT3 (Prop_lut3_I2_O)        0.302     8.948 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_45/O
                         net (fo=1, routed)           0.614     9.561    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_45_n_0
    SLICE_X68Y35         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.959 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.959    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_25_n_0
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.181 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_23/O[0]
                         net (fo=2, routed)           0.589    10.771    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_23_n_7
    SLICE_X70Y35         LUT3 (Prop_lut3_I1_O)        0.328    11.099 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_14/O
                         net (fo=2, routed)           0.648    11.747    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_14_n_0
    SLICE_X70Y35         LUT4 (Prop_lut4_I3_O)        0.327    12.074 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_18/O
                         net (fo=1, routed)           0.000    12.074    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_18_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.475 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.475    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_4_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.809 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][4]_i_3/O[1]
                         net (fo=18, routed)          0.991    13.800    system_i/Sketch_IP_0/inst_n_29
    SLICE_X67Y39         LUT3 (Prop_lut3_I2_O)        0.303    14.103 r  system_i/Sketch_IP_0/curved_data[4][7]_i_123/O
                         net (fo=3, routed)           0.884    14.987    system_i/Sketch_IP_0/curved_data[4][7]_i_123_n_0
    SLICE_X65Y35         LUT5 (Prop_lut5_I1_O)        0.124    15.111 r  system_i/Sketch_IP_0/curved_data[4][7]_i_83/O
                         net (fo=2, routed)           0.441    15.552    system_i/Sketch_IP_0/curved_data[4][7]_i_83_n_0
    SLICE_X66Y35         LUT6 (Prop_lut6_I0_O)        0.124    15.676 r  system_i/Sketch_IP_0/curved_data[4][7]_i_87/O
                         net (fo=1, routed)           0.000    15.676    system_i/Sketch_IP_0/curved_data[4][7]_i_87_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.052 r  system_i/Sketch_IP_0/curved_data_reg[4][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.052    system_i/Sketch_IP_0/curved_data_reg[4][7]_i_53_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.169 r  system_i/Sketch_IP_0/curved_data_reg[4][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.169    system_i/Sketch_IP_0/curved_data_reg[4][7]_i_19_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.388 r  system_i/Sketch_IP_0/curved_data_reg[4][7]_i_4/O[0]
                         net (fo=3, routed)           0.658    17.045    system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[4][2]_0[0]
    SLICE_X67Y36         LUT4 (Prop_lut4_I2_O)        0.295    17.340 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_39/O
                         net (fo=1, routed)           0.000    17.340    system_i/Sketch_IP_0/inst/conv1/curved_data[4][7]_i_39_n_0
    SLICE_X67Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.741 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.741    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_8_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.012 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_2/CO[0]
                         net (fo=7, routed)           0.930    18.943    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][7]_i_2_n_3
    SLICE_X69Y34         LUT3 (Prop_lut3_I0_O)        0.373    19.316 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_2/O
                         net (fo=2, routed)           0.299    19.615    system_i/Sketch_IP_0/inst/conv1/curved_data[4][4]_i_2_n_0
    SLICE_X69Y33         LUT5 (Prop_lut5_I0_O)        0.124    19.739 r  system_i/Sketch_IP_0/inst/conv1/curved_data[4][3]_i_1/O
                         net (fo=1, routed)           0.000    19.739    system_i/Sketch_IP_0/inst/conv1/curved_data[4][3]_i_1_n_0
    SLICE_X69Y33         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.551    12.731    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X69Y33         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][3]/C
                         clock pessimism              0.265    12.995    
                         clock uncertainty           -0.154    12.841    
    SLICE_X69Y33         FDRE (Setup_fdre_C_D)        0.031    12.872    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[4][3]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -19.739    
  -------------------------------------------------------------------
                         slack                                 -6.867    

Slack (VIOLATED) :        -6.801ns  (required time - arrival time)
  Source:                 system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.619ns  (logic 7.913ns (47.615%)  route 8.706ns (52.385%))
  Logic Levels:           23  (CARRY4=11 LUT2=1 LUT3=5 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.731     3.025    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X61Y44         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.456     3.481 r  system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[5][1]/Q
                         net (fo=9, routed)           0.708     4.189    system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[5]_1[1]
    SLICE_X60Y44         LUT2 (Prop_lut2_I0_O)        0.124     4.313 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_112/O
                         net (fo=1, routed)           0.000     4.313    system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_112_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.714 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_78/CO[3]
                         net (fo=1, routed)           0.000     4.714    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_78_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.048 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_79/O[1]
                         net (fo=3, routed)           0.599     5.648    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_79_n_6
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329     5.977 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_46/O
                         net (fo=2, routed)           0.732     6.708    system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_46_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I3_O)        0.326     7.034 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_50/O
                         net (fo=1, routed)           0.000     7.034    system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_50_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.674 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_11/O[3]
                         net (fo=17, routed)          0.822     8.496    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][6]_0[3]
    SLICE_X63Y42         LUT3 (Prop_lut3_I2_O)        0.306     8.802 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_44/O
                         net (fo=1, routed)           0.625     9.427    system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_44_n_0
    SLICE_X67Y42         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.812 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][4]_i_25_n_0
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.051 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][4]_i_23/O[2]
                         net (fo=2, routed)           0.705    10.756    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][4]_i_23_n_5
    SLICE_X65Y43         LUT3 (Prop_lut3_I1_O)        0.296    11.052 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_7/O
                         net (fo=2, routed)           0.732    11.784    system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_7_n_0
    SLICE_X65Y43         LUT4 (Prop_lut4_I3_O)        0.326    12.110 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_11/O
                         net (fo=1, routed)           0.000    12.110    system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_11_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.660 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.660    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][4]_i_3_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.994 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_6/O[1]
                         net (fo=18, routed)          0.797    13.791    system_i/Sketch_IP_0/inst_n_193
    SLICE_X69Y42         LUT3 (Prop_lut3_I0_O)        0.303    14.094 r  system_i/Sketch_IP_0/curved_data[5][7]_i_123/O
                         net (fo=3, routed)           0.565    14.659    system_i/Sketch_IP_0/curved_data[5][7]_i_123_n_0
    SLICE_X69Y43         LUT5 (Prop_lut5_I1_O)        0.124    14.783 r  system_i/Sketch_IP_0/curved_data[5][7]_i_83/O
                         net (fo=2, routed)           0.361    15.144    system_i/Sketch_IP_0/curved_data[5][7]_i_83_n_0
    SLICE_X68Y43         LUT6 (Prop_lut6_I0_O)        0.124    15.268 r  system_i/Sketch_IP_0/curved_data[5][7]_i_87/O
                         net (fo=1, routed)           0.000    15.268    system_i/Sketch_IP_0/curved_data[5][7]_i_87_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.669 r  system_i/Sketch_IP_0/curved_data_reg[5][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    15.669    system_i/Sketch_IP_0/curved_data_reg[5][7]_i_53_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.003 r  system_i/Sketch_IP_0/curved_data_reg[5][7]_i_19/O[1]
                         net (fo=3, routed)           0.837    16.840    system_i/Sketch_IP_0/inst/conv1/i_pixel_data_light_s2_reg[5][2]_7[1]
    SLICE_X66Y44         LUT4 (Prop_lut4_I1_O)        0.303    17.143 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_41/O
                         net (fo=1, routed)           0.000    17.143    system_i/Sketch_IP_0/inst/conv1/curved_data[5][7]_i_41_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.676 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.676    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_8_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.930 r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_2/CO[0]
                         net (fo=7, routed)           0.921    18.851    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][7]_i_2_n_3
    SLICE_X68Y41         LUT3 (Prop_lut3_I0_O)        0.367    19.218 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_2/O
                         net (fo=2, routed)           0.302    19.520    system_i/Sketch_IP_0/inst/conv1/curved_data[5][4]_i_2_n_0
    SLICE_X69Y41         LUT5 (Prop_lut5_I0_O)        0.124    19.644 r  system_i/Sketch_IP_0/inst/conv1/curved_data[5][3]_i_1/O
                         net (fo=1, routed)           0.000    19.644    system_i/Sketch_IP_0/inst/conv1/curved_data[5][3]_i_1_n_0
    SLICE_X69Y41         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.557    12.736    system_i/Sketch_IP_0/inst/conv1/axi_clk
    SLICE_X69Y41         FDRE                                         r  system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][3]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X69Y41         FDRE (Setup_fdre_C_D)        0.031    12.843    system_i/Sketch_IP_0/inst/conv1/curved_data_reg[5][3]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -19.644    
  -------------------------------------------------------------------
                         slack                                 -6.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMD32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMS32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMS32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.613     0.949    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y23          FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.090 r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.307    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD0
    SLICE_X6Y23          RAMS32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.879     1.245    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X6Y23          RAMS32                                       r  system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.283     0.962    
    SLICE_X6Y23          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.272    system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.560     0.896    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y39         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=107, routed)         0.218     1.255    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X42Y39         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.827     1.193    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y39         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.560     0.896    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X43Y39         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=107, routed)         0.218     1.255    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD0
    SLICE_X42Y39         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.827     1.193    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X42Y39         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.284     0.909    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.219    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y12  system_i/Sketch_IP_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y12  system_i/Sketch_IP_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4   system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y68  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y68  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y68  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_64_127_6_6/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_64_127_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y65  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y65  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_6_6/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y67  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y67  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y67  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y67  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y65  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y65  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_384_447_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y73  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_448_511_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y73  system_i/Sketch_IP_0/inst/IC/lB1/line_reg_r1_448_511_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 1.155ns (22.211%)  route 4.045ns (77.789%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 8.313 - 6.734 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.646     1.649    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X52Y15         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.456     2.105 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=18, routed)          1.424     3.529    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.124     3.653 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.327     3.980    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.104 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.622     4.726    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.119     4.845 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.677     5.522    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X58Y18         LUT4 (Prop_lut4_I2_O)        0.332     5.854 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.995     6.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.576     8.313    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.115     8.427    
                         clock uncertainty           -0.114     8.313    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.870    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          7.870    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.043ns (22.223%)  route 3.650ns (77.777%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.706     1.709    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X58Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          1.183     3.410    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.534 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=2, routed)           0.314     3.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.973 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.545     4.517    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.641 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0/O
                         net (fo=38, routed)          0.760     5.401    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.153     5.554 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.848     6.402    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[0]/C
                         clock pessimism              0.115     8.390    
                         clock uncertainty           -0.114     8.276    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.727     7.549    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.043ns (22.223%)  route 3.650ns (77.777%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.706     1.709    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X58Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          1.183     3.410    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.534 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=2, routed)           0.314     3.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.973 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.545     4.517    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.641 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0/O
                         net (fo=38, routed)          0.760     5.401    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.153     5.554 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.848     6.402    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[1]/C
                         clock pessimism              0.115     8.390    
                         clock uncertainty           -0.114     8.276    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.727     7.549    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.043ns (22.223%)  route 3.650ns (77.777%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.706     1.709    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X58Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          1.183     3.410    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.534 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=2, routed)           0.314     3.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.973 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.545     4.517    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.641 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0/O
                         net (fo=38, routed)          0.760     5.401    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.153     5.554 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.848     6.402    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[2]/C
                         clock pessimism              0.115     8.390    
                         clock uncertainty           -0.114     8.276    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.727     7.549    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.043ns (22.223%)  route 3.650ns (77.777%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 8.275 - 6.734 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.706     1.709    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X58Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          1.183     3.410    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.534 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=2, routed)           0.314     3.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.973 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.545     4.517    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.641 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0/O
                         net (fo=38, routed)          0.760     5.401    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.153     5.554 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.848     6.402    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.538     8.275    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X62Y26         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[3]/C
                         clock pessimism              0.115     8.390    
                         clock uncertainty           -0.114     8.276    
    SLICE_X62Y26         FDRE (Setup_fdre_C_R)       -0.727     7.549    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.549    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.541ns (28.943%)  route 3.783ns (71.057%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 8.263 - 6.734 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.634     1.637    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/aclk
    SLICE_X45Y74         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.419     2.056 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.mesg_reg_reg[4]/Q
                         net (fo=2, routed)           0.805     2.861    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/Q[4]
    SLICE_X45Y72         LUT6 (Prop_lut6_I0_O)        0.299     3.160 f  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.502     3.662    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/gen_pipelined.mesg_reg_reg[4]
    SLICE_X49Y72         LUT2 (Prop_lut2_I1_O)        0.124     3.786 r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/s_axi_bvalid_INST_0/O
                         net (fo=1, routed)           0.447     4.233    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.357 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=20, routed)          1.143     5.499    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in3_in
    SLICE_X59Y76         LUT4 (Prop_lut4_I0_O)        0.119     5.618 f  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7/O
                         net (fo=2, routed)           0.454     6.072    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_7_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I1_O)        0.332     6.404 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2/O
                         net (fo=1, routed)           0.433     6.837    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_2_n_0
    SLICE_X59Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.961 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     6.961    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r0
    SLICE_X59Y77         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.526     8.263    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X59Y77         FDSE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.014     8.277    
                         clock uncertainty           -0.114     8.162    
    SLICE_X59Y77         FDSE (Setup_fdse_C_D)        0.029     8.191    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                          8.191    
                         arrival time                          -6.961    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.176ns (22.952%)  route 3.948ns (77.048%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 8.276 - 6.734 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.635     1.638    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X53Y23         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.456     2.094 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[1]/Q
                         net (fo=7, routed)           1.257     3.351    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg_n_0_[1]
    SLICE_X57Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.475 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2[1]_i_1/O
                         net (fo=5, routed)           0.587     4.062    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2[1]_i_1_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I1_O)        0.124     4.186 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[3]_i_2/O
                         net (fo=2, routed)           0.663     4.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[3]_i_2_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.118     4.967 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[5]_i_2/O
                         net (fo=2, routed)           0.816     5.783    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[5]_i_2_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I4_O)        0.354     6.137 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2[4]_i_1/O
                         net (fo=1, routed)           0.625     6.762    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_im1[4]
    SLICE_X60Y27         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.539     8.276    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X60Y27         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[4]/C
                         clock pessimism              0.115     8.391    
                         clock uncertainty           -0.114     8.277    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)       -0.264     8.013    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.403ns (26.027%)  route 3.988ns (73.973%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 8.276 - 6.734 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.646     1.649    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/m_axi_mm2s_aclk
    SLICE_X52Y15         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.456     2.105 f  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_FREE_RUN_MODE.frame_sync_i_reg/Q
                         net (fo=18, routed)          1.424     3.529    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_27_out
    SLICE_X59Y20         LUT5 (Prop_lut5_I1_O)        0.124     3.653 f  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=6, routed)           0.327     3.980    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_reg_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.124     4.104 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_base_inst_i_16/O
                         net (fo=13, routed)          0.622     4.726    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_enable_input_rdy_reg
    SLICE_X55Y21         LUT4 (Prop_lut4_I2_O)        0.119     4.845 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst_i_14/O
                         net (fo=13, routed)          0.677     5.522    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X58Y18         LUT4 (Prop_lut4_I2_O)        0.332     5.854 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.535     6.389    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.513 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_2/O
                         net (fo=1, routed)           0.403     6.916    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_2_n_0
    SLICE_X55Y19         LUT4 (Prop_lut4_I1_O)        0.124     7.040 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1/O
                         net (fo=1, routed)           0.000     7.040    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1_n_0
    SLICE_X55Y19         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.539     8.276    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X55Y19         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.115     8.391    
                         clock uncertainty           -0.114     8.277    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)        0.029     8.306    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.043ns (22.828%)  route 3.526ns (77.172%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 8.273 - 6.734 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.706     1.709    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X58Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          1.183     3.410    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.534 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=2, routed)           0.314     3.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.973 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.545     4.517    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.641 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0/O
                         net (fo=38, routed)          0.760     5.401    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.153     5.554 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.724     6.278    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37
    SLICE_X62Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.536     8.273    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X62Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.115     8.388    
                         clock uncertainty           -0.114     8.274    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.727     7.547    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.269    

Slack (MET) :             1.269ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_clk_wiz_0_0 rise@6.734ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.043ns (22.828%)  route 3.526ns (77.172%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 8.273 - 6.734 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.806     1.806    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.706     1.709    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X58Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_calc_error_reg_reg/Q
                         net (fo=11, routed)          1.183     3.410    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.534 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_4/O
                         net (fo=2, routed)           0.314     3.849    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.973 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.545     4.517    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dbeat_cntr_reg[0]
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124     4.641 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0/O
                         net (fo=38, routed)          0.760     5.401    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg[0]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.153     5.554 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.724     6.278    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37
    SLICE_X62Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        1.612     8.346    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        1.536     8.273    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X62Y25         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/C
                         clock pessimism              0.115     8.388    
                         clock uncertainty           -0.114     8.274    
    SLICE_X62Y25         FDRE (Setup_fdre_C_R)       -0.727     7.547    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.285%)  route 0.218ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.553     0.555    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X51Y59         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/Q
                         net (fo=1, routed)           0.218     0.914    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[8]
    SLICE_X45Y61         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.824     0.826    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X45Y61         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.070     0.891    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1088]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.086%)  route 0.250ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.575     0.577    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X59Y32         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1088]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1088]/Q
                         net (fo=1, routed)           0.250     0.967    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.875     0.877    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.233     0.644    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.296     0.940    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.136%)  route 0.217ns (62.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.549     0.551    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X49Y22         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[14]/Q
                         net (fo=1, routed)           0.217     0.895    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][14]
    SLICE_X50Y24         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.807     0.809    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X50Y24         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
                         clock pessimism             -0.005     0.804    
    SLICE_X50Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.867    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.446%)  route 0.214ns (62.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.550     0.552    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X48Y20         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[9]/Q
                         net (fo=1, routed)           0.214     0.893    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][9]
    SLICE_X50Y22         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.810     0.812    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X50Y22         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.863    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1115]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.955%)  route 0.218ns (57.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.570     0.572    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X54Y28         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1115]/Q
                         net (fo=1, routed)           0.218     0.953    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[56]
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.875     0.877    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.296     0.921    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.610%)  route 0.195ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.551     0.553    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X51Y62         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/Q
                         net (fo=1, routed)           0.195     0.876    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[2]
    SLICE_X45Y64         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.821     0.823    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X45Y64         FDRE                                         r  system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.022     0.840    system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.728%)  route 0.220ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.572     0.574    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X54Y30         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     0.738 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.220     0.957    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.875     0.877    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     0.921    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.553     0.555    system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X51Y37         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1078]/Q
                         net (fo=1, routed)           0.056     0.751    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X50Y37         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.819     0.821    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y37         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.253     0.568    
    SLICE_X50Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.715    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.552     0.554    system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X51Y36         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.056     0.750    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X50Y36         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.818     0.820    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X50Y36         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.253     0.567    
    SLICE_X50Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.714    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.812%)  route 0.219ns (57.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.597     0.597    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.575     0.577    system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/aclk
    SLICE_X54Y33         FDRE                                         r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i_reg[1104]/Q
                         net (fo=1, routed)           0.219     0.960    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[45]
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9556, routed)        0.864     0.864    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4277, routed)        0.875     0.877    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y5          RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.252     0.625    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     0.921    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y3      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y3      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y4      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y4      system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y5      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y5      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y8      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y8      system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X26Y61     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X46Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X46Y43     system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X32Y63     system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.395ns  (logic 0.419ns (30.028%)  route 0.976ns (69.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.976     1.395    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X64Y75         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)       -0.280     6.454    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.454    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.444ns  (logic 0.456ns (31.577%)  route 0.988ns (68.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.988     1.444    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X29Y73         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X29Y73         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.419ns  (logic 0.456ns (32.129%)  route 0.963ns (67.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/C
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.963     1.419    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[4]
    SLICE_X56Y45         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y45         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.402ns  (logic 0.456ns (32.523%)  route 0.946ns (67.477%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.946     1.402    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X57Y61         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.079%)  route 0.882ns (65.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.882     1.338    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X64Y74         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.283%)  route 0.836ns (64.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.836     1.292    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X29Y74         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.361%)  route 0.834ns (64.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.834     1.290    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X57Y61         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)       -0.105     6.629    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.262ns  (logic 0.456ns (36.132%)  route 0.806ns (63.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X53Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.806     1.262    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X55Y46         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.406%)  route 0.797ns (63.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.797     1.253    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X57Y60         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.719%)  route 0.786ns (63.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.786     1.242    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X59Y69         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X59Y69         FDRE (Setup_fdre_C_D)       -0.103     6.631    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.631    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                  5.389    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.343ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.552ns  (logic 0.456ns (29.378%)  route 1.096ns (70.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.096     1.552    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X47Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.552    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.418ns  (logic 0.456ns (32.168%)  route 0.962ns (67.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.962     1.418    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X51Y48         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y48         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.185ns  (logic 0.419ns (35.373%)  route 0.766ns (64.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.766     1.185    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X53Y42         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.119%)  route 0.806ns (60.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y78                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X26Y78         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.806     1.324    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X27Y78         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.303ns  (logic 0.456ns (35.002%)  route 0.847ns (64.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.847     1.303    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X26Y77         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)       -0.058     9.942    system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.906%)  route 0.850ns (65.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.850     1.306    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X42Y80         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y80         FDRE (Setup_fdre_C_D)       -0.054     9.946    system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.621%)  route 0.789ns (63.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.789     1.245    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X51Y49         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y49         FDRE (Setup_fdre_C_D)       -0.105     9.895    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.419ns (39.478%)  route 0.642ns (60.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.642     1.061    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X44Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.825%)  route 0.607ns (59.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71                                      0.000     0.000 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.607     1.026    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X60Y71         FDRE                                         r  system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.026    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.991%)  route 0.744ns (62.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42                                      0.000     0.000 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X52Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.744     1.200    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X51Y42         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.707    





