C * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c=> * * c& * * * cv1_circuit2 * * * * ck5_facirc_1 b0 b1 b2 b3 b0 b1 * * cr1_xxreal_0 b3 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 b4 * * * * ck5_facirc_1 b0 b1 b2 b3 
+ * ! / b0  * ! / b1  * ! / b2  * ! / b3  * * c=> * * c& * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * * c& * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * * c& * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * cv7_ordinal1 b3 * * cm1_subset_1 * * * * ck5_facirc_1 b0 b1 b2 b3 * ck4_card_3 * * cu3_msualg_1 b0 b1 
+ * ! / b0  * * c=> * cv7_ordinal1 b0 * ! / b1  * * c=> * cv7_ordinal1 b1 * c~ * * c& * * cr1_xxreal_0 b0 b1 * ! / b2  * * c=> * cv7_ordinal1 b2 * c~ * * c= b1 * * ck2_xcmplx_0 b0 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * ! / b4  * * c=> * cv7_ordinal1 b4 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck2_xcmplx_0 b3 b4 * * * * ck5_facirc_1 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 b4 
+ * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c=> * * * cv1_circuit2 b2 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 b3 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 * * * ck6_circuit2 b0 b1 * * * * ck5_facirc_1 b0 b1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 c1 * * * ck6_circuit2 b0 b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * * c= * * * * ck5_facirc_1 b0 b1 b2 ck6_numbers b2 
- * ! / b0  * * c=> * * c& * c~ * cv2_struct_0 b0 * * c& * c~ * cv11_struct_0 b0 * * c& * cv2_msafree2 b0 * cl1_msualg_1 b0 * ! / b1  * * c=> * * c& * * cv4_msualg_1 b1 b0 * * c& * * cv4_msafree2 b1 b0 * * cl3_msualg_1 b1 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck4_card_3 * * cu3_msualg_1 b0 b1 * ! / b3  * * c=> * cv7_ordinal1 b3 * * c= * * * * ck5_facirc_1 b0 b1 b2 * * ck1_nat_1 b3 c1 * * * * ck5_facirc_1 b0 b1 * * * ck6_circuit2 b0 b1 b2 b3 
