{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544316582927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544316582927 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544316582993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544316583060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544316583060 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1544316583168 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1544316583168 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1544316583185 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\|ram_block1a4 " "Atom \"volumeControl:vol\|float:inst_L\|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0\|fpoint2_multi:fpci_multi\|fpoint2_multi_datapath:datapath\|FPSqrt:\\FPSQRT_GEN:sqrt\|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem\|altsyncram_gg44:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1544316583217 "|ghrd_top|volumeControl:vol|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ram_block1a4"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1544316583217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544316583845 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544316583881 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544316590716 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544316590991 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "78 374 " "No exact pin location assignment(s) for 78 pins of 374 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544316591632 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1544316591663 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1544316591663 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1544316610812 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1544316612807 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1544316612807 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 10 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 921 global CLKCTRL_G7 " "soc_system:u0\|soc_system_Primary_PLL:primary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 921 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 130 global CLKCTRL_G3 " "soc_system:u0\|soc_system_Secondary_PLL:secondary_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 130 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G11 " "audio_pll:clock_gen\|audio_pll_audio_pll_0:audio_pll_0\|audio_pll_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544316613626 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1313 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 1313 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 604 global CLKCTRL_G4 " "KEY\[0\]~inputCLKENA0 with 604 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AUD_BCLK~inputCLKENA0 104 global CLKCTRL_G13 " "AUD_BCLK~inputCLKENA0 with 104 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1544316613626 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver AUD_BCLK~inputCLKENA0 CLKCTRL_G13 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G13" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_H7 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_H7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1544316613626 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1544316613626 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1544316613626 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544316613628 ""}
{ "Info" "ISTA_SDC_FOUND" "aud_32/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'aud_32/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316619785 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316619844 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316619845 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316619851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544316619858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620331 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620331 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620333 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620333 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316620336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620337 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620338 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620338 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620338 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620338 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620338 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620339 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620339 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620340 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620340 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620341 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620341 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620342 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620342 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620343 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620343 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620344 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620344 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620344 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620345 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620345 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620345 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620345 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620346 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620346 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620346 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620347 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620347 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620348 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620348 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620348 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620349 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620349 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620349 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620350 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620350 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620351 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620351 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620351 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620352 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620352 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620352 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620353 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620353 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620353 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620354 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620354 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620355 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620355 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620355 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620356 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620356 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620356 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620356 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620357 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620357 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620357 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620357 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620358 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620358 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620359 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620359 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620360 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620360 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620361 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620361 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620361 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620362 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620362 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620363 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620363 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620363 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620364 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620364 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620364 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620365 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620365 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620365 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620366 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620366 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620366 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620367 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620367 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620367 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620367 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620368 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620368 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620368 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620369 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620369 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316620369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620370 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620371 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620371 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620372 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620372 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620373 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620374 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620374 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620374 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620374 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620375 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620376 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620376 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620377 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620377 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620378 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620378 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620379 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620379 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620380 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620380 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620381 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620382 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620382 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620383 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620383 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620384 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620384 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620385 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620385 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620386 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620386 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620387 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620387 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620388 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620388 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620389 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620389 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620390 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620390 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620391 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620391 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620392 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620392 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620392 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620393 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620394 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620394 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620395 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620395 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620396 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620396 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620396 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620397 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620397 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620398 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620399 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620400 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620400 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620401 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620401 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620402 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620403 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620403 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1544316620404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544316620404 ""}  } { { "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544316620404 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544316620404 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316620408 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316620408 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 48 -duty_cycle 50.00 -name \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316620408 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316620408 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316620408 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1544316620408 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1544316620408 ""}
{ "Warning" "WSTA_CANNOT_DERIVE_BASE_CLOCK_FOR_PLL" "u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The base clock assignment for generated clock u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] cannot be derived" {  } {  } 0 332157 "The base clock assignment for generated clock %1!s! cannot be derived" 0 0 "Fitter" 0 -1 1544316620408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1544316620408 ""}
{ "Warning" "WSTA_SCC_LOOP" "1147 " "Found combinational loop of 1147 nodes" { { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|datab " "Node \"vol\|fsm_L\|Selector35~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector35~1\|combout " "Node \"vol\|fsm_L\|Selector35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|datae " "Node \"vol\|fsm_L\|Selector34~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|combout " "Node \"vol\|fsm_L\|Selector34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datae " "Node \"vol\|fsm_L\|Selector30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|combout " "Node \"vol\|fsm_L\|Selector30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|datac " "Node \"vol\|fsm_L\|Selector30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~2\|combout " "Node \"vol\|fsm_L\|Selector30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|datac " "Node \"vol\|fsm_L\|Selector31~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector31~1\|combout " "Node \"vol\|fsm_L\|Selector31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|datae " "Node \"vol\|fsm_L\|Selector32~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|combout " "Node \"vol\|fsm_L\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|datae " "Node \"vol\|fsm_L\|Selector25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector25~0\|combout " "Node \"vol\|fsm_L\|Selector25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|datae " "Node \"vol\|fsm_L\|Selector19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector19~0\|combout " "Node \"vol\|fsm_L\|Selector19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|datae " "Node \"vol\|fsm_L\|Selector20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector20~0\|combout " "Node \"vol\|fsm_L\|Selector20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|datae " "Node \"vol\|fsm_L\|Selector27~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector27~0\|combout " "Node \"vol\|fsm_L\|Selector27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|datae " "Node \"vol\|fsm_L\|Selector23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector23~0\|combout " "Node \"vol\|fsm_L\|Selector23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|datad " "Node \"vol\|fsm_L\|Selector16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|combout " "Node \"vol\|fsm_L\|Selector16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|datae " "Node \"vol\|fsm_L\|Selector33~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|combout " "Node \"vol\|fsm_L\|Selector33~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|datae " "Node \"vol\|fsm_L\|Selector17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector17~0\|combout " "Node \"vol\|fsm_L\|Selector17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datac " "Node \"vol\|fsm_L\|Selector11~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|combout " "Node \"vol\|fsm_L\|Selector11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|datab " "Node \"vol\|fsm_L\|Selector4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|combout " "Node \"vol\|fsm_L\|Selector4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|datad " "Node \"vol\|fsm_L\|Selector4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|datae " "Node \"vol\|fsm_L\|Selector21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector21~0\|combout " "Node \"vol\|fsm_L\|Selector21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|datae " "Node \"vol\|fsm_L\|Selector18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector18~0\|combout " "Node \"vol\|fsm_L\|Selector18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|datae " "Node \"vol\|fsm_L\|Selector29~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector29~0\|combout " "Node \"vol\|fsm_L\|Selector29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~85\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|datae " "Node \"vol\|fsm_L\|Selector22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector22~0\|combout " "Node \"vol\|fsm_L\|Selector22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|datad " "Node \"vol\|fsm_L\|Selector13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|combout " "Node \"vol\|fsm_L\|Selector13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datab " "Node \"vol\|fsm_L\|Selector5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|combout " "Node \"vol\|fsm_L\|Selector5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~0\|datac " "Node \"vol\|fsm_L\|Selector4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datad " "Node \"vol\|fsm_L\|Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|combout " "Node \"vol\|fsm_L\|Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datac " "Node \"vol\|fsm_L\|Selector12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|combout " "Node \"vol\|fsm_L\|Selector12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|datae " "Node \"vol\|fsm_L\|Selector24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector24~0\|combout " "Node \"vol\|fsm_L\|Selector24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datac " "Node \"vol\|fsm_L\|Selector8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|combout " "Node \"vol\|fsm_L\|Selector8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|datac " "Node \"vol\|fsm_L\|Selector8~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~1\|combout " "Node \"vol\|fsm_L\|Selector8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|datab " "Node \"vol\|fsm_L\|Selector15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~0\|combout " "Node \"vol\|fsm_L\|Selector15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|datac " "Node \"vol\|fsm_L\|Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|combout " "Node \"vol\|fsm_L\|Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|datab " "Node \"vol\|fsm_L\|Selector14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|combout " "Node \"vol\|fsm_L\|Selector14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|datab " "Node \"vol\|fsm_L\|Selector9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|combout " "Node \"vol\|fsm_L\|Selector9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datac " "Node \"vol\|fsm_L\|Selector6~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|combout " "Node \"vol\|fsm_L\|Selector6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datac " "Node \"vol\|fsm_L\|Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datab " "Node \"vol\|fsm_L\|Selector10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|combout " "Node \"vol\|fsm_L\|Selector10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datac " "Node \"vol\|fsm_L\|Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|combout " "Node \"vol\|fsm_L\|Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add2~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|datac " "Node \"vol\|fsm_L\|Selector15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector15~1\|combout " "Node \"vol\|fsm_L\|Selector15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~34\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~26\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datab " "Node \"vol\|fsm_L\|Selector12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|combout " "Node \"vol\|fsm_L\|Selector12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux38~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux41~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux44~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|dataa " "Node \"vol\|fsm_L\|Selector10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datad " "Node \"vol\|fsm_L\|Selector12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|dataa " "Node \"vol\|fsm_L\|Selector12~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|dataa " "Node \"vol\|fsm_L\|Selector9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datad " "Node \"vol\|fsm_L\|Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|dataa " "Node \"vol\|fsm_L\|Selector11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|combout " "Node \"vol\|fsm_L\|Selector11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux92~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\ARITH_GEN:div\|Equal1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux82~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux20~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux76~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux37~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datad " "Node \"vol\|fsm_L\|Selector11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datad " "Node \"vol\|fsm_L\|Selector5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datad " "Node \"vol\|fsm_L\|Selector6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|datad " "Node \"vol\|fsm_L\|Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datad " "Node \"vol\|fsm_L\|Selector8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux31~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|datac " "Node \"vol\|fsm_L\|Selector14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|datab " "Node \"vol\|fsm_L\|Selector30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~2\|datac " "Node \"vol\|fsm_L\|Selector33~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~2\|combout " "Node \"vol\|fsm_L\|Selector33~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector33~1\|dataf " "Node \"vol\|fsm_L\|Selector33~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~2\|datac " "Node \"vol\|fsm_L\|Selector34~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~2\|combout " "Node \"vol\|fsm_L\|Selector34~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector34~1\|dataf " "Node \"vol\|fsm_L\|Selector34~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector16~0\|datae " "Node \"vol\|fsm_L\|Selector16~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~2\|datac " "Node \"vol\|fsm_L\|Selector32~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~2\|combout " "Node \"vol\|fsm_L\|Selector32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector32~1\|dataf " "Node \"vol\|fsm_L\|Selector32~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datae " "Node \"vol\|fsm_L\|Selector13~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|combout " "Node \"vol\|fsm_L\|Selector13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~2\|datac " "Node \"vol\|fsm_L\|Selector13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~2\|combout " "Node \"vol\|fsm_L\|Selector13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|dataf " "Node \"vol\|fsm_L\|Selector13~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~2\|datab " "Node \"vol\|fsm_L\|Selector13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datab " "Node \"vol\|fsm_L\|Selector13~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector30~1\|dataa " "Node \"vol\|fsm_L\|Selector30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux27~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~1\|datae " "Node \"vol\|fsm_L\|Selector13~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector14~1\|dataa " "Node \"vol\|fsm_L\|Selector14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datad " "Node \"vol\|fsm_L\|Selector13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector8~0\|datab " "Node \"vol\|fsm_L\|Selector8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~0\|datab " "Node \"vol\|fsm_L\|Selector12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~0\|datab " "Node \"vol\|fsm_L\|Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector7~0\|datab " "Node \"vol\|fsm_L\|Selector7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector5~1\|datac " "Node \"vol\|fsm_L\|Selector5~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector6~1\|datab " "Node \"vol\|fsm_L\|Selector6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~0\|datab " "Node \"vol\|fsm_L\|Selector9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~1\|datab " "Node \"vol\|fsm_L\|Selector11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|datac " "Node \"vol\|fsm_L\|Selector11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector10~1\|datac " "Node \"vol\|fsm_L\|Selector10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector12~1\|datac " "Node \"vol\|fsm_L\|Selector12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector9~1\|datac " "Node \"vol\|fsm_L\|Selector9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux7~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux28~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux29~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux30~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector13~0\|datac " "Node \"vol\|fsm_L\|Selector13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux39~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux13~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~93\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~97\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|datab " "Node \"vol\|fsm_L\|Selector4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector4~1\|combout " "Node \"vol\|fsm_L\|Selector4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux94~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~101\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~113\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~109\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~105\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~125\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~121\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~117\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add1~130\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|Mux8~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux93~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add3~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Add0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux35~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux25~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux34~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector11~2\|datab " "Node \"vol\|fsm_L\|Selector11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~2\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux42~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux78~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux8~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux77~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux40~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datag " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datag\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux36~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux11~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux12~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux85~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux16~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|datae " "Node \"vol\|fsm_L\|Selector26~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector26~0\|combout " "Node \"vol\|fsm_L\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux87~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux43~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux86~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux90~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux81~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux80~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux23~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux22~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux79~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux83~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux18~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|datae " "Node \"vol\|fsm_L\|Selector28~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|fsm_L\|Selector28~0\|combout " "Node \"vol\|fsm_L\|Selector28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux21~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux89~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux24~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux88~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux84~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux91~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""} { "Warning" "WSTA_SCC_NODE" "vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac " "Node \"vol\|inst_L\|nios_custom_instr_floating_point_2_0\|fpci_multi\|datapath\|\\CON_GEN:Float2Int\|Mux27~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544316620426 ""}  } { { "float/synthesis/submodules/fpoint2_multi_datapath.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/fpoint2_multi_datapath.vhd" 106 -1 0 } } { "gain_fsm.sv" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/gain_fsm.sv" 111 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 216 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 228 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 247 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 222 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 262 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 302 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 286 -1 0 } } { "float/synthesis/submodules/FloatToInt/FloatToInt.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FloatToInt/FloatToInt.vhd" 187 -1 0 } } { "float/synthesis/submodules/FPDiv/FPDiv.vhd" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/float/synthesis/submodules/FPDiv/FPDiv.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1544316620426 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "1147 " "Design contains combinational loop of 1147 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1544316620454 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] AUD_BCLK " "Register soc_system:u0\|avalon_microphone_system:mic_system_0\|i2s_master:m1\|data_right\[13\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316620522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544316620522 "|ghrd_top|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316620522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544316620522 "|ghrd_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316620522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544316620522 "|ghrd_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1544316620522 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1544316620522 "|ghrd_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2042" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1726" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1544316620536 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1544316620536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544316620669 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1544316620669 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1544316620688 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1544316620688 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544316620691 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.000   clock_27_1 " "  37.000   clock_27_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_4 " "  20.000   clock_50_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 clock_gen\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "  20.833 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.083 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.083 u0\|primary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "  10.416 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.604 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   2.604 u0\|secondary_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544316620691 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544316620691 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544316621025 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544316621026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544316621027 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544316621035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544316621055 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544316621071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544316621073 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544316621081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544316622701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "130 DSP block " "Packed 130 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544316622710 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544316622710 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544316623905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544316629881 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1544316633481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544316642751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544316656754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544316665658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544316665658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544316672711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544316685649 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544316685649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544316729606 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544316729606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:53 " "Fitter routing operations ending: elapsed time is 00:00:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544316729618 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.34 " "Total time spent on timing analysis during the Fitter is 17.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544316736726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544316736890 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544316740158 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544316740162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544316743348 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544316762906 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544316764011 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 184 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 162 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544316764117 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544316764117 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "ghrd_top.v" "" { Text "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/ghrd_top.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544316764123 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544316764123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system.fit.smsg " "Generated suppressed messages file H:/juanjm2_git/micArray/Working_Code/de1_soc_GHRD/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544316764678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1440 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 1440 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7502 " "Peak virtual memory: 7502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544316767201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 08 18:52:47 2018 " "Processing ended: Sat Dec 08 18:52:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544316767201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:08 " "Elapsed time: 00:03:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544316767201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:41 " "Total CPU time (on all processors): 00:04:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544316767201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544316767201 ""}
