$date
	Mon Oct 15 18:15:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdder_tb $end
$var wire 1 ! c $end
$var wire 1 " s $end
$var reg 1 # cin $end
$var reg 1 $ op1 $end
$var reg 1 % op2 $end
$scope module fa $end
$var wire 1 ! c $end
$var wire 1 & c1 $end
$var wire 1 ' c2 $end
$var wire 1 ( cin $end
$var wire 1 ) op1 $end
$var wire 1 * op2 $end
$var wire 1 " s $end
$var wire 1 + s1 $end
$scope module ha1 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 & c $end
$var wire 1 + s $end
$upscope $end
$scope module ha2 $end
$var wire 1 ( a $end
$var wire 1 + b $end
$var wire 1 ' c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1#
1(
#20
1+
0#
0(
1%
1*
#30
1!
0"
1'
1#
1(
#40
0!
1"
0'
0#
0(
0%
0*
1$
1)
#50
1!
0"
1'
1#
1(
#60
0'
0+
1&
0#
0(
1%
1*
#70
1"
1#
1(
#80
