// Seed: 431443518
`define pp_10 0
module module_0 (
    output logic id_0,
    output id_1,
    input tri id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output id_7,
    output uwire id_8,
    input id_9
);
  assign id_7[1] = 1 ? id_6 : id_2[1'b0] ? 1 : id_3;
  assign id_8[1] = 1;
endmodule
