s             clk       I46165[0]       8210 -2147483648 -2147483648       8210
s             clk       I46164[0]       8210 -2147483648 -2147483648       8210
s             clk       I46163[0]       8210 -2147483648 -2147483648       8210
s             clk       I46162[0]       8210 -2147483648 -2147483648       8210
s             clk       I46161[0]       8210 -2147483648 -2147483648       8210
s             clk       I46160[0]       8210 -2147483648 -2147483648       8210
s             clk           reset       7690 -2147483648 -2147483648       7690
s             clk        preds[0]       7580 -2147483648 -2147483648       7580
s             clk        preds[1]       7580 -2147483648 -2147483648       7580
s             clk        preds[2]       7580 -2147483648 -2147483648       7580
s             clk        preds[3]       7580 -2147483648 -2147483648       7580
s             clk        preds[4]       7580 -2147483648 -2147483648       7580
s             clk        preds[5]       7580 -2147483648 -2147483648       7580
s             clk        preds[6]       7580 -2147483648 -2147483648       7580
s             clk        preds[7]       7580 -2147483648 -2147483648       7580
s             clk        preds[8]       7580 -2147483648 -2147483648       7580
s             clk        preds[9]       7580 -2147483648 -2147483648       7580
s             clk       preds[10]       7580 -2147483648 -2147483648       7580
s             clk       preds[11]       7580 -2147483648 -2147483648       7580
s             clk       preds[12]       7580 -2147483648 -2147483648       7580
c       I46165[0]      O132783[0]       7900       7900 -2147483648 -2147483648
c       I46164[0]      O132783[0]       6300       6300 -2147483648 -2147483648
t             clk      O132783[0]       9360 -2147483648 -2147483648       9360
c       I46163[0]      O132782[0]       7900       7900 -2147483648 -2147483648
c       I46162[0]      O132782[0]       6300       6300 -2147483648 -2147483648
t             clk      O132782[0]       9360 -2147483648 -2147483648       9360
t             clk      O132781[0]       1460 -2147483648 -2147483648       1460
c       I46161[0]            E[0]       7900       7900 -2147483648 -2147483648
c       I46160[0]            E[0]       6300       6300 -2147483648 -2147483648
t             clk            E[0]       9360 -2147483648 -2147483648       9360
c       I46163[0]      O132780[0]       6300       6300 -2147483648 -2147483648
c       I46162[0]      O132780[0]       7900       7900 -2147483648 -2147483648
t             clk      O132780[0]       9360 -2147483648 -2147483648       9360
s             clk      O132780[0]       4380 -2147483648 -2147483648       4380
c       I46165[0]      O132780[1]       6300       6300 -2147483648 -2147483648
c       I46164[0]      O132780[1]       7900       7900 -2147483648 -2147483648
t             clk      O132780[1]       9360 -2147483648 -2147483648       9360
s             clk      O132780[1]       4380 -2147483648 -2147483648       4380
c       I46161[0]      O132780[2]       6300       6300 -2147483648 -2147483648
c       I46160[0]      O132780[2]       7900       7900 -2147483648 -2147483648
t             clk      O132780[2]       9360 -2147483648 -2147483648       9360
s             clk      O132780[2]       4380 -2147483648 -2147483648       4380
t             clk processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648 -2147483648 -2147483648
s             clk processor/convolveCore_instance/convolveCore_CP_3682_elements_244       3310 -2147483648 -2147483648       3310
c        preds[0] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[1] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[2] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[3] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[4] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[5] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[6] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[7] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[8] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c        preds[9] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c       preds[10] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c       preds[11] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c       preds[12] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648      11100      11100
c      O132780[0] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648       7900       7900
c      O132780[1] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648       7900       7900
c      O132780[2] processor/convolveCore_instance/convolveCore_CP_3682_elements_244 -2147483648 -2147483648       7900       7900
