<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Memory modules &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme_overrides.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="_static/sphinx_highlight.js"></script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="NP LUT RAM" href="comp/base/mem/np_lutram/readme.html" />
    <link rel="prev" title="Asynchronous modules" href="async.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: devel, <br> Git hash: c0ee2ac7
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="base.html">Basic Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="async.html">Asynchronous modules</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Memory modules</a><ul>
<li class="toctree-l3"><a class="reference internal" href="comp/base/mem/np_lutram/readme.html">NP LUT RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="comp/base/mem/sdp_bram/readme.html">Simple dual-port BRAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="comp/base/mem/sdp_bram/readme.html#simple-dual-port-bram-with-byte-enable">Simple dual-port BRAM with Byte Enable</a></li>
<li class="toctree-l3"><a class="reference internal" href="#references">References</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="fifo.html">FIFO components</a></li>
<li class="toctree-l2"><a class="reference internal" href="dsp.html">DSP components</a></li>
<li class="toctree-l2"><a class="reference internal" href="shift.html">Shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="logic.html">Basic logic elements</a></li>
<li class="toctree-l2"><a class="reference internal" href="misc.html">Miscellaneous</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="comp/base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="base.html">Basic Tools</a></li>
      <li class="breadcrumb-item active">Memory modules</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/memory.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="memory-modules">
<h1>Memory modules<a class="headerlink" href="#memory-modules" title="Permalink to this heading">ÔÉÅ</a></h1>
<p><strong>CAM</strong> - Ternary content addressable memory implemented in memory LUTs, optimized for Xilinx only. Also there is <strong>light variant</strong> implemented using register array, simpler but less effective.</p>
<p><strong>DP_BMEM</strong> - Behavioral implementation of dual clock BRAM memory with two read/write port. <code class="docutils literal notranslate"><span class="pre">OBSOLETE,</span> <span class="pre">use</span> <span class="pre">DP_BRAM</span> <span class="pre">or</span> <span class="pre">DP_BRAM_XILINX!</span></code></p>
<p><strong>DP_BMEM_V7</strong> - Structural implementation of dual clock BRAM memory based on Virtex 7 specific primitives with two read/write ports. <code class="docutils literal notranslate"><span class="pre">OBSOLETE,</span> <span class="pre">use</span> <span class="pre">DP_BRAM</span> <span class="pre">or</span> <span class="pre">DP_BRAM_XILINX!</span></code></p>
<p><strong>DP_BRAM</strong> - Behavioral implementation of single clock BRAM memory with two read/write port. Optimized for Xilinx and Intel FPGAs.</p>
<p><strong>DP_BRAM_XILINX</strong> - Structural implementation of dual clock BRAM memory based on Xilinx specific primitives with two read/write ports. Only for Xilinx FPGAs.</p>
<p><strong>DP_URAM_XILINX</strong> - Structural implementation of single clock URAM memory based on Xilinx specific primitives with two read/write ports. Only for Xilinx UltraScale+ FPGAs.</p>
<p><strong>GEN_LUTRAM</strong> - Generic implementation of LUT memory. Allows setting the number of read ports and read latency (from 0 clock cycles).
Optimized for Xilinx Virtex 7, UltraScale+ and Intel Arria 10, Stratix 10, Agilex.</p>
<p><strong>GEN_REG_ARRAY</strong> - Generic behavioral implementation of register array. Allows setting the number of read and write ports and read latency (from 0 cycles).
Effective only for small data arrays.</p>
<p><strong>NP_LUTRAM</strong> - Advance generic implementation of LUT memory. Allows setting the number of read ports and write ports.
The read latency is 0 clock cycles. Optimized for same FPGAs as GEN_LUTRAM.</p>
<p><strong>NP_LUTRAM_PRO</strong> - An alternative version of NP_LUTRAM, which uses additional multiple frequency clock signal.
Ports are registered and the read latency is 2 clock cycles. Expert knowledge is required to use this component!</p>
<p><strong>SDP_BMEM</strong> - Behavioral implementation of dual clock BRAM memory with one read port and one write port. Located in the same folder as DP_BMEM. <code class="docutils literal notranslate"><span class="pre">OBSOLETE,</span> <span class="pre">use</span> <span class="pre">DP_BRAM</span> <span class="pre">or</span> <span class="pre">DP_BRAM_XILINX!</span></code></p>
<p><strong>SDP_BMEM_V7</strong> - Structural implementation of dual clock BRAM memory based on Virtex 7 specific primitives with one read port and one write port.
Located in the same folder as DP_BMEM_V7. <code class="docutils literal notranslate"><span class="pre">OBSOLETE,</span> <span class="pre">use</span> <span class="pre">SDP_BRAM</span> <span class="pre">or</span> <span class="pre">SDP_BRAM_XILINX!</span></code></p>
<p><strong>SDP_BRAM</strong> - Structural implementation of dual clock BRAM memory based on Xilinx and Intel specific primitives (xpm_memory_sdpram, altera_syncram) with one read port and one write port.
It supports the byte enable feature!</p>
<p><strong>SDP_BRAM_BEHAV</strong> - Another behavioral implementation of dual clock BRAM memory with one read port and one write port.
Located in the same folder as SDP_BRAM. <code class="docutils literal notranslate"><span class="pre">OBSOLETE,</span> <span class="pre">use</span> <span class="pre">DP_BRAM</span> <span class="pre">or</span> <span class="pre">DP_BRAM_XILINX!</span></code></p>
<p><strong>SDP_BRAM_XILINX</strong> - Structural implementation of dual clock BRAM memory based on Xilinx specific primitives with one read port and one write port. Only for Xilinx FPGAs.</p>
<p><strong>SDP_MEMX</strong> - Universal behavioral implementation of single clock memory with one read port and one write port.
Allows setting type of memory (LUT, BRAM, URAM) or automatic mode. Optimized for Xilinx and Intel FPGAs.</p>
<p><strong>SDP_URAM_XILINX</strong> - Structural implementation of single clock URAM memory based on Xilinx specific primitives with one read port and one write port. Only for Xilinx UltraScale+ FPGAs.</p>
<p><strong>SP_BMEM</strong> -  Old behavioral implementation of single clock BRAM memory with one read/write port. <code class="docutils literal notranslate"><span class="pre">OBSOLETE,</span> <span class="pre">use</span> <span class="pre">SP_BRAM</span> <span class="pre">or</span> <span class="pre">SP_BRAM_XILINX!</span></code></p>
<p><strong>SP_BRAM</strong> - Behavioral implementation of single clock BRAM memory with one read/write port. Optimized for Xilinx and Intel FPGAs.</p>
<p><strong>SP_BRAM_XILINX</strong> - Structural implementation of single clock BRAM memory based on Xilinx specific primitives with one read/write port. Only for Xilinx FPGAs.</p>
<p><strong>SP_URAM_XILINX</strong> - Structural implementation of single clock URAM memory based on Xilinx specific primitives with one read/write port. Only for Xilinx UltraScale+ FPGAs.</p>
<div class="toctree-wrapper compound">
</div>
<section id="references">
<h2>References<a class="headerlink" href="#references" title="Permalink to this heading">ÔÉÅ</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/user_guides/ug573-ultrascale-memory-resources.pdf">UG573 - UltraScale Architecture Memory Resources</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/user_guides/ug574-ultrascale-clb.pdf">UG574 - UltraScale Architecture CLB User Guide</a></p></li>
<li><p><a class="reference external" href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/stratix-10/ug-s10-memory.pdf">UG-S10MEMORY - Intel Stratix 10 Embedded Memory User Guide</a></p></li>
<li><p><a class="reference external" href="https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/agilex/ug-ag-memory.pdf">UG-20208 - Intel Agilex Embedded Memory User Guide</a></p></li>
</ul>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="async.html" class="btn btn-neutral float-left" title="Asynchronous modules" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="comp/base/mem/np_lutram/readme.html" class="btn btn-neutral float-right" title="NP LUT RAM" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>