# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Seven_Segment_Display_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/Seven_Segment_Display/Seven_Segment_Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:35 on May 22,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/Seven_Segment_Display/Seven_Segment_Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Seven_Segment_Display
# -- Compiling architecture BEHAVIOURAL of Seven_Segment_Display
# End time: 01:32:35 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ajayb/QuartusProjects/Seven_Segment_Display/Seven_Segment_Display_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:32:35 on May 22,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ajayb/QuartusProjects/Seven_Segment_Display/Seven_Segment_Display_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Seven_Segment_Display_TB
# -- Compiling architecture behavior of Seven_Segment_Display_TB
# End time: 01:32:35 on May 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  TEST
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" TEST 
# Start time: 01:32:35 on May 22,2020
# ** Error: (vsim-3170) Could not find 'TEST'.
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/Users/ajayb/QuartusProjects/Seven_Segment_Display/simulation/modelsim/rtl_work
#             C:/Users/ajayb/QuartusProjects/Seven_Segment_Display/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Seven_Segment_Display_run_msim_rtl_vhdl.do PAUSED at line 12
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" work.seven_segment_display_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" work.seven_segment_display_tb 
# Start time: 01:32:35 on May 22,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seven_segment_display_tb(behavior)
# Loading work.seven_segment_display(behavioural)
add wave  \
sim:/seven_segment_display_tb/BCDNos \
sim:/seven_segment_display_tb/DisplayLEDs
run -all
# End time: 02:20:12 on May 22,2020, Elapsed time: 0:47:37
# Errors: 1, Warnings: 0
