{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 19 17:50:11 2012 " "Info: Processing started: Tue Jun 19 17:50:11 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_tot -c QUSBEVB_REVA_EP2C20_Template " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq_fpga_tot -c QUSBEVB_REVA_EP2C20_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_48m_in.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll_48m_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_48m_in-SYN " "Info (12022): Found design unit 1: pll_48m_in-SYN" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/PLL_48M_in.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_48M_in " "Info (12023): Found entity 1: PLL_48M_in" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/PLL_48M_in.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "template.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file template.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Template " "Info (12023): Found entity 1: Template" {  } { { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Template.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_disparo.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_disparo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_disparo-disparador " "Info (12022): Found design unit 1: control_disparo-disparador" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_disparo.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_disparo " "Info (12023): Found entity 1: control_disparo" {  } { { "control_disparo.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_disparo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fifo0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Info (12022): Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/fifo0.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Info (12023): Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "retrasar_entrada.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file retrasar_entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Retrasar_entrada-rtl " "Info (12022): Found design unit 1: Retrasar_entrada-rtl" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Retrasar_entrada.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Retrasar_entrada " "Info (12023): Found entity 1: Retrasar_entrada" {  } { { "Retrasar_entrada.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Retrasar_entrada.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tot.vhdl 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control_tot.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_tot-contador " "Info (12022): Found design unit 1: control_tot-contador" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_tot " "Info (12023): Found entity 1: control_tot" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Template " "Info (12127): Elaborating entity \"Template\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst1 " "Info (12128): Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst1\"" {  } { { "Template.bdf" "inst1" { Schematic "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Template.bdf" { { 192 520 696 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo0:inst1\|dcfifo:dcfifo_component " "Info (12128): Elaborating entity \"dcfifo\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo0.vhd" "dcfifo_component" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/fifo0.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst1\|dcfifo:dcfifo_component " "Info (12130): Elaborated megafunction instantiation \"fifo0:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/fifo0.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst1\|dcfifo:dcfifo_component " "Info (12133): Instantiated megafunction \"fifo0:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Info (12134): Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Info (12134): Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info (12134): Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Info (12134): Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info (12134): Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info (12134): Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info (12134): Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info (12134): Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "fifo0.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/fifo0.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hnj1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_hnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hnj1 " "Info (12023): Found entity 1: dcfifo_hnj1" {  } { { "db/dcfifo_hnj1.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hnj1 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated " "Info (12128): Elaborating entity \"dcfifo_hnj1\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s96.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s96 " "Info (12023): Found entity 1: a_graycounter_s96" {  } { { "db/a_graycounter_s96.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/a_graycounter_s96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s96 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_s96\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\"" {  } { { "db/dcfifo_hnj1.tdf" "rdptr_g1p" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h2c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h2c " "Info (12023): Found entity 1: a_graycounter_h2c" {  } { { "db/a_graycounter_h2c.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/a_graycounter_h2c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h2c fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p " "Info (12128): Elaborating entity \"a_graycounter_h2c\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\"" {  } { { "db/dcfifo_hnj1.tdf" "wrptr_g1p" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g2c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g2c " "Info (12023): Found entity 1: a_graycounter_g2c" {  } { { "db/a_graycounter_g2c.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/a_graycounter_g2c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g2c fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp " "Info (12128): Elaborating entity \"a_graycounter_g2c\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\"" {  } { { "db/dcfifo_hnj1.tdf" "wrptr_gp" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qu.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qu " "Info (12023): Found entity 1: altsyncram_1qu" {  } { { "db/altsyncram_1qu.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/altsyncram_1qu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qu fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram " "Info (12128): Elaborating entity \"altsyncram_1qu\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\"" {  } { { "db/dcfifo_hnj1.tdf" "fifo_ram" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cec1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cec1 " "Info (12023): Found entity 1: altsyncram_cec1" {  } { { "db/altsyncram_cec1.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/altsyncram_cec1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cec1 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14 " "Info (12128): Elaborating entity \"altsyncram_cec1\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\"" {  } { { "db/altsyncram_1qu.tdf" "altsyncram14" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/altsyncram_1qu.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_o37.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_o37 " "Info (12023): Found entity 1: decode_o37" {  } { { "db/decode_o37.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/decode_o37.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_o37 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|decode_o37:decode16 " "Info (12128): Elaborating entity \"decode_o37\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|decode_o37:decode16\"" {  } { { "db/altsyncram_cec1.tdf" "decode16" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/altsyncram_cec1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nv7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nv7 " "Info (12023): Found entity 1: mux_nv7" {  } { { "db/mux_nv7.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/mux_nv7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nv7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|mux_nv7:mux18 " "Info (12128): Elaborating entity \"mux_nv7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|mux_nv7:mux18\"" {  } { { "db/altsyncram_cec1.tdf" "mux18" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/altsyncram_cec1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Info (12023): Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr " "Info (12128): Elaborating entity \"dffpipe_c2e\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_hnj1.tdf" "rdaclr" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2r7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2r7 " "Info (12023): Found entity 1: alt_synch_pipe_2r7" {  } { { "db/alt_synch_pipe_2r7.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/alt_synch_pipe_2r7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2r7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp " "Info (12128): Elaborating entity \"alt_synch_pipe_2r7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\"" {  } { { "db/dcfifo_hnj1.tdf" "rs_dgwp" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Info (12023): Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\|dffpipe_d09:dffpipe21 " "Info (12128): Elaborating entity \"dffpipe_d09\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_2r7:rs_dgwp\|dffpipe_d09:dffpipe21\"" {  } { { "db/alt_synch_pipe_2r7.tdf" "dffpipe21" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/alt_synch_pipe_2r7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3r7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3r7 " "Info (12023): Found entity 1: alt_synch_pipe_3r7" {  } { { "db/alt_synch_pipe_3r7.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/alt_synch_pipe_3r7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3r7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp " "Info (12128): Elaborating entity \"alt_synch_pipe_3r7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\"" {  } { { "db/dcfifo_hnj1.tdf" "ws_dgrp" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Info (12023): Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\|dffpipe_e09:dffpipe23 " "Info (12128): Elaborating entity \"dffpipe_e09\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|alt_synch_pipe_3r7:ws_dgrp\|dffpipe_e09:dffpipe23\"" {  } { { "db/alt_synch_pipe_3r7.tdf" "dffpipe23" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/alt_synch_pipe_3r7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r16.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r16 " "Info (12023): Found entity 1: cmpr_r16" {  } { { "db/cmpr_r16.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/cmpr_r16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r16 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb " "Info (12128): Elaborating entity \"cmpr_r16\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|cmpr_r16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_hnj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Info (12023): Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Info (12128): Elaborating entity \"mux_1u7\" for hierarchy \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_hnj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/dcfifo_hnj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_tot control_tot:inst " "Info (12128): Elaborating entity \"control_tot\" for hierarchy \"control_tot:inst\"" {  } { { "Template.bdf" "inst" { Schematic "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Template.bdf" { { 144 216 392 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contando control_tot.vhdl(49) " "Warning (10492): VHDL Process Statement warning at control_tot.vhdl(49): signal \"contando\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EP control_tot.vhdl(54) " "Warning (10492): VHDL Process Statement warning at control_tot.vhdl(54): signal \"EP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_tiempo control_tot.vhdl(41) " "Warning (10631): VHDL Process Statement warning at control_tot.vhdl(41): inferring latch(es) for signal or variable \"contador_tiempo\", which holds its previous value in one or more paths through the process" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut control_tot.vhdl(96) " "Warning (10631): VHDL Process Statement warning at control_tot.vhdl(96): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[0\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[1\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[2\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[3\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[4\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[5\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[6\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[7\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[8\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[9\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[10\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[11\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[12\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[13\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[14\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] control_tot.vhdl(96) " "Info (10041): Inferred latch for \"dataOut\[15\]\" at control_tot.vhdl(96)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[1\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[1\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[2\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[2\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[3\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[3\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[4\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[4\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[5\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[5\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[6\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[6\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[7\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[7\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[8\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[8\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[9\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[9\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[10\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[10\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[11\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[11\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[12\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[12\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[13\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[13\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[14\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[14\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_tiempo\[15\] control_tot.vhdl(45) " "Info (10041): Inferred latch for \"contador_tiempo\[15\]\" at control_tot.vhdl(45)" {  } { { "control_tot.vhdl" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/control_tot.vhdl" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_48M_in PLL_48M_in:inst4 " "Info (12128): Elaborating entity \"PLL_48M_in\" for hierarchy \"PLL_48M_in:inst4\"" {  } { { "Template.bdf" "inst4" { Schematic "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Template.bdf" { { 112 -64 176 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_48M_in:inst4\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"PLL_48M_in:inst4\|altpll:altpll_component\"" {  } { { "PLL_48M_in.vhd" "altpll_component" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/PLL_48M_in.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_48M_in:inst4\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"PLL_48M_in:inst4\|altpll:altpll_component\"" {  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/PLL_48M_in.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_48M_in:inst4\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"PLL_48M_in:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 16 " "Info (12134): Parameter \"clk0_divide_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Info (12134): Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 4 " "Info (12134): Parameter \"clk1_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Info (12134): Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info (12134): Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 24 " "Info (12134): Parameter \"clk2_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Info (12134): Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info (12134): Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_48M_in " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_48M_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/PLL_48M_in.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning (14285): Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_48M_in:inst4\|altpll:altpll_component\|_clk0 " "Warning (14320): Synthesized away node \"PLL_48M_in:inst4\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "PLL_48M_in.vhd" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/PLL_48M_in.vhd" 146 0 0 } } { "Template.bdf" "" { Schematic "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/Template.bdf" { { 112 -64 176 296 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "db/a_graycounter_s96.tdf" "" { Text "C:/Documents and Settings/rchil/Desktop/CSN_dosimetro/Software_desarrollado/CSN_FPGA_DAQ_USB_ToT/db/a_graycounter_s96.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info (13086): Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "33 " "Info (13093): Not allowed to move 33 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "4 " "Info (13098): Not allowed to move at least 4 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "28 " "Info (13099): Not allowed to move at least 28 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1} { "Info" "IMLS_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "1 " "Info (13101): Not allowed to move at least 1 registers due to user assignments" {  } {  } 0 13101 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "2 " "Info (13089): The Quartus II software applied gate-level register retiming to 2 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!IO_E13 16 18 36 " "Info (13092): The Quartus II software applied gate-level register retiming to clock \"!IO_E13\": created 16 new registers, removed 18 registers, left 36 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1} { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "ifclk 16 7 32 " "Info (13092): The Quartus II software applied gate-level register retiming to clock \"ifclk\": created 16 new registers, removed 7 registers, left 32 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 26 " "Info (17049): 26 registers lost all their fanouts during netlist optimizations. The first 26 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|addrstall_reg_a\[0\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|altsyncram_1qu:fifo_ram\|altsyncram_cec1:altsyncram14\|addrstall_reg_a\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a13 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a11 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a11\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a12 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a12\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a9 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a10 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a8 " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_h2c:wrptr_g1p\|counter8a8\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[13\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[11\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[12\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[9\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[10\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[8\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_g2c:wrptr_gp\|counter13a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[13\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[11\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[12\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[9\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[10\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[8\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|delayed_wrptr_g\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[7\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[8\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[9\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[10\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[11\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[13\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[12\] " "Info (17050): Register \"fifo0:inst1\|dcfifo:dcfifo_component\|dcfifo_hnj1:auto_generated\|a_graycounter_s96:rdptr_g1p\|counter7a\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "254 " "Info (21057): Implemented 254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info (21058): Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info (21059): Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Info (21061): Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info (21064): Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 19 17:50:29 2012 " "Info: Processing ended: Tue Jun 19 17:50:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
