$date
	Sat Sep  6 19:15:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_rca $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " cout $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
b11 (
b1001 '
b1010 &
0%
b1001 $
b1010 #
1"
b11 !
$end
#10
b111 !
b111 (
1+
1%
b1101 $
b1101 '
b1001 #
b1001 &
#20
b1001 !
b1001 (
1)
0+
1*
0%
b1111 $
b1111 '
b1010 #
b1010 &
#30
0"
0)
b1101 !
b1101 (
1+
1%
b11 $
b11 '
b1001 #
b1001 &
#40
1"
b0 !
b0 (
1)
b1001 $
b1001 '
b110 #
b110 &
#50
b101 !
b101 (
0+
0%
b111 $
b111 '
b1110 #
b1110 &
#60
b1000 !
b1000 (
1+
1%
b1101 $
b1101 '
b1010 #
b1010 &
#70
b1010 !
b1010 (
b1111 $
b1111 '
#80
