
Lab2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  00000540  000005d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000540  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000225  00800118  00800118  000005ec  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005ec  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000061c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  0000065c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000105b  00000000  00000000  00000704  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b23  00000000  00000000  0000175f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008aa  00000000  00000000  00002282  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000194  00000000  00000000  00002b2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000072c7  00000000  00000000  00002cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000005f8  00000000  00000000  00009f87  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  0000a57f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002947  00000000  00000000  0000a627  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	2d c0       	rjmp	.+90     	; 0x5c <__ctors_end>
   2:	00 00       	nop
   4:	46 c0       	rjmp	.+140    	; 0x92 <__bad_interrupt>
   6:	00 00       	nop
   8:	44 c0       	rjmp	.+136    	; 0x92 <__bad_interrupt>
   a:	00 00       	nop
   c:	42 c0       	rjmp	.+132    	; 0x92 <__bad_interrupt>
   e:	00 00       	nop
  10:	40 c0       	rjmp	.+128    	; 0x92 <__bad_interrupt>
  12:	00 00       	nop
  14:	3e c0       	rjmp	.+124    	; 0x92 <__bad_interrupt>
  16:	00 00       	nop
  18:	3c c0       	rjmp	.+120    	; 0x92 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	3a c0       	rjmp	.+116    	; 0x92 <__bad_interrupt>
  1e:	00 00       	nop
  20:	38 c0       	rjmp	.+112    	; 0x92 <__bad_interrupt>
  22:	00 00       	nop
  24:	36 c0       	rjmp	.+108    	; 0x92 <__bad_interrupt>
  26:	00 00       	nop
  28:	34 c0       	rjmp	.+104    	; 0x92 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	32 c0       	rjmp	.+100    	; 0x92 <__bad_interrupt>
  2e:	00 00       	nop
  30:	30 c0       	rjmp	.+96     	; 0x92 <__bad_interrupt>
  32:	00 00       	nop
  34:	2e c0       	rjmp	.+92     	; 0x92 <__bad_interrupt>
  36:	00 00       	nop
  38:	2c c0       	rjmp	.+88     	; 0x92 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	2a c0       	rjmp	.+84     	; 0x92 <__bad_interrupt>
  3e:	00 00       	nop
  40:	28 c0       	rjmp	.+80     	; 0x92 <__bad_interrupt>
  42:	00 00       	nop
  44:	26 c0       	rjmp	.+76     	; 0x92 <__bad_interrupt>
  46:	00 00       	nop
  48:	24 c0       	rjmp	.+72     	; 0x92 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	22 c0       	rjmp	.+68     	; 0x92 <__bad_interrupt>
  4e:	00 00       	nop
  50:	20 c0       	rjmp	.+64     	; 0x92 <__bad_interrupt>
  52:	00 00       	nop
  54:	1e c0       	rjmp	.+60     	; 0x92 <__bad_interrupt>
  56:	00 00       	nop
  58:	1c c0       	rjmp	.+56     	; 0x92 <__bad_interrupt>
	...

0000005c <__ctors_end>:
  5c:	11 24       	eor	r1, r1
  5e:	1f be       	out	0x3f, r1	; 63
  60:	cf ef       	ldi	r28, 0xFF	; 255
  62:	d4 e0       	ldi	r29, 0x04	; 4
  64:	de bf       	out	0x3e, r29	; 62
  66:	cd bf       	out	0x3d, r28	; 61

00000068 <__do_copy_data>:
  68:	11 e0       	ldi	r17, 0x01	; 1
  6a:	a0 e0       	ldi	r26, 0x00	; 0
  6c:	b1 e0       	ldi	r27, 0x01	; 1
  6e:	e0 e4       	ldi	r30, 0x40	; 64
  70:	f5 e0       	ldi	r31, 0x05	; 5
  72:	02 c0       	rjmp	.+4      	; 0x78 <__do_copy_data+0x10>
  74:	05 90       	lpm	r0, Z+
  76:	0d 92       	st	X+, r0
  78:	a8 31       	cpi	r26, 0x18	; 24
  7a:	b1 07       	cpc	r27, r17
  7c:	d9 f7       	brne	.-10     	; 0x74 <__do_copy_data+0xc>

0000007e <__do_clear_bss>:
  7e:	23 e0       	ldi	r18, 0x03	; 3
  80:	a8 e1       	ldi	r26, 0x18	; 24
  82:	b1 e0       	ldi	r27, 0x01	; 1
  84:	01 c0       	rjmp	.+2      	; 0x88 <.do_clear_bss_start>

00000086 <.do_clear_bss_loop>:
  86:	1d 92       	st	X+, r1

00000088 <.do_clear_bss_start>:
  88:	ad 33       	cpi	r26, 0x3D	; 61
  8a:	b2 07       	cpc	r27, r18
  8c:	e1 f7       	brne	.-8      	; 0x86 <.do_clear_bss_loop>
  8e:	d7 d0       	rcall	.+430    	; 0x23e <main>
  90:	55 c2       	rjmp	.+1194   	; 0x53c <_exit>

00000092 <__bad_interrupt>:
  92:	b6 cf       	rjmp	.-148    	; 0x0 <__vectors>

00000094 <CLK_init>:
	//PSC 0
	CLKPR = 0x00;
}

void BTN_init(void){
	PORTB = (1 << PINB7);
  94:	e1 e6       	ldi	r30, 0x61	; 97
  96:	f0 e0       	ldi	r31, 0x00	; 0
  98:	80 e8       	ldi	r24, 0x80	; 128
  9a:	80 83       	st	Z, r24
  9c:	10 82       	st	Z, r1
  9e:	08 95       	ret

000000a0 <LCD_init>:
}

void LCD_init(void){
	//		Enable LCD | LPow Waveform
	LCDCRA = (1<<LCDEN) | (1<<LCDAB);
  a0:	80 ec       	ldi	r24, 0xC0	; 192
  a2:	80 93 e4 00 	sts	0x00E4, r24	; 0x8000e4 <__TEXT_REGION_LENGTH__+0x7e00e4>
	//		Async clksrc | 1/4 Duty | 25 segments
	LCDCRB = (1<<LCDCS) | (1<<LCDMUX1) | (1<<LCDMUX0) | (1<<LCDPM2) | (1<<LCDPM1) | (1<<LCDPM0);
  a6:	87 eb       	ldi	r24, 0xB7	; 183
  a8:	80 93 e5 00 	sts	0x00E5, r24	; 0x8000e5 <__TEXT_REGION_LENGTH__+0x7e00e5>
	//		divide by 8
	LCDFRR = (1<<LCDCD2) | (1<<LCDCD1) | (1<<LCDCD0);
  ac:	87 e0       	ldi	r24, 0x07	; 7
  ae:	80 93 e6 00 	sts	0x00E6, r24	; 0x8000e6 <__TEXT_REGION_LENGTH__+0x7e00e6>
	//		CC Max 3.35V
	LCDCCR = (1<<LCDCC3) | (1<<LCDCC2) | (1<<LCDCC1) | (1<<LCDCC0);
  b2:	8f e0       	ldi	r24, 0x0F	; 15
  b4:	80 93 e7 00 	sts	0x00E7, r24	; 0x8000e7 <__TEXT_REGION_LENGTH__+0x7e00e7>
  b8:	08 95       	ret

000000ba <writeChar>:
}

uint16_t charNrStencils[10] = {0x1551, 0x0110, 0x1E11, 0x1B11, 0x0B50, 0x1B41, 0x1F41, 0x0111, 0x1F51, 0x1B51};
void writeChar(char c, int pos){
  ba:	ab 01       	movw	r20, r22
	if(pos < 0 && pos > 5) return;
	uint8_t ch = c;
	ch-= 0x30;
  bc:	80 53       	subi	r24, 0x30	; 48

	uint8_t shift = pos%2 ? 0x04 : 0x00;
  be:	60 ff       	sbrs	r22, 0
  c0:	03 c0       	rjmp	.+6      	; 0xc8 <writeChar+0xe>
  c2:	74 e0       	ldi	r23, 0x04	; 4
	uint8_t mask = pos%2 ? 0x0F : 0xF0;
  c4:	af e0       	ldi	r26, 0x0F	; 15
  c6:	02 c0       	rjmp	.+4      	; 0xcc <writeChar+0x12>
void writeChar(char c, int pos){
	if(pos < 0 && pos > 5) return;
	uint8_t ch = c;
	ch-= 0x30;

	uint8_t shift = pos%2 ? 0x04 : 0x00;
  c8:	70 e0       	ldi	r23, 0x00	; 0
	uint8_t mask = pos%2 ? 0x0F : 0xF0;
  ca:	a0 ef       	ldi	r26, 0xF0	; 240
	uint16_t stencil = charNrStencils[ch];
  cc:	e8 2f       	mov	r30, r24
  ce:	f0 e0       	ldi	r31, 0x00	; 0
  d0:	ee 0f       	add	r30, r30
  d2:	ff 1f       	adc	r31, r31
  d4:	e0 50       	subi	r30, 0x00	; 0
  d6:	ff 4f       	sbci	r31, 0xFF	; 255
  d8:	20 81       	ld	r18, Z
  da:	31 81       	ldd	r19, Z+1	; 0x01

	uint8_t *memPtr = &LCDDR0;
	memPtr+= pos/2;
  dc:	fa 01       	movw	r30, r20
  de:	ff 23       	and	r31, r31
  e0:	0c f4       	brge	.+2      	; 0xe4 <writeChar+0x2a>
  e2:	31 96       	adiw	r30, 0x01	; 1
  e4:	f5 95       	asr	r31
  e6:	e7 95       	ror	r30
  e8:	e4 51       	subi	r30, 0x14	; 20
  ea:	ff 4f       	sbci	r31, 0xFF	; 255
  ec:	af 01       	movw	r20, r30
  ee:	4c 5e       	subi	r20, 0xEC	; 236
  f0:	5f 4f       	sbci	r21, 0xFF	; 255
	for(int i = 0; i < 4; i++){
		*memPtr&= mask;
		*memPtr|= (stencil & 0x0F) << shift;
  f2:	c9 01       	movw	r24, r18
  f4:	8f 70       	andi	r24, 0x0F	; 15
  f6:	99 27       	eor	r25, r25
  f8:	07 2e       	mov	r0, r23
  fa:	02 c0       	rjmp	.+4      	; 0x100 <writeChar+0x46>
  fc:	88 0f       	add	r24, r24
  fe:	99 1f       	adc	r25, r25
 100:	0a 94       	dec	r0
 102:	e2 f7       	brpl	.-8      	; 0xfc <writeChar+0x42>
	uint16_t stencil = charNrStencils[ch];

	uint8_t *memPtr = &LCDDR0;
	memPtr+= pos/2;
	for(int i = 0; i < 4; i++){
		*memPtr&= mask;
 104:	90 81       	ld	r25, Z
 106:	9a 23       	and	r25, r26
		*memPtr|= (stencil & 0x0F) << shift;
 108:	89 2b       	or	r24, r25
 10a:	80 83       	st	Z, r24
		stencil>>= 0x04;
 10c:	32 95       	swap	r19
 10e:	22 95       	swap	r18
 110:	2f 70       	andi	r18, 0x0F	; 15
 112:	23 27       	eor	r18, r19
 114:	3f 70       	andi	r19, 0x0F	; 15
 116:	23 27       	eor	r18, r19
		memPtr+= 0x05;
 118:	35 96       	adiw	r30, 0x05	; 5
	uint8_t mask = pos%2 ? 0x0F : 0xF0;
	uint16_t stencil = charNrStencils[ch];

	uint8_t *memPtr = &LCDDR0;
	memPtr+= pos/2;
	for(int i = 0; i < 4; i++){
 11a:	e4 17       	cp	r30, r20
 11c:	f5 07       	cpc	r31, r21
 11e:	49 f7       	brne	.-46     	; 0xf2 <writeChar+0x38>
		*memPtr&= mask;
		*memPtr|= (stencil & 0x0F) << shift;
		stencil>>= 0x04;
		memPtr+= 0x05;
	}
}
 120:	08 95       	ret

00000122 <is_prime>:

int is_prime(long nr){
 122:	8f 92       	push	r8
 124:	9f 92       	push	r9
 126:	af 92       	push	r10
 128:	bf 92       	push	r11
 12a:	cf 92       	push	r12
 12c:	df 92       	push	r13
 12e:	ef 92       	push	r14
 130:	ff 92       	push	r15
 132:	4b 01       	movw	r8, r22
 134:	5c 01       	movw	r10, r24
	for(unsigned long i = 2; i*i < nr; i++)
 136:	85 e0       	ldi	r24, 0x05	; 5
 138:	88 16       	cp	r8, r24
 13a:	91 04       	cpc	r9, r1
 13c:	a1 04       	cpc	r10, r1
 13e:	b1 04       	cpc	r11, r1
 140:	18 f1       	brcs	.+70     	; 0x188 <is_prime+0x66>
		if(!(nr%i))
 142:	80 fe       	sbrs	r8, 0
 144:	24 c0       	rjmp	.+72     	; 0x18e <is_prime+0x6c>
 146:	c1 2c       	mov	r12, r1
 148:	d1 2c       	mov	r13, r1
 14a:	76 01       	movw	r14, r12
 14c:	68 94       	set
 14e:	c1 f8       	bld	r12, 1
 150:	09 c0       	rjmp	.+18     	; 0x164 <is_prime+0x42>
 152:	c5 01       	movw	r24, r10
 154:	b4 01       	movw	r22, r8
 156:	a7 01       	movw	r20, r14
 158:	96 01       	movw	r18, r12
 15a:	58 d1       	rcall	.+688    	; 0x40c <__udivmodsi4>
 15c:	67 2b       	or	r22, r23
 15e:	68 2b       	or	r22, r24
 160:	69 2b       	or	r22, r25
 162:	c1 f0       	breq	.+48     	; 0x194 <is_prime+0x72>
		memPtr+= 0x05;
	}
}

int is_prime(long nr){
	for(unsigned long i = 2; i*i < nr; i++)
 164:	8f ef       	ldi	r24, 0xFF	; 255
 166:	c8 1a       	sub	r12, r24
 168:	d8 0a       	sbc	r13, r24
 16a:	e8 0a       	sbc	r14, r24
 16c:	f8 0a       	sbc	r15, r24
 16e:	a7 01       	movw	r20, r14
 170:	96 01       	movw	r18, r12
 172:	c7 01       	movw	r24, r14
 174:	b6 01       	movw	r22, r12
 176:	3b d1       	rcall	.+630    	; 0x3ee <__mulsi3>
 178:	68 15       	cp	r22, r8
 17a:	79 05       	cpc	r23, r9
 17c:	8a 05       	cpc	r24, r10
 17e:	9b 05       	cpc	r25, r11
 180:	40 f3       	brcs	.-48     	; 0x152 <is_prime+0x30>
		if(!(nr%i))
			return 0;
	return 1;
 182:	81 e0       	ldi	r24, 0x01	; 1
 184:	90 e0       	ldi	r25, 0x00	; 0
 186:	08 c0       	rjmp	.+16     	; 0x198 <is_prime+0x76>
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	05 c0       	rjmp	.+10     	; 0x198 <is_prime+0x76>
}

int is_prime(long nr){
	for(unsigned long i = 2; i*i < nr; i++)
		if(!(nr%i))
			return 0;
 18e:	80 e0       	ldi	r24, 0x00	; 0
 190:	90 e0       	ldi	r25, 0x00	; 0
 192:	02 c0       	rjmp	.+4      	; 0x198 <is_prime+0x76>
 194:	80 e0       	ldi	r24, 0x00	; 0
 196:	90 e0       	ldi	r25, 0x00	; 0
	return 1;
}
 198:	ff 90       	pop	r15
 19a:	ef 90       	pop	r14
 19c:	df 90       	pop	r13
 19e:	cf 90       	pop	r12
 1a0:	bf 90       	pop	r11
 1a2:	af 90       	pop	r10
 1a4:	9f 90       	pop	r9
 1a6:	8f 90       	pop	r8
 1a8:	08 95       	ret

000001aa <printAt>:

void printAt(long num, int pos) {
 1aa:	8f 92       	push	r8
 1ac:	9f 92       	push	r9
 1ae:	af 92       	push	r10
 1b0:	bf 92       	push	r11
 1b2:	cf 92       	push	r12
 1b4:	df 92       	push	r13
 1b6:	ef 92       	push	r14
 1b8:	ff 92       	push	r15
 1ba:	cf 93       	push	r28
 1bc:	df 93       	push	r29
 1be:	4b 01       	movw	r8, r22
 1c0:	5c 01       	movw	r10, r24
 1c2:	ea 01       	movw	r28, r20
    int pp = pos;
    writeChar( (num % 100) / 10 + '0', pp);
 1c4:	24 e6       	ldi	r18, 0x64	; 100
 1c6:	30 e0       	ldi	r19, 0x00	; 0
 1c8:	40 e0       	ldi	r20, 0x00	; 0
 1ca:	50 e0       	ldi	r21, 0x00	; 0
 1cc:	41 d1       	rcall	.+642    	; 0x450 <__divmodsi4>
 1ce:	0f 2e       	mov	r0, r31
 1d0:	fa e0       	ldi	r31, 0x0A	; 10
 1d2:	cf 2e       	mov	r12, r31
 1d4:	d1 2c       	mov	r13, r1
 1d6:	e1 2c       	mov	r14, r1
 1d8:	f1 2c       	mov	r15, r1
 1da:	f0 2d       	mov	r31, r0
 1dc:	a7 01       	movw	r20, r14
 1de:	96 01       	movw	r18, r12
 1e0:	37 d1       	rcall	.+622    	; 0x450 <__divmodsi4>
 1e2:	be 01       	movw	r22, r28
 1e4:	80 e3       	ldi	r24, 0x30	; 48
 1e6:	82 0f       	add	r24, r18
 1e8:	68 df       	rcall	.-304    	; 0xba <writeChar>
    pp++;
 1ea:	21 96       	adiw	r28, 0x01	; 1
    writeChar( num % 10 + '0', pp);
 1ec:	c5 01       	movw	r24, r10
 1ee:	b4 01       	movw	r22, r8
 1f0:	a7 01       	movw	r20, r14
 1f2:	96 01       	movw	r18, r12
 1f4:	2d d1       	rcall	.+602    	; 0x450 <__divmodsi4>
 1f6:	86 2f       	mov	r24, r22
 1f8:	be 01       	movw	r22, r28
 1fa:	80 5d       	subi	r24, 0xD0	; 208
 1fc:	5e df       	rcall	.-324    	; 0xba <writeChar>
}
 1fe:	df 91       	pop	r29
 200:	cf 91       	pop	r28
 202:	ff 90       	pop	r15
 204:	ef 90       	pop	r14
 206:	df 90       	pop	r13
 208:	cf 90       	pop	r12
 20a:	bf 90       	pop	r11
 20c:	af 90       	pop	r10
 20e:	9f 90       	pop	r9
 210:	8f 90       	pop	r8
 212:	08 95       	ret

00000214 <computePrimes>:

void computePrimes(int pos) {
 214:	ec 01       	movw	r28, r24
    long n;

    for(n = 1; ; n++) {
 216:	c1 2c       	mov	r12, r1
 218:	d1 2c       	mov	r13, r1
 21a:	76 01       	movw	r14, r12
 21c:	c3 94       	inc	r12
        if (is_prime(n)) {
 21e:	c7 01       	movw	r24, r14
 220:	b6 01       	movw	r22, r12
 222:	7f df       	rcall	.-258    	; 0x122 <is_prime>
 224:	89 2b       	or	r24, r25
 226:	29 f0       	breq	.+10     	; 0x232 <computePrimes+0x1e>
            printAt(n, pos);
 228:	ae 01       	movw	r20, r28
 22a:	c7 01       	movw	r24, r14
 22c:	b6 01       	movw	r22, r12
 22e:	bd df       	rcall	.-134    	; 0x1aa <printAt>
            yield();
 230:	c5 d0       	rcall	.+394    	; 0x3bc <yield>
}

void computePrimes(int pos) {
    long n;

    for(n = 1; ; n++) {
 232:	8f ef       	ldi	r24, 0xFF	; 255
 234:	c8 1a       	sub	r12, r24
 236:	d8 0a       	sbc	r13, r24
 238:	e8 0a       	sbc	r14, r24
 23a:	f8 0a       	sbc	r15, r24
        if (is_prime(n)) {
            printAt(n, pos);
            yield();
        }
    }
 23c:	f0 cf       	rjmp	.-32     	; 0x21e <computePrimes+0xa>

0000023e <main>:
}

int main() {
	CLK_init();
 23e:	2a df       	rcall	.-428    	; 0x94 <CLK_init>
	LCD_init();
 240:	2f df       	rcall	.-418    	; 0xa0 <LCD_init>
	
    spawn(computePrimes, 0);
 242:	60 e0       	ldi	r22, 0x00	; 0
 244:	70 e0       	ldi	r23, 0x00	; 0
 246:	8a e0       	ldi	r24, 0x0A	; 10
 248:	91 e0       	ldi	r25, 0x01	; 1
 24a:	38 d0       	rcall	.+112    	; 0x2bc <spawn>
    computePrimes(3);
 24c:	83 e0       	ldi	r24, 0x03	; 3
 24e:	90 e0       	ldi	r25, 0x00	; 0
 250:	e1 df       	rcall	.-62     	; 0x214 <computePrimes>

00000252 <enqueue>:

    initialized = 1;
}

static void enqueue(thread p, thread *queue) {
    p->next = NULL;
 252:	dc 01       	movw	r26, r24
 254:	15 96       	adiw	r26, 0x05	; 5
 256:	1c 92       	st	X, r1
 258:	1e 92       	st	-X, r1
 25a:	14 97       	sbiw	r26, 0x04	; 4
    if (*queue == NULL) {
 25c:	db 01       	movw	r26, r22
 25e:	ed 91       	ld	r30, X+
 260:	fc 91       	ld	r31, X
 262:	11 97       	sbiw	r26, 0x01	; 1
 264:	30 97       	sbiw	r30, 0x00	; 0
 266:	21 f4       	brne	.+8      	; 0x270 <enqueue+0x1e>
        *queue = p;
 268:	8d 93       	st	X+, r24
 26a:	9c 93       	st	X, r25
 26c:	08 95       	ret
    } else {
        thread q = *queue;
        while (q->next)
            q = q->next;
 26e:	f9 01       	movw	r30, r18
    p->next = NULL;
    if (*queue == NULL) {
        *queue = p;
    } else {
        thread q = *queue;
        while (q->next)
 270:	24 81       	ldd	r18, Z+4	; 0x04
 272:	35 81       	ldd	r19, Z+5	; 0x05
 274:	21 15       	cp	r18, r1
 276:	31 05       	cpc	r19, r1
 278:	d1 f7       	brne	.-12     	; 0x26e <enqueue+0x1c>
            q = q->next;
        q->next = p;
 27a:	95 83       	std	Z+5, r25	; 0x05
 27c:	84 83       	std	Z+4, r24	; 0x04
 27e:	08 95       	ret

00000280 <dispatch>:
        while (1) ;  // not much else to do...
    }
    return p;
}

static void dispatch(thread next) {
 280:	cf 93       	push	r28
 282:	df 93       	push	r29
 284:	00 d0       	rcall	.+0      	; 0x286 <dispatch+0x6>
 286:	cd b7       	in	r28, 0x3d	; 61
 288:	de b7       	in	r29, 0x3e	; 62
 28a:	9a 83       	std	Y+2, r25	; 0x02
 28c:	89 83       	std	Y+1, r24	; 0x01
    if (setjmp(current->context) == 0) {
 28e:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <current>
 292:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <current+0x1>
 296:	06 96       	adiw	r24, 0x06	; 6
 298:	10 d1       	rcall	.+544    	; 0x4ba <setjmp>
 29a:	89 2b       	or	r24, r25
 29c:	51 f4       	brne	.+20     	; 0x2b2 <dispatch+0x32>
        current = next;
 29e:	89 81       	ldd	r24, Y+1	; 0x01
 2a0:	9a 81       	ldd	r25, Y+2	; 0x02
 2a2:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <current+0x1>
 2a6:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <current>
        longjmp(next->context,1);
 2aa:	61 e0       	ldi	r22, 0x01	; 1
 2ac:	70 e0       	ldi	r23, 0x00	; 0
 2ae:	06 96       	adiw	r24, 0x06	; 6
 2b0:	24 d1       	rcall	.+584    	; 0x4fa <longjmp>
    }
}
 2b2:	0f 90       	pop	r0
 2b4:	0f 90       	pop	r0
 2b6:	df 91       	pop	r29
 2b8:	cf 91       	pop	r28
 2ba:	08 95       	ret

000002bc <spawn>:

void spawn(void (* function)(int), int arg) {
 2bc:	cf 93       	push	r28
 2be:	df 93       	push	r29
 2c0:	00 d0       	rcall	.+0      	; 0x2c2 <spawn+0x6>
 2c2:	cd b7       	in	r28, 0x3d	; 61
 2c4:	de b7       	in	r29, 0x3e	; 62
    thread newp;

    DISABLE();
 2c6:	f8 94       	cli
    if (!initialized) initialize();
 2c8:	20 91 18 01 	lds	r18, 0x0118	; 0x800118 <__data_end>
 2cc:	30 91 19 01 	lds	r19, 0x0119	; 0x800119 <__data_end+0x1>
 2d0:	23 2b       	or	r18, r19
 2d2:	e1 f4       	brne	.+56     	; 0x30c <spawn+0x50>
int initialized = 0;

static void initialize(void) {
    int i;
    for (i=0; i<NTHREADS-1; i++)
        threads[i].next = &threads[i+1];
 2d4:	26 ef       	ldi	r18, 0xF6	; 246
 2d6:	31 e0       	ldi	r19, 0x01	; 1
 2d8:	30 93 8e 01 	sts	0x018E, r19	; 0x80018e <threads+0x5>
 2dc:	20 93 8d 01 	sts	0x018D, r18	; 0x80018d <threads+0x4>
 2e0:	23 e6       	ldi	r18, 0x63	; 99
 2e2:	32 e0       	ldi	r19, 0x02	; 2
 2e4:	30 93 fb 01 	sts	0x01FB, r19	; 0x8001fb <threads+0x72>
 2e8:	20 93 fa 01 	sts	0x01FA, r18	; 0x8001fa <threads+0x71>
 2ec:	20 ed       	ldi	r18, 0xD0	; 208
 2ee:	32 e0       	ldi	r19, 0x02	; 2
 2f0:	30 93 68 02 	sts	0x0268, r19	; 0x800268 <threads+0xdf>
 2f4:	20 93 67 02 	sts	0x0267, r18	; 0x800267 <threads+0xde>
    threads[NTHREADS-1].next = NULL;
 2f8:	10 92 d5 02 	sts	0x02D5, r1	; 0x8002d5 <threads+0x14c>
 2fc:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <threads+0x14b>


    initialized = 1;
 300:	21 e0       	ldi	r18, 0x01	; 1
 302:	30 e0       	ldi	r19, 0x00	; 0
 304:	30 93 19 01 	sts	0x0119, r19	; 0x800119 <__data_end+0x1>
 308:	20 93 18 01 	sts	0x0118, r18	; 0x800118 <__data_end>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 30c:	20 91 16 01 	lds	r18, 0x0116	; 0x800116 <freeQ>
 310:	30 91 17 01 	lds	r19, 0x0117	; 0x800117 <freeQ+0x1>
 314:	3a 83       	std	Y+2, r19	; 0x02
 316:	29 83       	std	Y+1, r18	; 0x01
    if (*queue) {
 318:	23 2b       	or	r18, r19
 31a:	a1 f0       	breq	.+40     	; 0x344 <spawn+0x88>
        *queue = (*queue)->next;
 31c:	e9 81       	ldd	r30, Y+1	; 0x01
 31e:	fa 81       	ldd	r31, Y+2	; 0x02
 320:	44 81       	ldd	r20, Z+4	; 0x04
 322:	55 81       	ldd	r21, Z+5	; 0x05
 324:	50 93 17 01 	sts	0x0117, r21	; 0x800117 <freeQ+0x1>
 328:	40 93 16 01 	sts	0x0116, r20	; 0x800116 <freeQ>

    DISABLE();
    if (!initialized) initialize();

    newp = dequeue(&freeQ);
    newp->function = function;
 32c:	91 83       	std	Z+1, r25	; 0x01
 32e:	80 83       	st	Z, r24
    newp->arg = arg;
 330:	73 83       	std	Z+3, r23	; 0x03
 332:	62 83       	std	Z+2, r22	; 0x02
    newp->next = NULL;
 334:	15 82       	std	Z+5, r1	; 0x05
 336:	14 82       	std	Z+4, r1	; 0x04
    if (setjmp(newp->context) == 1) {
 338:	cf 01       	movw	r24, r30
 33a:	06 96       	adiw	r24, 0x06	; 6
 33c:	be d0       	rcall	.+380    	; 0x4ba <setjmp>
 33e:	01 97       	sbiw	r24, 0x01	; 1
 340:	39 f5       	brne	.+78     	; 0x390 <spawn+0xd4>
 342:	01 c0       	rjmp	.+2      	; 0x346 <spawn+0x8a>
 344:	ff cf       	rjmp	.-2      	; 0x344 <spawn+0x88>
        ENABLE();
 346:	78 94       	sei
        current->function(current->arg);
 348:	a0 91 14 01 	lds	r26, 0x0114	; 0x800114 <current>
 34c:	b0 91 15 01 	lds	r27, 0x0115	; 0x800115 <current+0x1>
 350:	ed 91       	ld	r30, X+
 352:	fc 91       	ld	r31, X
 354:	11 97       	sbiw	r26, 0x01	; 1
 356:	12 96       	adiw	r26, 0x02	; 2
 358:	8d 91       	ld	r24, X+
 35a:	9c 91       	ld	r25, X
 35c:	13 97       	sbiw	r26, 0x03	; 3
 35e:	09 95       	icall
        DISABLE();
 360:	f8 94       	cli
        enqueue(current, &freeQ);
 362:	66 e1       	ldi	r22, 0x16	; 22
 364:	71 e0       	ldi	r23, 0x01	; 1
 366:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <current>
 36a:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <current+0x1>
 36e:	71 df       	rcall	.-286    	; 0x252 <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 370:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <readyQ>
 374:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <readyQ+0x1>
    if (*queue) {
 378:	00 97       	sbiw	r24, 0x00	; 0
 37a:	49 f0       	breq	.+18     	; 0x38e <spawn+0xd2>
        *queue = (*queue)->next;
 37c:	fc 01       	movw	r30, r24
 37e:	24 81       	ldd	r18, Z+4	; 0x04
 380:	35 81       	ldd	r19, Z+5	; 0x05
 382:	30 93 1b 01 	sts	0x011B, r19	; 0x80011b <readyQ+0x1>
 386:	20 93 1a 01 	sts	0x011A, r18	; 0x80011a <readyQ>
    if (setjmp(newp->context) == 1) {
        ENABLE();
        current->function(current->arg);
        DISABLE();
        enqueue(current, &freeQ);
        dispatch(dequeue(&readyQ));
 38a:	7a df       	rcall	.-268    	; 0x280 <dispatch>
 38c:	01 c0       	rjmp	.+2      	; 0x390 <spawn+0xd4>
 38e:	ff cf       	rjmp	.-2      	; 0x38e <spawn+0xd2>
    }
    SETSTACK(&newp->context, &newp->stack);
 390:	e9 81       	ldd	r30, Y+1	; 0x01
 392:	fa 81       	ldd	r31, Y+2	; 0x02
 394:	36 96       	adiw	r30, 0x06	; 6
 396:	89 81       	ldd	r24, Y+1	; 0x01
 398:	9a 81       	ldd	r25, Y+2	; 0x02
 39a:	87 59       	subi	r24, 0x97	; 151
 39c:	9f 4f       	sbci	r25, 0xFF	; 255
 39e:	91 8b       	std	Z+17, r25	; 0x11
 3a0:	80 8b       	std	Z+16, r24	; 0x10
 3a2:	93 8b       	std	Z+19, r25	; 0x13
 3a4:	82 8b       	std	Z+18, r24	; 0x12

    enqueue(newp, &readyQ);
 3a6:	6a e1       	ldi	r22, 0x1A	; 26
 3a8:	71 e0       	ldi	r23, 0x01	; 1
 3aa:	89 81       	ldd	r24, Y+1	; 0x01
 3ac:	9a 81       	ldd	r25, Y+2	; 0x02
 3ae:	51 df       	rcall	.-350    	; 0x252 <enqueue>
    ENABLE();
 3b0:	78 94       	sei
}
 3b2:	0f 90       	pop	r0
 3b4:	0f 90       	pop	r0
 3b6:	df 91       	pop	r29
 3b8:	cf 91       	pop	r28
 3ba:	08 95       	ret

000003bc <yield>:

void yield(void) {
	DISABLE();
 3bc:	f8 94       	cli
	enqueue(current, &readyQ);
 3be:	6a e1       	ldi	r22, 0x1A	; 26
 3c0:	71 e0       	ldi	r23, 0x01	; 1
 3c2:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <current>
 3c6:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <current+0x1>
 3ca:	43 df       	rcall	.-378    	; 0x252 <enqueue>
        q->next = p;
    }
}

static thread dequeue(thread *queue) {
    thread p = *queue;
 3cc:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <readyQ>
 3d0:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <readyQ+0x1>
    if (*queue) {
 3d4:	00 97       	sbiw	r24, 0x00	; 0
 3d6:	51 f0       	breq	.+20     	; 0x3ec <yield+0x30>
        *queue = (*queue)->next;
 3d8:	fc 01       	movw	r30, r24
 3da:	24 81       	ldd	r18, Z+4	; 0x04
 3dc:	35 81       	ldd	r19, Z+5	; 0x05
 3de:	30 93 1b 01 	sts	0x011B, r19	; 0x80011b <readyQ+0x1>
 3e2:	20 93 1a 01 	sts	0x011A, r18	; 0x80011a <readyQ>
}

void yield(void) {
	DISABLE();
	enqueue(current, &readyQ);
	dispatch(dequeue(&readyQ));
 3e6:	4c df       	rcall	.-360    	; 0x280 <dispatch>
	ENABLE();
 3e8:	78 94       	sei
 3ea:	08 95       	ret
 3ec:	ff cf       	rjmp	.-2      	; 0x3ec <yield+0x30>

000003ee <__mulsi3>:
 3ee:	db 01       	movw	r26, r22
 3f0:	8f 93       	push	r24
 3f2:	9f 93       	push	r25
 3f4:	49 d0       	rcall	.+146    	; 0x488 <__muluhisi3>
 3f6:	bf 91       	pop	r27
 3f8:	af 91       	pop	r26
 3fa:	a2 9f       	mul	r26, r18
 3fc:	80 0d       	add	r24, r0
 3fe:	91 1d       	adc	r25, r1
 400:	a3 9f       	mul	r26, r19
 402:	90 0d       	add	r25, r0
 404:	b2 9f       	mul	r27, r18
 406:	90 0d       	add	r25, r0
 408:	11 24       	eor	r1, r1
 40a:	08 95       	ret

0000040c <__udivmodsi4>:
 40c:	a1 e2       	ldi	r26, 0x21	; 33
 40e:	1a 2e       	mov	r1, r26
 410:	aa 1b       	sub	r26, r26
 412:	bb 1b       	sub	r27, r27
 414:	fd 01       	movw	r30, r26
 416:	0d c0       	rjmp	.+26     	; 0x432 <__udivmodsi4_ep>

00000418 <__udivmodsi4_loop>:
 418:	aa 1f       	adc	r26, r26
 41a:	bb 1f       	adc	r27, r27
 41c:	ee 1f       	adc	r30, r30
 41e:	ff 1f       	adc	r31, r31
 420:	a2 17       	cp	r26, r18
 422:	b3 07       	cpc	r27, r19
 424:	e4 07       	cpc	r30, r20
 426:	f5 07       	cpc	r31, r21
 428:	20 f0       	brcs	.+8      	; 0x432 <__udivmodsi4_ep>
 42a:	a2 1b       	sub	r26, r18
 42c:	b3 0b       	sbc	r27, r19
 42e:	e4 0b       	sbc	r30, r20
 430:	f5 0b       	sbc	r31, r21

00000432 <__udivmodsi4_ep>:
 432:	66 1f       	adc	r22, r22
 434:	77 1f       	adc	r23, r23
 436:	88 1f       	adc	r24, r24
 438:	99 1f       	adc	r25, r25
 43a:	1a 94       	dec	r1
 43c:	69 f7       	brne	.-38     	; 0x418 <__udivmodsi4_loop>
 43e:	60 95       	com	r22
 440:	70 95       	com	r23
 442:	80 95       	com	r24
 444:	90 95       	com	r25
 446:	9b 01       	movw	r18, r22
 448:	ac 01       	movw	r20, r24
 44a:	bd 01       	movw	r22, r26
 44c:	cf 01       	movw	r24, r30
 44e:	08 95       	ret

00000450 <__divmodsi4>:
 450:	05 2e       	mov	r0, r21
 452:	97 fb       	bst	r25, 7
 454:	16 f4       	brtc	.+4      	; 0x45a <__divmodsi4+0xa>
 456:	00 94       	com	r0
 458:	0f d0       	rcall	.+30     	; 0x478 <__negsi2>
 45a:	57 fd       	sbrc	r21, 7
 45c:	05 d0       	rcall	.+10     	; 0x468 <__divmodsi4_neg2>
 45e:	d6 df       	rcall	.-84     	; 0x40c <__udivmodsi4>
 460:	07 fc       	sbrc	r0, 7
 462:	02 d0       	rcall	.+4      	; 0x468 <__divmodsi4_neg2>
 464:	46 f4       	brtc	.+16     	; 0x476 <__divmodsi4_exit>
 466:	08 c0       	rjmp	.+16     	; 0x478 <__negsi2>

00000468 <__divmodsi4_neg2>:
 468:	50 95       	com	r21
 46a:	40 95       	com	r20
 46c:	30 95       	com	r19
 46e:	21 95       	neg	r18
 470:	3f 4f       	sbci	r19, 0xFF	; 255
 472:	4f 4f       	sbci	r20, 0xFF	; 255
 474:	5f 4f       	sbci	r21, 0xFF	; 255

00000476 <__divmodsi4_exit>:
 476:	08 95       	ret

00000478 <__negsi2>:
 478:	90 95       	com	r25
 47a:	80 95       	com	r24
 47c:	70 95       	com	r23
 47e:	61 95       	neg	r22
 480:	7f 4f       	sbci	r23, 0xFF	; 255
 482:	8f 4f       	sbci	r24, 0xFF	; 255
 484:	9f 4f       	sbci	r25, 0xFF	; 255
 486:	08 95       	ret

00000488 <__muluhisi3>:
 488:	09 d0       	rcall	.+18     	; 0x49c <__umulhisi3>
 48a:	a5 9f       	mul	r26, r21
 48c:	90 0d       	add	r25, r0
 48e:	b4 9f       	mul	r27, r20
 490:	90 0d       	add	r25, r0
 492:	a4 9f       	mul	r26, r20
 494:	80 0d       	add	r24, r0
 496:	91 1d       	adc	r25, r1
 498:	11 24       	eor	r1, r1
 49a:	08 95       	ret

0000049c <__umulhisi3>:
 49c:	a2 9f       	mul	r26, r18
 49e:	b0 01       	movw	r22, r0
 4a0:	b3 9f       	mul	r27, r19
 4a2:	c0 01       	movw	r24, r0
 4a4:	a3 9f       	mul	r26, r19
 4a6:	70 0d       	add	r23, r0
 4a8:	81 1d       	adc	r24, r1
 4aa:	11 24       	eor	r1, r1
 4ac:	91 1d       	adc	r25, r1
 4ae:	b2 9f       	mul	r27, r18
 4b0:	70 0d       	add	r23, r0
 4b2:	81 1d       	adc	r24, r1
 4b4:	11 24       	eor	r1, r1
 4b6:	91 1d       	adc	r25, r1
 4b8:	08 95       	ret

000004ba <setjmp>:
 4ba:	dc 01       	movw	r26, r24
 4bc:	2d 92       	st	X+, r2
 4be:	3d 92       	st	X+, r3
 4c0:	4d 92       	st	X+, r4
 4c2:	5d 92       	st	X+, r5
 4c4:	6d 92       	st	X+, r6
 4c6:	7d 92       	st	X+, r7
 4c8:	8d 92       	st	X+, r8
 4ca:	9d 92       	st	X+, r9
 4cc:	ad 92       	st	X+, r10
 4ce:	bd 92       	st	X+, r11
 4d0:	cd 92       	st	X+, r12
 4d2:	dd 92       	st	X+, r13
 4d4:	ed 92       	st	X+, r14
 4d6:	fd 92       	st	X+, r15
 4d8:	0d 93       	st	X+, r16
 4da:	1d 93       	st	X+, r17
 4dc:	cd 93       	st	X+, r28
 4de:	dd 93       	st	X+, r29
 4e0:	ff 91       	pop	r31
 4e2:	ef 91       	pop	r30
 4e4:	8d b7       	in	r24, 0x3d	; 61
 4e6:	8d 93       	st	X+, r24
 4e8:	8e b7       	in	r24, 0x3e	; 62
 4ea:	8d 93       	st	X+, r24
 4ec:	8f b7       	in	r24, 0x3f	; 63
 4ee:	8d 93       	st	X+, r24
 4f0:	ed 93       	st	X+, r30
 4f2:	fd 93       	st	X+, r31
 4f4:	88 27       	eor	r24, r24
 4f6:	99 27       	eor	r25, r25
 4f8:	09 94       	ijmp

000004fa <longjmp>:
 4fa:	dc 01       	movw	r26, r24
 4fc:	cb 01       	movw	r24, r22
 4fe:	81 30       	cpi	r24, 0x01	; 1
 500:	91 05       	cpc	r25, r1
 502:	81 1d       	adc	r24, r1
 504:	2d 90       	ld	r2, X+
 506:	3d 90       	ld	r3, X+
 508:	4d 90       	ld	r4, X+
 50a:	5d 90       	ld	r5, X+
 50c:	6d 90       	ld	r6, X+
 50e:	7d 90       	ld	r7, X+
 510:	8d 90       	ld	r8, X+
 512:	9d 90       	ld	r9, X+
 514:	ad 90       	ld	r10, X+
 516:	bd 90       	ld	r11, X+
 518:	cd 90       	ld	r12, X+
 51a:	dd 90       	ld	r13, X+
 51c:	ed 90       	ld	r14, X+
 51e:	fd 90       	ld	r15, X+
 520:	0d 91       	ld	r16, X+
 522:	1d 91       	ld	r17, X+
 524:	cd 91       	ld	r28, X+
 526:	dd 91       	ld	r29, X+
 528:	ed 91       	ld	r30, X+
 52a:	fd 91       	ld	r31, X+
 52c:	0d 90       	ld	r0, X+
 52e:	f8 94       	cli
 530:	fe bf       	out	0x3e, r31	; 62
 532:	0f be       	out	0x3f, r0	; 63
 534:	ed bf       	out	0x3d, r30	; 61
 536:	ed 91       	ld	r30, X+
 538:	fd 91       	ld	r31, X+
 53a:	09 94       	ijmp

0000053c <_exit>:
 53c:	f8 94       	cli

0000053e <__stop_program>:
 53e:	ff cf       	rjmp	.-2      	; 0x53e <__stop_program>
