<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>RCWCLRP, RCWCLRPA, RCWCLRPAL, RCWCLRPL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">RCWCLRP, RCWCLRPA, RCWCLRPAL, RCWCLRPL</h2><p>Read check write atomic bit clear on quadword in memory</p>
      <p class="aml">This instruction atomically loads
a 128-bit quadword from memory, performs a bitwise AND with the complement of the value
held in a pair of registers on it, and conditionally stores the result back to memory.
Storing of the result back to memory is conditional on RCW Checks.
The value initially loaded from memory is returned in the same pair of registers.
This instruction updates the condition flags based on the result of the update of memory.</p>
      <ul>
        <li>
          
            <span class="asm-code">RCWCLRPA</span> and <span class="asm-code">RCWCLRPAL</span> load from memory with acquire semantics.
        </li>
        <li>
          
            <span class="asm-code">RCWCLRPL</span> and <span class="asm-code">RCWCLRPAL</span> store to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">RCWCLRP</span> has neither acquire nor release semantics.
        </li>
      </ul>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">This instruction is for performing atomic updates of translation table entries and not for general use.</p>
      <hr class="note"/></div>
    
    <h3 class="classheading"><a id="iclass_integer"/>Integer<span style="font-size:smaller;"><br/>(FEAT_D128 &amp;&amp; FEAT_THE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td colspan="5" class="lr">Rt2</td><td class="lr">1</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td class="droppedname">S</td><td colspan="6"/><td/><td/><td/><td colspan="5"/><td class="droppedname">o3</td><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWCLRP variant
            </h4><a id="RCWCLRP_128_memop_128"/>
        Applies when
        <span class="bitdiff"> (A == 0 &amp;&amp; R == 0)</span><p class="asm-code">RCWCLRP  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWCLRPA variant
            </h4><a id="RCWCLRPA_128_memop_128"/>
        Applies when
        <span class="bitdiff"> (A == 1 &amp;&amp; R == 0)</span><p class="asm-code">RCWCLRPA  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWCLRPAL variant
            </h4><a id="RCWCLRPAL_128_memop_128"/>
        Applies when
        <span class="bitdiff"> (A == 1 &amp;&amp; R == 1)</span><p class="asm-code">RCWCLRPAL  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWCLRPL variant
            </h4><a id="RCWCLRPL_128_memop_128"/>
        Applies when
        <span class="bitdiff"> (A == 0 &amp;&amp; R == 1)</span><p class="asm-code">RCWCLRPL  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_D128) || !IsFeatureImplemented(FEAT_THE) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
if Rt  == '11111' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if Rt2 == '11111' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let t : integer{} = UInt(Rt);
let t2 : integer{} = UInt(Rt2);
let n : integer{} = UInt(Rn);
let soft : boolean = FALSE;

let acquire : boolean = A == '1';
let release : boolean = R == '1';
let tagchecked : boolean = n != 31;

var rt_unknown : boolean = FALSE;

if t == t2 then
    let c : <a href="shared_pseudocode.html#type_Constraint" title="">Constraint</a> = ConstrainUnpredictable(<a href="shared_pseudocode.html#enum_Unpredictable_LSE128OVERLAP" title="">Unpredictable_LSE128OVERLAP</a>);
    assert c IN {<a href="shared_pseudocode.html#enum_Constraint_UNKNOWN" title="">Constraint_UNKNOWN</a>, <a href="shared_pseudocode.html#enum_Constraint_UNDEF" title="">Constraint_UNDEF</a>, <a href="shared_pseudocode.html#enum_Constraint_NOP" title="">Constraint_NOP</a>};
    case c of
        when <a href="shared_pseudocode.html#enum_Constraint_UNKNOWN" title="">Constraint_UNKNOWN</a> =&gt; rt_unknown = TRUE;    // result is UNKNOWN
        when <a href="shared_pseudocode.html#enum_Constraint_UNDEF" title="">Constraint_UNDEF</a> =&gt;   EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
        when <a href="shared_pseudocode.html#enum_Constraint_NOP" title="">Constraint_NOP</a> =&gt;     EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_NOP" title="">Decode_NOP</a>);
    end;
end;</p>
  <div class="encoding-notes">
      <p class="aml">For information about the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CHDJDBHJ">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CEGIFAEA">CONSTRAINED UNPREDICTABLE behavior for A64 instructions</a>.</p>
    </div><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt1&gt;</td><td><a id="Xt1OrXZR"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt2&gt;</td><td><a id="Xt2OrXZR"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if !<a href="shared_pseudocode.html#func_IsD128Enabled_1" title="">IsD128Enabled</a>(PSTATE.EL) then Undefined(); end;
var address : bits(64);
var value1 : bits(64);
var value2 : bits(64);
var newdata : bits(128);
var readdata : bits(128);
var nzcv : bits(4);

let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = <a href="shared_pseudocode.html#func_CreateAccDescRCW_9" title="">CreateAccDescRCW</a>(<a href="shared_pseudocode.html#enum_MemAtomicOp_BIC" title="">MemAtomicOp_BIC</a>, soft, acquire, release,
                                                  tagchecked, t, t2, t, t2);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

value1 = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t);
value2 = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t2);

newdata = if <a href="shared_pseudocode.html#func_BigEndian_1" title="">BigEndian</a>(accdesc.acctype) then value1::value2 else value2::value1;

let compdata : bits(128) = ARBITRARY : bits(128);    // Irrelevant when not executing CAS
(nzcv, readdata) = <a href="shared_pseudocode.html#func_MemAtomicRCW_5" title="">MemAtomicRCW</a>{128}(address, compdata, newdata, accdesc);

PSTATE.[N,Z,C,V] = nzcv;
if rt_unknown then
    readdata = ARBITRARY : bits(128);
end;

if <a href="shared_pseudocode.html#func_BigEndian_1" title="">BigEndian</a>(accdesc.acctype) then
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t) = readdata[127:64];
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t2) = readdata[63:0];
else
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t) = readdata[63:0];
    <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t2) = readdata[127:64];
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
