{"Steve Golson": [0, ["Flow engineering for physical implementation: theory and practice", ["Steve Golson", "Pete Churchill"], "https://doi.org/10.1145/1391469.1391471", "dac", 2008]], "Pete Churchill": [0, ["Flow engineering for physical implementation: theory and practice", ["Steve Golson", "Pete Churchill"], "https://doi.org/10.1145/1391469.1391471", "dac", 2008]], "Michael Garland": [0, ["Sparse matrix computations on manycore GPU's", ["Michael Garland"], "https://doi.org/10.1145/1391469.1391473", "dac", 2008]], "Tim Mattson": [0, ["Parallel programming: can we PLEASE get it right this time?", ["Tim Mattson", "Michael Wrinn"], "https://doi.org/10.1145/1391469.1391474", "dac", 2008]], "Michael Wrinn": [0, ["Parallel programming: can we PLEASE get it right this time?", ["Tim Mattson", "Michael Wrinn"], "https://doi.org/10.1145/1391469.1391474", "dac", 2008]], "Bryan Catanzaro": [0, ["Parallelizing CAD: a timely research agenda for EDA", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475", "dac", 2008]], "Kurt Keutzer": [0, ["Parallelizing CAD: a timely research agenda for EDA", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475", "dac", 2008], ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Bor-Yiing Su": [0, ["Parallelizing CAD: a timely research agenda for EDA", ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "https://doi.org/10.1145/1391469.1391475", "dac", 2008], ["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513", "dac", 2008]], "Tomasz S. Czajkowski": [0, ["Functionally linear decomposition and synthesis of logic circuits for FPGAs", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1391469.1391477", "dac", 2008]], "Stephen Dean Brown": [0, ["Functionally linear decomposition and synthesis of logic circuits for FPGAs", ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "https://doi.org/10.1145/1391469.1391477", "dac", 2008]], "Yu Hu": [0, ["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008]], "Victor Shih": [0, ["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008]], "Rupak Majumdar": [0, ["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008]], "Lei He": [0, ["FPGA area reduction by multi-output function based sequential resynthesis", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1145/1391469.1391478", "dac", 2008], ["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008], ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Tien-Yuan Hsu": [0, ["A generalized network flow based algorithm for power-aware FPGA memory mapping", ["Tien-Yuan Hsu", "Ting-Chi Wang"], "https://doi.org/10.1145/1391469.1391479", "dac", 2008]], "Ting-Chi Wang": [7.577653491352976e-07, ["A generalized network flow based algorithm for power-aware FPGA memory mapping", ["Tien-Yuan Hsu", "Ting-Chi Wang"], "https://doi.org/10.1145/1391469.1391479", "dac", 2008]], "Kenneth Eguro": [0, ["Enhancing timing-driven FPGA placement for pipelined netlists", ["Kenneth Eguro", "Scott Hauck"], "https://doi.org/10.1145/1391469.1391480", "dac", 2008]], "Scott Hauck": [0, ["Enhancing timing-driven FPGA placement for pipelined netlists", ["Kenneth Eguro", "Scott Hauck"], "https://doi.org/10.1145/1391469.1391480", "dac", 2008]], "Xin Li": [0, ["Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations", ["Xin Li", "Hongzhou Liu"], "https://doi.org/10.1145/1391469.1391482", "dac", 2008]], "Hongzhou Liu": [0, ["Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations", ["Xin Li", "Hongzhou Liu"], "https://doi.org/10.1145/1391469.1391482", "dac", 2008]], "Angan Das": [0, ["Topology synthesis of analog circuits based on adaptively generated building blocks", ["Angan Das", "Ranga Vemuri"], "https://doi.org/10.1145/1391469.1391483", "dac", 2008]], "Ranga Vemuri": [0, ["Topology synthesis of analog circuits based on adaptively generated building blocks", ["Angan Das", "Ranga Vemuri"], "https://doi.org/10.1145/1391469.1391483", "dac", 2008]], "Mark Po-Hung Lin": [0, ["Analog placement based on hierarchical module clustering", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1391469.1391484", "dac", 2008]], "Shyh-Chang Lin": [0, ["Analog placement based on hierarchical module clustering", ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "https://doi.org/10.1145/1391469.1391484", "dac", 2008]], "Lars Bauer": [0, ["Run-time instruction set selection in a transmutable embedded processor", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486", "dac", 2008]], "Muhammad Shafique": [0, ["Run-time instruction set selection in a transmutable embedded processor", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486", "dac", 2008]], "Jorg Henkel": [0, ["Run-time instruction set selection in a transmutable embedded processor", ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391486", "dac", 2008], ["ADAM: run-time agent-based distributed application mapping for on-chip communication", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664", "dac", 2008]], "Yee Jern Chong": [3.2705387411624542e-06, ["Rapid application specific floating-point unit generation with bit-alignment", ["Yee Jern Chong", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391487", "dac", 2008]], "Sri Parameswaran": [0, ["Rapid application specific floating-point unit generation with bit-alignment", ["Yee Jern Chong", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391487", "dac", 2008], ["SHIELD: a software hardware design methodology for security and reliability of MPSoCs", ["Krutartha Patel", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391686", "dac", 2008]], "Houman Homayoun": [0, ["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Sudeep Pasricha": [0, ["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Mohammad A. Makhzan": [0, ["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Alexander V. Veidenbaum": [0, ["Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "https://doi.org/10.1145/1391469.1391488", "dac", 2008]], "Mehrdad Reshadi": [0, ["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489", "dac", 2008]], "Bita Gorjiara": [0, ["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489", "dac", 2008], ["Automatic architecture refinement techniques for customizing processing elements", ["Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391571", "dac", 2008]], "Daniel Gajski": [0, ["C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)", ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391489", "dac", 2008], ["Automatic architecture refinement techniques for customizing processing elements", ["Bita Gorjiara", "Daniel Gajski"], "https://doi.org/10.1145/1391469.1391571", "dac", 2008], ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Tiffany Sparks": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Pete Weitzner": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Luc Burgun": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Russell Lefevre": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Todd Cutler": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Clayton Parker": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Vicki Hadfield": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Chris Rowen": [0, ["Election year: what the electronics industry needs---and can expect---from the incoming administration", ["Tiffany Sparks", "Pete Weitzner", "Luc Burgun", "Russell Lefevre", "Todd Cutler", "Clayton Parker", "Vicki Hadfield", "Chris Rowen"], "https://doi.org/10.1145/1391469.1391491", "dac", 2008]], "Yu-Kun Lin": [0, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "De-Wei Li": [0, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Chia-Chun Lin": [0, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Tzu-Yun Kuo": [0, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Sian-Jin Wu": [0.0005586445040535182, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Wei-Cheng Tai": [0, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Wei-Cheng Chang": [4.326715225033695e-05, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Tian-Sheuan Chang": [5.516865040971694e-13, ["A 242mW, 10mm21080p H.264/AVC high profile encoder chip", ["Yu-Kun Lin", "De-Wei Li", "Chia-Chun Lin", "Tzu-Yun Kuo", "Sian-Jin Wu", "Wei-Cheng Tai", "Wei-Cheng Chang", "Tian-Sheuan Chang"], "https://doi.org/10.1145/1391469.1391493", "dac", 2008]], "Taeg Sang Cho": [0.9987374842166901, ["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008]], "Kyeong-Jae Lee": [0.9956902712583542, ["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008]], "Jing Kong": [0.06778808869421482, ["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008]], "Anantha P. Chandrakasan": [0, ["The design of a low power carbon nanotube chemical sensor system", ["Taeg Sang Cho", "Kyeong-Jae Lee", "Jing Kong", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391494", "dac", 2008], ["The mixed signal optimum energy point: voltage and parallelism", ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391532", "dac", 2008]], "Chih-Chi Cheng": [0, ["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Chia-Hua Lin": [0, ["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Chung-Te Li": [0, ["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Samuel C. Chang": [1.0410182049724881e-08, ["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Liang-Gee Chen": [0, ["iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor", ["Chih-Chi Cheng", "Chia-Hua Lin", "Chung-Te Li", "Samuel C. Chang", "Liang-Gee Chen"], "https://doi.org/10.1145/1391469.1391495", "dac", 2008]], "Donghyun Kim": [0.9940284192562103, ["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Kwanho Kim": [0.8586600571870804, ["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Joo-Young Kim": [0.9967582374811172, ["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Seungjin Lee": [0.9995672702789307, ["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Hoi-Jun Yoo": [0.4870564788579941, ["Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor", ["Donghyun Kim", "Kwanho Kim", "Joo-Young Kim", "Seungjin Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1145/1391469.1391496", "dac", 2008]], "Nathaniel Ross Pinckney": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Thomas Barr": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Michael Dayringer": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Matthew McKnett": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Nan Jiang": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Carl Nygaard": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "David Money Harris": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Joel Stanley": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Braden Phillips": [0, ["A MIPS R2000 implementation", ["Nathaniel Ross Pinckney", "Thomas Barr", "Michael Dayringer", "Matthew McKnett", "Nan Jiang", "Carl Nygaard", "David Money Harris", "Joel Stanley", "Braden Phillips"], "https://doi.org/10.1145/1391469.1391497", "dac", 2008]], "Jaydeep P. Kulkarni": [0, ["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008]], "Keejong Kim": [0.9958265721797943, ["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008]], "Sang Phill Park": [0.9997978061437607, ["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008]], "Kaushik Roy": [0, ["Process variation tolerant SRAM array for ultra low voltage applications", ["Jaydeep P. Kulkarni", "Keejong Kim", "Sang Phill Park", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391498", "dac", 2008], ["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Yuen-Hui Chee": [0.0009375009394716471, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Mike Koplow": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Michael Mark": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Nathan Pletcher": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Mike Seeman": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Fred Burghardt": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Dan Steingart": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Jan M. Rabaey": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008], ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Paul K. Wright": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Seth Sanders": [0, ["PicoCube: a 1 cm3 sensor node powered by harvested energy", ["Yuen-Hui Chee", "Mike Koplow", "Michael Mark", "Nathan Pletcher", "Mike Seeman", "Fred Burghardt", "Dan Steingart", "Jan M. Rabaey", "Paul K. Wright", "Seth Sanders"], "https://doi.org/10.1145/1391469.1391499", "dac", 2008]], "Sumanta Chaudhuri": [0, ["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Sylvain Guilley": [0, ["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Florent Flament": [0, ["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Philippe Hoogvorst": [0, ["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Jean-Luc Danger": [0, ["An 8x8 run-time reconfigurable FPGA embedded in a SoC", ["Sumanta Chaudhuri", "Sylvain Guilley", "Florent Flament", "Philippe Hoogvorst", "Jean-Luc Danger"], "https://doi.org/10.1145/1391469.1391500", "dac", 2008]], "Sachin S. Sapatnekar": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008], ["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008], ["A framework for block-based timing sensitivity analysis", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647", "dac", 2008]], "Eshel Haritan": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008], ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008], ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Anirudh Devgan": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Desmond Kirkpatrick": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Stephen Meier": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Duaine Pryor": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Tom Spyrou": [0, ["Reinventing EDA with manycore processors", ["Sachin S. Sapatnekar", "Eshel Haritan", "Kurt Keutzer", "Anirudh Devgan", "Desmond Kirkpatrick", "Stephen Meier", "Duaine Pryor", "Tom Spyrou"], "https://doi.org/10.1145/1391469.1391502", "dac", 2008]], "Toshihiro Hattori": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Hiroyuki Yagi": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008], ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Pierre G. Paulin": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Wayne H. Wolf": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Achim Nohl": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Drew Wingard": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "Mike Muller": [0, ["Multicore design is the challenge! what is the solution?", ["Eshel Haritan", "Toshihiro Hattori", "Hiroyuki Yagi", "Pierre G. Paulin", "Wayne H. Wolf", "Achim Nohl", "Drew Wingard", "Mike Muller"], "https://doi.org/10.1145/1391469.1391504", "dac", 2008]], "In-Ho Moon": [0.8532150834798813, ["Compositional verification of retiming and sequential optimizations", ["In-Ho Moon"], "https://doi.org/10.1145/1391469.1391506", "dac", 2008]], "Malay K. Ganai": [0, ["Tunneling and slicing: towards scalable BMC", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1391469.1391507", "dac", 2008], ["Partial order reduction for scalable testing of systemC TLM designs", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706", "dac", 2008]], "Aarti Gupta": [0, ["Tunneling and slicing: towards scalable BMC", ["Malay K. Ganai", "Aarti Gupta"], "https://doi.org/10.1145/1391469.1391507", "dac", 2008]], "Yan Chen": [0, ["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508", "dac", 2008]], "Fei Xie": [0, ["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508", "dac", 2008]], "Jin Yang": [0.10449475049972534, ["Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", ["Yan Chen", "Fei Xie", "Jin Yang"], "https://doi.org/10.1145/1391469.1391508", "dac", 2008]], "Paul T. Darga": [0, ["Faster symmetry discovery using sparsity of symmetries", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509", "dac", 2008]], "Karem A. Sakallah": [0, ["Faster symmetry discovery using sparsity of symmetries", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509", "dac", 2008]], "Igor L. Markov": [0, ["Faster symmetry discovery using sparsity of symmetries", ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391509", "dac", 2008], ["Protecting bus-based hardware IP by secret sharing", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684", "dac", 2008], ["On the role of timing masking in reliable logic circuit design", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703", "dac", 2008]], "Dipanjan Sengupta": [0, ["Application-driven floorplan-aware voltage island design", ["Dipanjan Sengupta", "Resve A. Saleh"], "https://doi.org/10.1145/1391469.1391511", "dac", 2008]], "Resve A. Saleh": [0, ["Application-driven floorplan-aware voltage island design", ["Dipanjan Sengupta", "Resve A. Saleh"], "https://doi.org/10.1145/1391469.1391511", "dac", 2008]], "Jackey Z. Yan": [0, ["DeFer: deferred decision making enabled fixed-outline floorplanner", ["Jackey Z. Yan", "Chris Chu"], "https://doi.org/10.1145/1391469.1391512", "dac", 2008]], "Chris Chu": [5.475138259436463e-10, ["DeFer: deferred decision making enabled fixed-outline floorplanner", ["Jackey Z. Yan", "Chris Chu"], "https://doi.org/10.1145/1391469.1391512", "dac", 2008]], "Zhe-Wei Jiang": [0, ["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513", "dac", 2008]], "Yao-Wen Chang": [4.2530515109717726e-08, ["Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391513", "dac", 2008], ["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008], ["Predictive formulae for OPC with applications to lithography-friendly routing", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599", "dac", 2008]], "Tao Xu": [0, ["Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1391469.1391514", "dac", 2008]], "Krishnendu Chakrabarty": [0, ["Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips", ["Tao Xu", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1391469.1391514", "dac", 2008]], "Zhen Cao": [0, ["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008]], "Brian Foo": [0, ["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008]], "Mihaela van der Schaar": [0, ["Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "https://doi.org/10.1145/1391469.1391516", "dac", 2008]], "Ranjani Sridharan": [0, ["Feedback-controlled reliability-aware power management for real-time embedded systems", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517", "dac", 2008]], "Nikhil Gupta": [0, ["Feedback-controlled reliability-aware power management for real-time embedded systems", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517", "dac", 2008]], "Rabi N. Mahapatra": [0, ["Feedback-controlled reliability-aware power management for real-time embedded systems", ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391517", "dac", 2008], ["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Michel Goraczko": [0, ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Jie Liu": [0, ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Dimitrios Lymberopoulos": [0, ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Slobodan Matic": [0, ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Bodhi Priyantha": [0, ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Feng Zhao": [0, ["Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "https://doi.org/10.1145/1391469.1391518", "dac", 2008]], "Ya-Shuai Lu": [0, ["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Li Shen": [0, ["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Libo Huang": [0, ["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Zhiying Wang": [1.967520521506394e-10, ["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008], ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Nong Xiao": [0, ["Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", ["Ya-Shuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "https://doi.org/10.1145/1391469.1391519", "dac", 2008]], "Rogier Baert": [0, ["An automatic scratch pad memory management tool and MPEG-4 encoder case study", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520", "dac", 2008]], "Eddy de Greef": [0, ["An automatic scratch pad memory management tool and MPEG-4 encoder case study", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520", "dac", 2008]], "Erik Brockmeyer": [0, ["An automatic scratch pad memory management tool and MPEG-4 encoder case study", ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "https://doi.org/10.1145/1391469.1391520", "dac", 2008]], "Mohamed H. Abu-Rahma": [0, ["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Kinshuk Chowdhury": [0, ["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Joseph Wang": [7.10791958624668e-09, ["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Zhiqin Chen": [0, ["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Sei Seung Yoon": [0.8943548947572708, ["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Mohab Anis": [0, ["A methodology for statistical estimation of read access yield in SRAMs", ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "https://doi.org/10.1145/1391469.1391522", "dac", 2008]], "Jieyi Long": [0, ["Automated design of self-adjusting pipelines", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391523", "dac", 2008]], "Seda Ogrenci Memik": [0, ["Automated design of self-adjusting pipelines", ["Jieyi Long", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391523", "dac", 2008], ["Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391625", "dac", 2008], ["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008]], "Pouria Bastani": [0, ["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008], ["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008]], "Kip Killpack": [0, ["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008]], "Li-C. Wang": [9.818629041546956e-05, ["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008], ["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008], ["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008]], "Eli Chiprout": [0, ["Speedpath prediction based on learning from a small set of examples", ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "https://doi.org/10.1145/1391469.1391524", "dac", 2008]], "Yi Wang": [0.00034603855601744726, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Wai-Shing Luk": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Xuan Zeng": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Jun Tao": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Changhao Yan": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Jiarong Tong": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Wei Cai": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Jia Ni": [0, ["Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "https://doi.org/10.1145/1391469.1391525", "dac", 2008]], "Amit Goel": [0, ["Statistical waveform and current source based standard cell models for accurate timing analysis", ["Amit Goel", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1391469.1391526", "dac", 2008]], "Sarma B. K. Vrudhula": [0, ["Statistical waveform and current source based standard cell models for accurate timing analysis", ["Amit Goel", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1391469.1391526", "dac", 2008]], "Clifford E. Cummings": [0, ["SystemVerilog implicit port enhancements accelerate system design &amp; verification", ["Clifford E. Cummings"], "https://doi.org/10.1145/1391469.1391528", "dac", 2008]], "Kelly D. Larson": [0, ["Translation of an existing VMM-based SystemVerilog testbench to OVM", ["Kelly D. Larson"], "https://doi.org/10.1145/1391469.1391529", "dac", 2008]], "Wei Dong": [0.00018742435349849984, ["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531", "dac", 2008]], "Peng Li": [0, ["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531", "dac", 2008]], "Xiaoji Ye": [9.944475243273132e-10, ["WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines", ["Wei Dong", "Peng Li", "Xiaoji Ye"], "https://doi.org/10.1145/1391469.1391531", "dac", 2008]], "Brian P. Ginsburg": [0, ["The mixed signal optimum energy point: voltage and parallelism", ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/1391469.1391532", "dac", 2008]], "Chaitanya Kshirsagar": [0, ["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533", "dac", 2008]], "Mohamed N. El-Zeftawi": [0, ["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533", "dac", 2008]], "Kaustav Banerjee": [0, ["Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "https://doi.org/10.1145/1391469.1391533", "dac", 2008]], "Babu Turumella": [0, ["Assertion-based verification of a 32 thread SPARCTM CMT microprocessor", ["Babu Turumella", "Mukesh Sharma"], "https://doi.org/10.1145/1391469.1391535", "dac", 2008]], "Mukesh Sharma": [0, ["Assertion-based verification of a 32 thread SPARCTM CMT microprocessor", ["Babu Turumella", "Mukesh Sharma"], "https://doi.org/10.1145/1391469.1391535", "dac", 2008]], "Onur Guzey": [0, ["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008]], "Jeremy R. Levitt": [0, ["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008]], "Harry Foster": [0, ["Functional test selection based on unsupervised support vector analysis", ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "https://doi.org/10.1145/1391469.1391536", "dac", 2008]], "Richard C. Ho": [0, ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Michael Theobald": [0, ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Martin M. Deneroff": [0, ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Ron O. Dror": [0, ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Joseph Gagliardo": [0, ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "David E. Shaw": [0, ["Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", ["Richard C. Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "https://doi.org/10.1145/1391469.1391537", "dac", 2008]], "Mihir R. Choudhury": [0, ["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Youngki Yoon": [0.9960426688194275, ["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Jing Guo": [0, ["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Kartik Mohanram": [0, ["Technology exploration for graphene nanoribbon FETs", ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/1391469.1391539", "dac", 2008]], "Jing Li": [0, ["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Charles Augustine": [0, ["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Sayeef S. Salahuddin": [0, ["Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "https://doi.org/10.1145/1391469.1391540", "dac", 2008]], "Ping-Hung Yuh": [0, ["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008]], "Chia-Lin Yang": [0.00039730683784000576, ["A progressive-ILP based routing algorithm for cross-referencing biochips", ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391541", "dac", 2008]], "Jurgen Schnerr": [0, ["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Oliver Bringmann": [0, ["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Alexander Viehl": [0, ["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Wolfgang Rosenstiel": [0, ["High-performance timing simulation of embedded software", ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1391469.1391543", "dac", 2008]], "Swarup Mohalik": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "A. C. Rajeev": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Manoj G. Dixit": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "S. Ramesh": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "P. Vijay Suman": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Paritosh K. Pandya": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Shengbing Jiang": [0, ["Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "https://doi.org/10.1145/1391469.1391544", "dac", 2008]], "Vivy Suhendra": [0, ["Exploring locking &amp; partitioning for predictable shared caches on multi-cores", ["Vivy Suhendra", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391545", "dac", 2008]], "Tulika Mitra": [0, ["Exploring locking &amp; partitioning for predictable shared caches on multi-cores", ["Vivy Suhendra", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391545", "dac", 2008], ["Cache modeling in probabilistic execution time analysis", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391551", "dac", 2008]], "Garo Bournoutian": [0, ["Miss reduction in embedded processors through dynamic, power-friendly cache design", ["Garo Bournoutian", "Alex Orailoglu"], "https://doi.org/10.1145/1391469.1391546", "dac", 2008]], "Alex Orailoglu": [0, ["Miss reduction in embedded processors through dynamic, power-friendly cache design", ["Garo Bournoutian", "Alex Orailoglu"], "https://doi.org/10.1145/1391469.1391546", "dac", 2008]], "Wolfgang Roesner": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Tim Kogel": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Hidekazu Tangi": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Michael McNamara": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Gary Smith": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Nikil D. Dutt": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Giovanni Mancini": [0, ["ESL hand-off: fact or EDA fiction?", ["Hiroyuki Yagi", "Wolfgang Roesner", "Tim Kogel", "Eshel Haritan", "Hidekazu Tangi", "Michael McNamara", "Gary Smith", "Nikil D. Dutt", "Giovanni Mancini"], "https://doi.org/10.1145/1391469.1391548", "dac", 2008]], "Sebastian Herbert": [0, ["Characterizing chip-multiprocessor variability-tolerance", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391550", "dac", 2008]], "Diana Marculescu": [0, ["Characterizing chip-multiprocessor variability-tolerance", ["Sebastian Herbert", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391550", "dac", 2008], ["Variation-adaptive feedback control for networks-on-chip with multiple clock domains", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627", "dac", 2008]], "Yun Liang": [0, ["Cache modeling in probabilistic execution time analysis", ["Yun Liang", "Tulika Mitra"], "https://doi.org/10.1145/1391469.1391551", "dac", 2008]], "Lei Gao": [0, ["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Kingshuk Karuri": [0, ["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008]], "Stefan Kraemer": [0, ["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008]], "Rainer Leupers": [0, ["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Gerd Ascheid": [0, ["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Heinrich Meyr": [0, ["Multiprocessor performance estimation using hybrid simulation", ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1391469.1391552", "dac", 2008], ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Chia-Jui Hsu": [0, ["Multithreaded simulation for synchronous dataflow graphs", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553", "dac", 2008]], "Jose Luis Pino": [0, ["Multithreaded simulation for synchronous dataflow graphs", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553", "dac", 2008]], "Shuvra S. Bhattacharyya": [0, ["Multithreaded simulation for synchronous dataflow graphs", ["Chia-Jui Hsu", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1391469.1391553", "dac", 2008]], "Jay B. Brockman": [0, ["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Sheng Li": [0, ["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Peter M. Kogge": [0, ["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Amit Kashyap": [0, ["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "Mohammad M. Mojarradi": [0, ["Design of a mask-programmable memory/multiplier array using G4-FET technology", ["Jay B. Brockman", "Sheng Li", "Peter M. Kogge", "Amit Kashyap", "Mohammad M. Mojarradi"], "https://doi.org/10.1145/1391469.1391555", "dac", 2008]], "M. Haykel Ben Jamaa": [0, ["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "David Atienza": [0, ["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "Yusuf Leblebici": [0, ["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "Giovanni De Micheli": [0, ["Programmable logic circuits based on ambipolar CNFET", ["M. Haykel Ben Jamaa", "David Atienza", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1145/1391469.1391556", "dac", 2008]], "Daeik D. Kim": [0.7673282027244568, ["Analog parallelism in ring-based VCOs", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557", "dac", 2008]], "Choongyeun Cho": [0.9999718368053436, ["Analog parallelism in ring-based VCOs", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557", "dac", 2008]], "Jonghae Kim": [0.9846425652503967, ["Analog parallelism in ring-based VCOs", ["Daeik D. Kim", "Choongyeun Cho", "Jonghae Kim"], "https://doi.org/10.1145/1391469.1391557", "dac", 2008]], "Claudio Favi": [0, ["Techniques for fully integrated intra-/inter-chip optical communication", ["Claudio Favi", "Edoardo Charbon"], "https://doi.org/10.1145/1391469.1391558", "dac", 2008]], "Edoardo Charbon": [0, ["Techniques for fully integrated intra-/inter-chip optical communication", ["Claudio Favi", "Edoardo Charbon"], "https://doi.org/10.1145/1391469.1391558", "dac", 2008]], "Min Li": [0, ["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Bruno Bougard": [0, ["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "David Novo": [0, ["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Liesbet Van der Perre": [0, ["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Francky Catthoor": [0, ["How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach", ["Min Li", "Bruno Bougard", "David Novo", "Liesbet Van der Perre", "Francky Catthoor"], "https://doi.org/10.1145/1391469.1391559", "dac", 2008]], "Puneet Gupta": [0, ["Bounded-lifetime integrated circuits", ["Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1391469.1391560", "dac", 2008]], "Andrew B. Kahng": [8.938514595158153e-09, ["Bounded-lifetime integrated circuits", ["Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1391469.1391560", "dac", 2008], ["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008], ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Seetharam Narasimhan": [0, ["Collective computing based on swarm intelligence", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561", "dac", 2008]], "Somnath Paul": [0, ["Collective computing based on swarm intelligence", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561", "dac", 2008], ["Reconfigurable computing using content addressable memory for improved performance and resource usage", ["Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391670", "dac", 2008]], "Swarup Bhunia": [0, ["Collective computing based on swarm intelligence", ["Seetharam Narasimhan", "Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391561", "dac", 2008], ["Reconfigurable computing using content addressable memory for improved performance and resource usage", ["Somnath Paul", "Swarup Bhunia"], "https://doi.org/10.1145/1391469.1391670", "dac", 2008]], "Miodrag Potkonjak": [0, ["(Bio)-behavioral CAD", ["Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391562", "dac", 2008], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008]], "Farinaz Koushanfar": [0, ["(Bio)-behavioral CAD", ["Miodrag Potkonjak", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391562", "dac", 2008], ["N-variant IC design: methodology and applications", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391606", "dac", 2008], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008], ["Protecting bus-based hardware IP by secret sharing", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684", "dac", 2008]], "Juan C. Rey": [0, ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008], ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Andreas Kuehlmann": [0, ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008], ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Cormac Conroy": [0, ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Ted Vucurevich": [0, ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008], ["3-D semiconductor's: more from Moore", ["Ted Vucurevich"], "https://doi.org/10.1145/1391469.1391640", "dac", 2008]], "Ikuya Kawasaki": [0, ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Tuna B. Tarim": [0, ["Next generation wireless-multimedia devices: who is up for the challenge?", ["Juan C. Rey", "Andreas Kuehlmann", "Jan M. Rabaey", "Cormac Conroy", "Ted Vucurevich", "Ikuya Kawasaki", "Tuna B. Tarim"], "https://doi.org/10.1145/1391469.1391564", "dac", 2008]], "Nicholas Callegari": [0, ["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008]], "Magdy S. Abadir": [0, ["Statistical diagnosis of unmodeled systematic timing effects", ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391566", "dac", 2008], ["Predictive runtime verification of multi-processor SoCs in SystemC", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708", "dac", 2008]], "Xiaochun Yu": [3.194923325899879e-09, ["Multiple defect diagnosis using no assumptions on failing pattern characteristics", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391567", "dac", 2008]], "R. D. Shawn Blanton": [0, ["Multiple defect diagnosis using no assumptions on failing pattern characteristics", ["Xiaochun Yu", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391567", "dac", 2008], ["Precise failure localization using automated layout analysis of diagnosis candidates", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568", "dac", 2008]], "Wing Chiu Tam": [0, ["Precise failure localization using automated layout analysis of diagnosis candidates", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568", "dac", 2008]], "Osei Poku": [0, ["Precise failure localization using automated layout analysis of diagnosis candidates", ["Wing Chiu Tam", "Osei Poku", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1391469.1391568", "dac", 2008]], "Sung-Boem Park": [0.8885722756385803, ["IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors", ["Sung-Boem Park", "Subhasish Mitra"], "https://doi.org/10.1145/1391469.1391569", "dac", 2008]], "Subhasish Mitra": [0, ["IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors", ["Sung-Boem Park", "Subhasish Mitra"], "https://doi.org/10.1145/1391469.1391569", "dac", 2008]], "Peter A. Milder": [0, ["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "Franz Franchetti": [0, ["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "James C. Hoe": [0, ["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "Markus Puschel": [0, ["Formal datapath representation and manipulation for implementing DSP transforms", ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1391469.1391572", "dac", 2008]], "Arash Ahmadi": [0, ["Symbolic noise analysis approach to computational hardware optimization", ["Arash Ahmadi", "Mark Zwolinski"], "https://doi.org/10.1145/1391469.1391573", "dac", 2008]], "Mark Zwolinski": [0, ["Symbolic noise analysis approach to computational hardware optimization", ["Arash Ahmadi", "Mark Zwolinski"], "https://doi.org/10.1145/1391469.1391573", "dac", 2008]], "Yu Pang": [0, ["Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform", ["Yu Pang", "Katarzyna Radecka"], "https://doi.org/10.1145/1391469.1391574", "dac", 2008]], "Katarzyna Radecka": [0, ["Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform", ["Yu Pang", "Katarzyna Radecka"], "https://doi.org/10.1145/1391469.1391574", "dac", 2008]], "Khaled R. Heloue": [0, ["Parameterized timing analysis with general delay models and arbitrary variation sources", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1391469.1391576", "dac", 2008]], "Farid N. Najm": [0, ["Parameterized timing analysis with general delay models and arbitrary variation sources", ["Khaled R. Heloue", "Farid N. Najm"], "https://doi.org/10.1145/1391469.1391576", "dac", 2008]], "Boyuan Yan": [0, ["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Lingfei Zhou": [0, ["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Sheldon X.-D. Tan": [0, ["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Jie Chen": [0, ["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Bruce McGaughy": [0, ["DeMOR: decentralized model order reduction of linear networks with massive ports", ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "https://doi.org/10.1145/1391469.1391577", "dac", 2008]], "Tarek Moselhy": [0, ["Stochastic integral equation solver for efficient variation-aware interconnect extraction", ["Tarek Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1391469.1391578", "dac", 2008]], "Luca Daniel": [0, ["Stochastic integral equation solver for efficient variation-aware interconnect extraction", ["Tarek Moselhy", "Luca Daniel"], "https://doi.org/10.1145/1391469.1391578", "dac", 2008]], "Ki Jin Han": [0.765767514705658, ["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579", "dac", 2008]], "Madhavan Swaminathan": [0, ["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579", "dac", 2008], ["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611", "dac", 2008]], "Ege Engin": [0, ["Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "https://doi.org/10.1145/1391469.1391579", "dac", 2008], ["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611", "dac", 2008]], "Peter Feldmann": [0, ["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008], ["Towards a more physical approach to gate modeling for timing, noise, and power", ["Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1391469.1391587", "dac", 2008]], "Soroush Abbaspour": [0, ["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008], ["Towards a more physical approach to gate modeling for timing, noise, and power", ["Peter Feldmann", "Soroush Abbaspour"], "https://doi.org/10.1145/1391469.1391587", "dac", 2008]], "Debjit Sinha": [0, ["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Gregory Schaeffer": [0, ["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Revanta Banerji": [0, ["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Hemlata Gupta": [0, ["Driver waveform computation for timing analysis with multiple voltage threshold driver models", ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "https://doi.org/10.1145/1391469.1391580", "dac", 2008]], "Hazem Moussa": [0, ["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582", "dac", 2008]], "Amer Baghdadi": [0, ["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582", "dac", 2008]], "Michel Jezequel": [0, ["Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"], "https://doi.org/10.1145/1391469.1391582", "dac", 2008]], "Aydin O. Balkan": [0, ["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583", "dac", 2008]], "Gang Qu": [0, ["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583", "dac", 2008]], "Uzi Vishkin": [0, ["An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "https://doi.org/10.1145/1391469.1391583", "dac", 2008]], "Zhen Zhang": [0, ["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584", "dac", 2008]], "Alain Greiner": [0, ["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584", "dac", 2008]], "Sami Taktak": [0, ["A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "https://doi.org/10.1145/1391469.1391584", "dac", 2008]], "Woo-Cheol Kwon": [0.999874472618103, ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Sungjoo Yoo": [1, ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Sung-Min Hong": [0.6420749425888062, ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Byeong Min": [0.9880114197731018, ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Kyu-Myung Choi": [0.9993240833282471, ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "Soo-Kwan Eo": [0.9888117909431458, ["A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "https://doi.org/10.1145/1391469.1391585", "dac", 2008]], "S. Raja": [0, ["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "F. Varadi": [0, ["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "Murat R. Becer": [0, ["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "Joao Geada": [0, ["Transistor level gate modeling for accurate and fast timing, noise, and power analysis", ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1145/1391469.1391588", "dac", 2008]], "Noel Menezes": [0, ["A \"true\" electrical cell model for timing, noise, and power grid verification", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589", "dac", 2008]], "Chandramouli V. Kashyap": [0, ["A \"true\" electrical cell model for timing, noise, and power grid verification", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589", "dac", 2008], ["A framework for block-based timing sensitivity analysis", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647", "dac", 2008]], "Chirayu S. Amin": [0, ["A \"true\" electrical cell model for timing, noise, and power grid verification", ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "https://doi.org/10.1145/1391469.1391589", "dac", 2008]], "Igor Keller": [0, ["Challenges in gate level modeling for delay and SI at 65nm and below", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590", "dac", 2008]], "King Ho Tam": [0, ["Challenges in gate level modeling for delay and SI at 65nm and below", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590", "dac", 2008]], "Vinod Kariat": [0, ["Challenges in gate level modeling for delay and SI at 65nm and below", ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "https://doi.org/10.1145/1391469.1391590", "dac", 2008]], "Richard Trihy": [0, ["Addressing library creation challenges from recent Liberty extensions", ["Richard Trihy"], "https://doi.org/10.1145/1391469.1391591", "dac", 2008]], "Christian Sauer": [0, ["SystemClick: a domain-specific framework for early exploration using functional performance models", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593", "dac", 2008]], "Matthias Gries": [0, ["SystemClick: a domain-specific framework for early exploration using functional performance models", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593", "dac", 2008]], "Hans-Peter Lob": [0, ["SystemClick: a domain-specific framework for early exploration using functional performance models", ["Christian Sauer", "Matthias Gries", "Hans-Peter Lob"], "https://doi.org/10.1145/1391469.1391593", "dac", 2008]], "Joon Goo Lee": [0.9996213614940643, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Dongha Jung": [0.9192144125699997, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Jiho Chu": [0.6761335879564285, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Seokjoong Hwang": [0.9997496604919434, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Jong-Kook Kim": [1, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Janam Ku": [0.5, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Seon Wook Kim": [1, ["Applying passive RFID system to wireless headphones for extreme low power consumption", ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "https://doi.org/10.1145/1391469.1391594", "dac", 2008]], "Shreyas Sen": [0, ["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Vishwanath Natarajan": [0, ["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Rajarajan Senguttuvan": [0, ["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Abhijit Chatterjee": [0, ["Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems", ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "https://doi.org/10.1145/1391469.1391595", "dac", 2008]], "Arthur Nieuwoudt": [0, ["Automated design of tunable impedance matching networks for reconfigurable wireless applications", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596", "dac", 2008]], "Jamil Kawa": [0, ["Automated design of tunable impedance matching networks for reconfigurable wireless applications", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596", "dac", 2008]], "Yehia Massoud": [0, ["Automated design of tunable impedance matching networks for reconfigurable wireless applications", ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "https://doi.org/10.1145/1391469.1391596", "dac", 2008]], "Minsik Cho": [0.5, ["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008]], "Kun Yuan": [0, ["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008]], "Yongchan Ban": [0.7764909863471985, ["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008]], "David Z. Pan": [0, ["ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction", ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391598", "dac", 2008], ["An integrated nonlinear placement framework with congestion and porosity aware buffer planning", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651", "dac", 2008], ["Robust chip-level clock tree synthesis for SOC designs", ["Anand Rajaram", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391654", "dac", 2008]], "Tai-Chen Chen": [0, ["Predictive formulae for OPC with applications to lithography-friendly routing", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599", "dac", 2008]], "Guang-Wan Liao": [0, ["Predictive formulae for OPC with applications to lithography-friendly routing", ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "https://doi.org/10.1145/1391469.1391599", "dac", 2008]], "Kwangok Jeong": [0.5, ["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008]], "Chul-Hong Park": [0.8836459517478943, ["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008]], "Hailong Yao": [0, ["Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "https://doi.org/10.1145/1391469.1391600", "dac", 2008]], "Siew-Hong Teh": [0, ["Design-process integration for performance-based OPC framework", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601", "dac", 2008]], "Chun-Huat Heng": [0, ["Design-process integration for performance-based OPC framework", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601", "dac", 2008]], "Arthur Tay": [0, ["Design-process integration for performance-based OPC framework", ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "https://doi.org/10.1145/1391469.1391601", "dac", 2008]], "Jia Wang": [0.05329906940460205, ["An efficient incremental algorithm for min-area retiming", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1391469.1391603", "dac", 2008]], "Hai Zhou": [0, ["An efficient incremental algorithm for min-area retiming", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1391469.1391603", "dac", 2008]], "Aaron P. Hurst": [0, ["Scalable min-register retiming under timing and initializability constraints", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604", "dac", 2008], ["Automatic synthesis of clock gating logic with controlled netlist perturbation", ["Aaron P. Hurst"], "https://doi.org/10.1145/1391469.1391637", "dac", 2008]], "Alan Mishchenko": [0, ["Scalable min-register retiming under timing and initializability constraints", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604", "dac", 2008], ["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Robert K. Brayton": [0, ["Scalable min-register retiming under timing and initializability constraints", ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391604", "dac", 2008], ["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Michael L. Case": [0, ["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Victor N. Kravets": [0, ["Merging nodes under sequential observability", ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/1391469.1391605", "dac", 2008]], "Yousra Alkabani": [0, ["N-variant IC design: methodology and applications", ["Yousra Alkabani", "Farinaz Koushanfar"], "https://doi.org/10.1145/1391469.1391606", "dac", 2008], ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008]], "Anjan Bose": [0, ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "David E. Corman": [0, ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Rob A. Rutenbar": [0, ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Robert M. Manning": [0, ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Anna Newman": [0, ["Verifying really complex systems: on earth and beyond", ["Andreas Kuehlmann", "Anjan Bose", "David E. Corman", "Rob A. Rutenbar", "Robert M. Manning", "Anna Newman"], "https://doi.org/10.1145/1391469.1391608", "dac", 2008]], "Xiangyu Dong": [2.4160641487469547e-06, ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Xiaoxia Wu": [5.2272671304302494e-17, ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Guangyu Sun": [0.00010970059156534262, ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Yuan Xie": [0, ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Hai Li": [0, ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Yiran Chen": [0, ["Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/1391469.1391610", "dac", 2008]], "Krishna Bharath": [0, ["Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1391469.1391611", "dac", 2008]], "Shenghua Liu": [0, ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Guoqiang Chen": [0, ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Tom Tong Jing": [0, ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Tianpei Zhang": [0, ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Robi Dutta": [0, ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Xianlong Hong": [5.6014105354051935e-08, ["Topological routing to maximize routability for package substrate", ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "https://doi.org/10.1145/1391469.1391612", "dac", 2008]], "Ling Zhang": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Wenjian Yu": [1.1414851996960351e-06, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Haikun Zhu": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Alina Deutsch": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "George A. Katopis": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Daniel M. Dreps": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Ernest S. Kuh": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Chung-Kuan Cheng": [0, ["Low power passive equalizer optimization using tritonic step response", ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1391469.1391613", "dac", 2008]], "Hristo Nikolov": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Mark Thompson": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Todor Stefanov": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Andy D. Pimentel": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Simon Polstra": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "R. Bose": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Claudiu Zissulescu": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Ed F. Deprettere": [0, ["Daedalus: toward composable multimedia MP-SoC design", ["Hristo Nikolov", "Mark Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "R. Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "https://doi.org/10.1145/1391469.1391615", "dac", 2008]], "Christian Haubelt": [0, ["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008], ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Thomas Schlichter": [0, ["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008]], "Joachim Keinert": [0, ["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008]], "Michael Meredith": [0, ["SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models", ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "https://doi.org/10.1145/1391469.1391616", "dac", 2008]], "Andreas Gerstlauer": [0, ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Junyu Peng": [0, ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Dongwan Shin": [0.9057770371437073, ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "A. Nakamura": [0, ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Dai Araki": [0, ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Y. Nishihara": [0, ["Specify-explore-refine (SER): from specification to implementation", ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "A. Nakamura", "Dai Araki", "Y. Nishihara"], "https://doi.org/10.1145/1391469.1391617", "dac", 2008]], "Risto Savolainen": [0, ["Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation", ["Risto Savolainen", "Tero Rissa"], "https://doi.org/10.1145/1391469.1391619", "dac", 2008]], "Tero Rissa": [0, ["Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation", ["Risto Savolainen", "Tero Rissa"], "https://doi.org/10.1145/1391469.1391619", "dac", 2008]], "Matt Nowak": [0, ["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Jose Corleto": [0, ["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Christopher Chun": [9.808618659315222e-15, ["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Riko Radojcic": [0, ["Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration", ["Matt Nowak", "Jose Corleto", "Christopher Chun", "Riko Radojcic"], "https://doi.org/10.1145/1391469.1391620", "dac", 2008]], "Tao Li": [0, ["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622", "dac", 2008]], "Wenjun Zhang": [0, ["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622", "dac", 2008]], "Zhiping Yu": [2.438115594832757e-11, ["Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification", ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "https://doi.org/10.1145/1391469.1391622", "dac", 2008]], "Seungwhun Paik": [0.9998691529035568, ["Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements", ["Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1391469.1391623", "dac", 2008]], "Youngsoo Shin": [0.9997629821300507, ["Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements", ["Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1145/1391469.1391623", "dac", 2008]], "Tammara Massey": [0, ["Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1391469.1391624", "dac", 2008]], "Min Ni": [0, ["Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1391469.1391625", "dac", 2008]], "Umit Y. Ogras": [0, ["Variation-adaptive feedback control for networks-on-chip with multiple clock domains", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627", "dac", 2008]], "Radu Marculescu": [0, ["Variation-adaptive feedback control for networks-on-chip with multiple clock domains", ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/1391469.1391627", "dac", 2008]], "Guangyu Chen": [0, ["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Feihui Li": [0, ["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Seung Woo Son": [0.9979142248630524, ["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Mahmut T. Kandemir": [0, ["Application mapping for chip multiprocessors", ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1391469.1391628", "dac", 2008]], "Martin Lukasiewycz": [0, ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Michael Glass": [0, ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Jurgen Teich": [0, ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Richard Regler": [0, ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Bardo Lang": [0, ["Concurrent topology and routing optimization in automotive network integration", ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "Jurgen Teich", "Richard Regler", "Bardo Lang"], "https://doi.org/10.1145/1391469.1391629", "dac", 2008]], "Ming-che Lai": [0, ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Hongyi Lu": [0, ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Kui Dai": [0, ["A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "https://doi.org/10.1145/1391469.1391630", "dac", 2008]], "Ruchir Puri": [0, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008], ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Devadas Varma": [0, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Darvin Edwards": [0, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Alan J. Weger": [0, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Paul D. Franzon": [0, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008], ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Andrew Yang": [8.938514595158153e-09, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Stephen V. Kosonocky": [0, ["Keeping hot chips cool: are IC thermal problems hot air?", ["Ruchir Puri", "Devadas Varma", "Darvin Edwards", "Alan J. Weger", "Paul D. Franzon", "Andrew Yang", "Stephen V. Kosonocky"], "https://doi.org/10.1145/1391469.1391632", "dac", 2008]], "Ruei-Rung Lee": [2.056119114968169e-07, ["Bi-decomposing large Boolean functions via interpolation and satisfiability solving", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634", "dac", 2008]], "Jie-Hong Roland Jiang": [0, ["Bi-decomposing large Boolean functions via interpolation and satisfiability solving", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634", "dac", 2008]], "Wei-Lun Hung": [0, ["Bi-decomposing large Boolean functions via interpolation and satisfiability solving", ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1145/1391469.1391634", "dac", 2008]], "Afshin Abdollahi": [0, ["Signature based Boolean matching in the presence of don't cares", ["Afshin Abdollahi"], "https://doi.org/10.1145/1391469.1391635", "dac", 2008]], "Weikang Qian": [0, ["The synthesis of robust polynomial arithmetic with stochastic logic", ["Weikang Qian", "Marc D. Riedel"], "https://doi.org/10.1145/1391469.1391636", "dac", 2008]], "Marc D. Riedel": [0, ["The synthesis of robust polynomial arithmetic with stochastic logic", ["Weikang Qian", "Marc D. Riedel"], "https://doi.org/10.1145/1391469.1391636", "dac", 2008]], "Ranan Fraer": [0, ["A new paradigm for synthesis and propagation of clock gating conditions", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638", "dac", 2008]], "Gila Kamhi": [0, ["A new paradigm for synthesis and propagation of clock gating conditions", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638", "dac", 2008]], "Muhammad K. Mhameed": [0, ["A new paradigm for synthesis and propagation of clock gating conditions", ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "https://doi.org/10.1145/1391469.1391638", "dac", 2008]], "Jerry Bautista": [0, ["Tera-scale computing and interconnect challenges", ["Jerry Bautista"], "https://doi.org/10.1145/1391469.1391641", "dac", 2008]], "W. Rhett Davis": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Michael B. Steer": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Steve Lipa": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Eun Chu Oh": [0.9963302910327911, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Thorlindur Thorolfsson": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Samson Melamed": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Sonali Luniya": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Tad Doxsee": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Stephen Berkeley": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Ben Shani": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Kurt Obermiller": [0, ["Design and CAD for 3D integrated circuits", ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "https://doi.org/10.1145/1391469.1391642", "dac", 2008]], "Wilfried Haensch": [0, ["Why should we do 3D integration?", ["Wilfried Haensch"], "https://doi.org/10.1145/1391469.1391643", "dac", 2008]], "Vineeth Veetil": [0, ["Efficient Monte Carlo based incremental statistical timing analysis", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645", "dac", 2008]], "Dennis Sylvester": [0, ["Efficient Monte Carlo based incremental statistical timing analysis", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645", "dac", 2008], ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008], ["Modeling crosstalk in statistical static timing analysis", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715", "dac", 2008]], "David T. Blaauw": [0, ["Efficient Monte Carlo based incremental statistical timing analysis", ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/1391469.1391645", "dac", 2008], ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008], ["Modeling crosstalk in statistical static timing analysis", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715", "dac", 2008]], "Zuochang Ye": [1.9778237714263014e-07, ["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646", "dac", 2008]], "Zhenhai Zhu": [0, ["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646", "dac", 2008]], "Joel R. Phillips": [0, ["Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "https://doi.org/10.1145/1391469.1391646", "dac", 2008]], "Sanjay V. Kumar": [0, ["A framework for block-based timing sensitivity analysis", ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1391469.1391647", "dac", 2008]], "Jui-Hsiang Liu": [0, ["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Ming-Feng Tsai": [0, ["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Lumdo Chen": [0, ["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Charlie Chung-Ping Chen": [0, ["Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1391469.1391648", "dac", 2008]], "Masanori Imai": [0, ["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Takashi Sato": [0, ["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Noriaki Nakayama": [0, ["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Kazuya Masu": [0, ["Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution", ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "https://doi.org/10.1145/1391469.1391649", "dac", 2008]], "Tung-Chieh Chen": [0, ["An integrated nonlinear placement framework with congestion and porosity aware buffer planning", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651", "dac", 2008]], "Ashutosh Chakraborty": [0, ["An integrated nonlinear placement framework with congestion and porosity aware buffer planning", ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391651", "dac", 2008]], "Zhanyuan Jiang": [0, ["Circuit-wise buffer insertion and gate sizing algorithm with scalability", ["Zhanyuan Jiang", "Weiping Shi"], "https://doi.org/10.1145/1391469.1391652", "dac", 2008]], "Weiping Shi": [0, ["Circuit-wise buffer insertion and gate sizing algorithm with scalability", ["Zhanyuan Jiang", "Weiping Shi"], "https://doi.org/10.1145/1391469.1391652", "dac", 2008]], "Chia-Ming Chang": [1.3903692064332063e-07, ["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Shih-Hsu Huang": [0, ["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Yuan-Kai Ho": [0, ["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Jia-Zong Lin": [0, ["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Hsin-Po Wang": [0.0005811056907987222, ["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Yu-Sheng Lu": [0, ["Type-matching clock tree for zero skew clock gating", ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "https://doi.org/10.1145/1391469.1391653", "dac", 2008]], "Anand Rajaram": [0, ["Robust chip-level clock tree synthesis for SOC designs", ["Anand Rajaram", "David Z. Pan"], "https://doi.org/10.1145/1391469.1391654", "dac", 2008]], "Michael D. Moffitt": [0, ["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "David A. Papa": [0, ["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "Zhuo Li": [0, ["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "Charles J. Alpert": [0, ["Path smoothing via discrete optimization", ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "https://doi.org/10.1145/1391469.1391655", "dac", 2008]], "Hwisung Jung": [0.996818408370018, ["Stochastic modeling of a thermally-managed multi-core system", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657", "dac", 2008]], "Peng Rong": [0, ["Stochastic modeling of a thermally-managed multi-core system", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657", "dac", 2008]], "Massoud Pedram": [0, ["Stochastic modeling of a thermally-managed multi-core system", ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "https://doi.org/10.1145/1391469.1391657", "dac", 2008]], "Inchoon Yeo": [0.9957976043224335, ["Predictive dynamic thermal management for multicore systems", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658", "dac", 2008]], "Chih Chun Liu": [0, ["Predictive dynamic thermal management for multicore systems", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658", "dac", 2008]], "Eun Jung Kim": [0.9897301346063614, ["Predictive dynamic thermal management for multicore systems", ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "https://doi.org/10.1145/1391469.1391658", "dac", 2008]], "Yan Gu": [0.002282193163409829, ["Control theory-based DVS for interactive 3D games", ["Yan Gu", "Samarjit Chakraborty"], "https://doi.org/10.1145/1391469.1391659", "dac", 2008]], "Samarjit Chakraborty": [0, ["Control theory-based DVS for interactive 3D games", ["Yan Gu", "Samarjit Chakraborty"], "https://doi.org/10.1145/1391469.1391659", "dac", 2008]], "Wei Huang": [0, ["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Mircea R. Stan": [0, ["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Karthik Sankaranarayanan": [0, ["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Robert J. Ribando": [0, ["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008]], "Kevin Skadron": [0, ["Many-core design from a thermal perspective", ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391660", "dac", 2008], ["Federation: repurposing scalar cores for out-of-order instruction issue", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666", "dac", 2008], ["Predictive design space exploration using genetically programmed response surfaces", ["Henry Cook", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391711", "dac", 2008]], "Xiangrong Zhou": [0, ["Compiler-driven register re-assignment for register file power-density and temperature reduction", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661", "dac", 2008]], "Chenjie Yu": [9.541256531520048e-07, ["Compiler-driven register re-assignment for register file power-density and temperature reduction", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661", "dac", 2008], ["Latency and bandwidth efficient communication through system customization for embedded multiprocessors", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391665", "dac", 2008]], "Peter Petrov": [0, ["Compiler-driven register re-assignment for register file power-density and temperature reduction", ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391661", "dac", 2008], ["Latency and bandwidth efficient communication through system customization for embedded multiprocessors", ["Chenjie Yu", "Peter Petrov"], "https://doi.org/10.1145/1391469.1391665", "dac", 2008]], "Jianjiang Ceng": [0, ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Jeronimo Castrillon": [0, ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Weihua Sheng": [0, ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Hanno Scharwachter": [0, ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Tsuyoshi Isshiki": [0, ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Hiroaki Kunieda": [0, ["MAPS: an integrated framework for MPSoC application parallelization", ["Jianjiang Ceng", "Jeronimo Castrillon", "Weihua Sheng", "Hanno Scharwachter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "https://doi.org/10.1145/1391469.1391663", "dac", 2008]], "Mohammad Abdullah Al Faruque": [0, ["ADAM: run-time agent-based distributed application mapping for on-chip communication", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664", "dac", 2008]], "Rudolf Krist": [0, ["ADAM: run-time agent-based distributed application mapping for on-chip communication", ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "Jorg Henkel"], "https://doi.org/10.1145/1391469.1391664", "dac", 2008]], "David Tarjan": [0, ["Federation: repurposing scalar cores for out-of-order instruction issue", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666", "dac", 2008]], "Michael Boyer": [0, ["Federation: repurposing scalar cores for out-of-order instruction issue", ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391666", "dac", 2008]], "Po-Chun Chang": [0.013379358686506748, ["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "I-Wei Wu": [0.04970454052090645, ["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "Jean Jyh-Jiun Shann": [0, ["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "Chung-Ping Chung": [7.591061432776769e-07, ["ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor", ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "https://doi.org/10.1145/1391469.1391667", "dac", 2008]], "John D. Davis": [0, ["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Zhangxi Tan": [0, ["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Fang Yu": [0.0002839096850948408, ["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Lintao Zhang": [0, ["A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "https://doi.org/10.1145/1391469.1391669", "dac", 2008]], "Ian Kuon": [0, ["Automated transistor sizing for FPGA architecture exploration", ["Ian Kuon", "Jonathan Rose"], "https://doi.org/10.1145/1391469.1391671", "dac", 2008]], "Jonathan Rose": [0, ["Automated transistor sizing for FPGA architecture exploration", ["Ian Kuon", "Jonathan Rose"], "https://doi.org/10.1145/1391469.1391671", "dac", 2008]], "Stephen Bijansky": [0, ["TuneFPGA: post-silicon tuning of dual-Vdd FPGAs", ["Stephen Bijansky", "Adnan Aziz"], "https://doi.org/10.1145/1391469.1391672", "dac", 2008]], "Adnan Aziz": [0, ["TuneFPGA: post-silicon tuning of dual-Vdd FPGAs", ["Stephen Bijansky", "Adnan Aziz"], "https://doi.org/10.1145/1391469.1391672", "dac", 2008]], "Raj S. Mitra": [0, ["Strategies for mainstream usage of formal verification", ["Raj S. Mitra"], "https://doi.org/10.1145/1391469.1391674", "dac", 2008]], "Robert Beers": [0, ["Pre-RTL formal verification: an intel experience", ["Robert Beers"], "https://doi.org/10.1145/1391469.1391675", "dac", 2008]], "Kelvin Ng": [0, ["Challenges in using system-level models for RTL verification", ["Kelvin Ng"], "https://doi.org/10.1145/1391469.1391676", "dac", 2008]], "Pascal Urard": [0, ["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Asma Maalej": [0, ["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Roberto Guizzetti": [0, ["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Nitin Chawla": [0, ["Leveraging sequential equivalence checking to enable system-level to RTL flows", ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "https://doi.org/10.1145/1391469.1391677", "dac", 2008]], "Kanupriya Gulati": [0, ["Towards acceleration of fault simulation using graphics processing units", ["Kanupriya Gulati", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391679", "dac", 2008]], "Sunil P. Khatri": [0, ["Towards acceleration of fault simulation using graphics processing units", ["Kanupriya Gulati", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391679", "dac", 2008], ["A fast, analytical estimator for the SEU-induced pulse width in combinational designs", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702", "dac", 2008], ["Forbidden transition free crosstalk avoidance CODEC design", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717", "dac", 2008]], "Melanie Elm": [0, ["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Hans-Joachim Wunderlich": [0, ["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Michael E. Imhof": [0, ["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Christian G. Zoellin": [0, ["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Jens Leenstra": [0, ["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Nicolas Mading": [0, ["Scan chain clustering for test power reduction", ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas Mading"], "https://doi.org/10.1145/1391469.1391680", "dac", 2008]], "Lin Huang": [0, ["On reliable modular testing with vulnerable test access mechanisms", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681", "dac", 2008]], "Feng Yuan": [0, ["On reliable modular testing with vulnerable test access mechanisms", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681", "dac", 2008]], "Qiang Xu": [0, ["On reliable modular testing with vulnerable test access mechanisms", ["Lin Huang", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/1391469.1391681", "dac", 2008]], "Sudhakar M. Reddy": [0, ["On tests to detect via opens in digital CMOS circuits", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682", "dac", 2008]], "Irith Pomeranz": [0, ["On tests to detect via opens in digital CMOS circuits", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682", "dac", 2008]], "Chen Liu": [0, ["On tests to detect via opens in digital CMOS circuits", ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "https://doi.org/10.1145/1391469.1391682", "dac", 2008]], "Jarrod A. Roy": [0, ["Protecting bus-based hardware IP by secret sharing", ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "https://doi.org/10.1145/1391469.1391684", "dac", 2008]], "Piti Piyachon": [0, ["Design of high performance pattern matching engine through compact deterministic finite automata", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1391469.1391685", "dac", 2008]], "Yan Luo": [0, ["Design of high performance pattern matching engine through compact deterministic finite automata", ["Piti Piyachon", "Yan Luo"], "https://doi.org/10.1145/1391469.1391685", "dac", 2008]], "Krutartha Patel": [0, ["SHIELD: a software hardware design methodology for security and reliability of MPSoCs", ["Krutartha Patel", "Sri Parameswaran"], "https://doi.org/10.1145/1391469.1391686", "dac", 2008]], "Yi-Ting Lin": [0, ["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687", "dac", 2008]], "Wen-Chi Shiue": [0, ["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687", "dac", 2008]], "Ing-Jer Huang": [0, ["A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "https://doi.org/10.1145/1391469.1391687", "dac", 2008]], "Ming-Chang Hsieh": [0, ["An embedded infrastructure of debug and trace interface for the DSP platform", ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "https://doi.org/10.1145/1391469.1391688", "dac", 2008]], "Chih-Tsun Huang": [0, ["An embedded infrastructure of debug and trace interface for the DSP platform", ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "https://doi.org/10.1145/1391469.1391688", "dac", 2008]], "Suman Kalyan Mandal": [0, ["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Praveen Bhojwani": [0, ["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Saraju P. Mohanty": [0, ["IntellBatt: towards smarter battery design", ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1391469.1391690", "dac", 2008]], "Song Liu": [0, ["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008]], "Yu Zhang": [0, ["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008]], "Gokhan Memik": [0, ["A power and temperature aware DRAM architecture", ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "https://doi.org/10.1145/1391469.1391691", "dac", 2008], ["Efficient system design space exploration using machine learning techniques", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712", "dac", 2008]], "Masanori Kurimoto": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Hiroaki Suzuki": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Rei Akiyama": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Tadao Yamanaka": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Haruyuki Ohkuma": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Hidehiro Takata": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Hirofumi Shinohara": [0, ["Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "https://doi.org/10.1145/1391469.1391692", "dac", 2008]], "Ayse Kivilcim Coskun": [0, ["Temperature management in multiprocessor SoCs using online learning", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693", "dac", 2008]], "Tajana Simunic Rosing": [0, ["Temperature management in multiprocessor SoCs using online learning", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693", "dac", 2008]], "Kenny C. Gross": [0, ["Temperature management in multiprocessor SoCs using online learning", ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "https://doi.org/10.1145/1391469.1391693", "dac", 2008]], "Ganesh S. Dasika": [0, ["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "Shidhartha Das": [0, ["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "Kevin Fan": [0, ["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "Scott A. Mahlke": [0, ["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "David M. Bull": [0, ["DVFS in loop accelerators using BLADES", ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "https://doi.org/10.1145/1391469.1391694", "dac", 2008]], "N. S. Nagaraj": [0, ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Fabian Klass": [0, ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Rob Aitken": [0, ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Cliff Hou": [0, ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Luigi Capodieci": [0, ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Vivek Singh": [0, ["DFM in practice: hit or hype?", ["Juan C. Rey", "N. S. Nagaraj", "Andrew B. Kahng", "Fabian Klass", "Rob Aitken", "Cliff Hou", "Luigi Capodieci", "Vivek Singh"], "https://doi.org/10.1145/1391469.1391696", "dac", 2008]], "Yun Ye": [0.06681456416845322, ["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Frank Liu": [0, ["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Sani R. Nassif": [0, ["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Yu Cao": [0, ["Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "https://doi.org/10.1145/1391469.1391698", "dac", 2008]], "Tarek A. El-Moselhy": [0, ["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699", "dac", 2008]], "Ibrahim M. Elfadel": [0, ["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699", "dac", 2008]], "David Widiger": [0, ["Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "https://doi.org/10.1145/1391469.1391699", "dac", 2008]], "Vivek Joshi": [0, ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008]], "Brian Cline": [0, ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008]], "Kanak Agarwal": [0, ["Leakage power reduction using stress-enhanced layouts", ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "https://doi.org/10.1145/1391469.1391700", "dac", 2008]], "Rajesh Garg": [0, ["A fast, analytical estimator for the SEU-induced pulse width in combinational designs", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702", "dac", 2008]], "Charu Nagpal": [0, ["A fast, analytical estimator for the SEU-induced pulse width in combinational designs", ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391702", "dac", 2008]], "Smita Krishnaswamy": [0, ["On the role of timing masking in reliable logic circuit design", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703", "dac", 2008]], "John P. Hayes": [0, ["On the role of timing masking in reliable logic circuit design", ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1145/1391469.1391703", "dac", 2008]], "Juan Antonio Maestro": [0, ["Study of the effects of MBUs on the reliability of a 150 nm SRAM device", ["Juan Antonio Maestro", "Pedro Reviriego"], "https://doi.org/10.1145/1391469.1391704", "dac", 2008]], "Pedro Reviriego": [0, ["Study of the effects of MBUs on the reliability of a 150 nm SRAM device", ["Juan Antonio Maestro", "Pedro Reviriego"], "https://doi.org/10.1145/1391469.1391704", "dac", 2008]], "Sudipta Kundu": [0, ["Partial order reduction for scalable testing of systemC TLM designs", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706", "dac", 2008]], "Rajesh Gupta": [0, ["Partial order reduction for scalable testing of systemC TLM designs", ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "https://doi.org/10.1145/1391469.1391706", "dac", 2008]], "Malay Haldar": [0, ["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Gagandeep Singh": [0, ["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Saurabh Prabhakar": [0, ["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Basant Dwivedi": [0, ["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Antara Ghosh": [0, ["Construction of concrete verification models from C++", ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "https://doi.org/10.1145/1391469.1391707", "dac", 2008]], "Alper Sen": [0, ["Predictive runtime verification of multi-processor SoCs in SystemC", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708", "dac", 2008]], "Vinit Ogale": [0, ["Predictive runtime verification of multi-processor SoCs in SystemC", ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "https://doi.org/10.1145/1391469.1391708", "dac", 2008]], "Juan Hamers": [0, ["Automated hardware-independent scenario identification", ["Juan Hamers", "Lieven Eeckhout"], "https://doi.org/10.1145/1391469.1391710", "dac", 2008]], "Lieven Eeckhout": [0, ["Automated hardware-independent scenario identification", ["Juan Hamers", "Lieven Eeckhout"], "https://doi.org/10.1145/1391469.1391710", "dac", 2008]], "Henry Cook": [0, ["Predictive design space exploration using genetically programmed response surfaces", ["Henry Cook", "Kevin Skadron"], "https://doi.org/10.1145/1391469.1391711", "dac", 2008]], "Berkin Ozisikyilmaz": [0, ["Efficient system design space exploration using machine learning techniques", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712", "dac", 2008]], "Alok N. Choudhary": [0, ["Efficient system design space exploration using machine learning techniques", ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "https://doi.org/10.1145/1391469.1391712", "dac", 2008]], "Zhanpeng Jin": [3.463022837241203e-12, ["Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study", ["Zhanpeng Jin", "Allen C. Cheng"], "https://doi.org/10.1145/1391469.1391713", "dac", 2008]], "Allen C. Cheng": [0, ["Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study", ["Zhanpeng Jin", "Allen C. Cheng"], "https://doi.org/10.1145/1391469.1391713", "dac", 2008]], "Ravikishore Gandikota": [0, ["Modeling crosstalk in statistical static timing analysis", ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/1391469.1391715", "dac", 2008]], "Hailin Jiang": [0, ["Power gating scheduling for power/ground noise reduction", ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1391469.1391716", "dac", 2008]], "Malgorzata Marek-Sadowska": [0, ["Power gating scheduling for power/ground noise reduction", ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/1391469.1391716", "dac", 2008]], "Chunjie Duan": [0, ["Forbidden transition free crosstalk avoidance CODEC design", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717", "dac", 2008]], "Chengyu Zhu": [0, ["Forbidden transition free crosstalk avoidance CODEC design", ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "https://doi.org/10.1145/1391469.1391717", "dac", 2008]], "William H. Joyner": [0, ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Shekhar Borkar": [0, ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Ty Garibay": [0, ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Jonathan Lotz": [0, ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]], "Robert K. Montoye": [0, ["Custom is from Venus and synthesis from Mars", ["Ruchir Puri", "William H. Joyner", "Shekhar Borkar", "Ty Garibay", "Jonathan Lotz", "Robert K. Montoye"], "https://doi.org/10.1145/1391469.1391719", "dac", 2008]]}