[13:35:35.895] <TB2>     INFO: *** Welcome to pxar ***
[13:35:35.895] <TB2>     INFO: *** Today: 2016/04/18
[13:35:35.901] <TB2>     INFO: *** Version: b2a7-dirty
[13:35:35.901] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:35.902] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:35.902] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//defaultMaskFile.dat
[13:35:35.902] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters_C15.dat
[13:35:35.979] <TB2>     INFO:         clk: 4
[13:35:35.979] <TB2>     INFO:         ctr: 4
[13:35:35.979] <TB2>     INFO:         sda: 19
[13:35:35.979] <TB2>     INFO:         tin: 9
[13:35:35.979] <TB2>     INFO:         level: 15
[13:35:35.979] <TB2>     INFO:         triggerdelay: 0
[13:35:35.979] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:35:35.979] <TB2>     INFO: Log level: DEBUG
[13:35:35.988] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:35:35.995] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:35:35.998] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:35:35.001] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:35:37.561] <TB2>     INFO: DUT info: 
[13:35:37.561] <TB2>     INFO: The DUT currently contains the following objects:
[13:35:37.561] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:35:37.561] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:35:37.561] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:35:37.561] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:35:37.561] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.561] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:35:37.562] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:35:37.563] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:35:37.564] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:35:37.566] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32976896
[13:35:37.566] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x27ae990
[13:35:37.566] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2583770
[13:35:37.566] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff5fdd94010
[13:35:37.566] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff603fff510
[13:35:37.566] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33042432 fPxarMemory = 0x7ff5fdd94010
[13:35:37.567] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[13:35:37.568] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:35:37.568] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:35:37.568] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:35:37.969] <TB2>     INFO: enter 'restricted' command line mode
[13:35:37.969] <TB2>     INFO: enter test to run
[13:35:37.969] <TB2>     INFO:   test: FPIXTest no parameter change
[13:35:37.969] <TB2>     INFO:   running: fpixtest
[13:35:37.969] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:35:37.972] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:35:37.972] <TB2>     INFO: ######################################################################
[13:35:37.972] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:35:37.972] <TB2>     INFO: ######################################################################
[13:35:37.975] <TB2>     INFO: ######################################################################
[13:35:37.975] <TB2>     INFO: PixTestPretest::doTest()
[13:35:37.975] <TB2>     INFO: ######################################################################
[13:35:37.978] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:37.978] <TB2>     INFO:    PixTestPretest::programROC() 
[13:35:37.978] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:55.996] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:35:55.996] <TB2>     INFO: IA differences per ROC:  17.7 16.9 17.7 17.7 16.9 19.3 17.7 17.7 16.9 18.5 18.5 19.3 19.3 16.1 19.3 18.5
[13:35:56.067] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:56.067] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:35:56.067] <TB2>     INFO:    ----------------------------------------------------------------------
[13:35:56.170] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[13:35:56.272] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[13:35:56.372] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[13:35:56.473] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 23.7688 mA
[13:35:56.573] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 24.5687 mA
[13:35:56.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 23.7688 mA
[13:35:56.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 23.7688 mA
[13:35:56.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 23.7688 mA
[13:35:56.977] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  84 Ia 24.5687 mA
[13:35:57.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 24.5687 mA
[13:35:57.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 22.9688 mA
[13:35:57.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  86 Ia 24.5687 mA
[13:35:57.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  84 Ia 24.5687 mA
[13:35:57.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3688 mA
[13:35:57.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.3687 mA
[13:35:57.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[13:35:57.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 23.7688 mA
[13:35:57.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  86 Ia 23.7688 mA
[13:35:57.984] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  87 Ia 23.7688 mA
[13:35:58.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  88 Ia 24.5687 mA
[13:35:58.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  86 Ia 24.5687 mA
[13:35:58.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.7688 mA
[13:35:58.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  85 Ia 23.7688 mA
[13:35:58.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  86 Ia 23.7688 mA
[13:35:58.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  87 Ia 23.7688 mA
[13:35:58.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[13:35:58.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 25.3687 mA
[13:35:58.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  82 Ia 23.7688 mA
[13:35:58.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 24.5687 mA
[13:35:59.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  81 Ia 23.7688 mA
[13:35:59.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  82 Ia 24.5687 mA
[13:35:59.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 23.7688 mA
[13:35:59.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  81 Ia 23.7688 mA
[13:35:59.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  82 Ia 24.5687 mA
[13:35:59.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  80 Ia 23.7688 mA
[13:35:59.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 23.7688 mA
[13:35:59.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 24.5687 mA
[13:35:59.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[13:35:59.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[13:36:00.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[13:36:00.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 23.7688 mA
[13:36:00.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  81 Ia 23.7688 mA
[13:36:00.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  82 Ia 24.5687 mA
[13:36:00.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 23.7688 mA
[13:36:00.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  81 Ia 23.7688 mA
[13:36:00.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  82 Ia 24.5687 mA
[13:36:00.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.7688 mA
[13:36:00.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 24.5687 mA
[13:36:01.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  79 Ia 22.9688 mA
[13:36:01.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3688 mA
[13:36:01.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 25.3687 mA
[13:36:01.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 24.5687 mA
[13:36:01.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  85 Ia 23.7688 mA
[13:36:01.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  86 Ia 23.7688 mA
[13:36:01.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  87 Ia 24.5687 mA
[13:36:01.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  85 Ia 23.7688 mA
[13:36:01.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  86 Ia 23.7688 mA
[13:36:01.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  87 Ia 24.5687 mA
[13:36:02.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.7688 mA
[13:36:02.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  86 Ia 23.7688 mA
[13:36:02.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  87 Ia 24.5687 mA
[13:36:02.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[13:36:02.421] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 25.3687 mA
[13:36:02.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 22.9688 mA
[13:36:02.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 25.3687 mA
[13:36:02.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  76 Ia 22.9688 mA
[13:36:02.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 24.5687 mA
[13:36:02.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 24.5687 mA
[13:36:03.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  78 Ia 23.7688 mA
[13:36:03.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  79 Ia 23.7688 mA
[13:36:03.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 24.5687 mA
[13:36:03.327] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.7688 mA
[13:36:03.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 23.7688 mA
[13:36:03.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[13:36:03.631] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[13:36:03.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[13:36:03.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 24.5687 mA
[13:36:03.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 23.7688 mA
[13:36:04.034] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.5687 mA
[13:36:04.135] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.7688 mA
[13:36:04.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.7688 mA
[13:36:04.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.7688 mA
[13:36:04.438] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 24.5687 mA
[13:36:04.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 23.7688 mA
[13:36:04.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 23.7688 mA
[13:36:04.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[13:36:04.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 25.3687 mA
[13:36:04.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  82 Ia 23.7688 mA
[13:36:05.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  83 Ia 24.5687 mA
[13:36:05.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  81 Ia 23.7688 mA
[13:36:05.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[13:36:05.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 24.5687 mA
[13:36:05.444] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  81 Ia 23.7688 mA
[13:36:05.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[13:36:05.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[13:36:05.746] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[13:36:05.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 23.7688 mA
[13:36:05.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.3688 mA
[13:36:06.048] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 24.5687 mA
[13:36:06.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  92 Ia 24.5687 mA
[13:36:06.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  90 Ia 23.7688 mA
[13:36:06.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  91 Ia 24.5687 mA
[13:36:06.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  89 Ia 23.7688 mA
[13:36:06.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  90 Ia 24.5687 mA
[13:36:06.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  88 Ia 23.7688 mA
[13:36:06.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  89 Ia 23.7688 mA
[13:36:06.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  90 Ia 23.7688 mA
[13:36:06.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  91 Ia 24.5687 mA
[13:36:07.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  89 Ia 23.7688 mA
[13:36:07.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.7688 mA
[13:36:07.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.7688 mA
[13:36:07.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.5687 mA
[13:36:07.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 23.7688 mA
[13:36:07.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 23.7688 mA
[13:36:07.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  80 Ia 24.5687 mA
[13:36:07.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7688 mA
[13:36:07.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 23.7688 mA
[13:36:07.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  80 Ia 24.5687 mA
[13:36:08.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  78 Ia 23.7688 mA
[13:36:08.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  79 Ia 23.7688 mA
[13:36:08.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  80 Ia 24.5687 mA
[13:36:08.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[13:36:08.470] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 25.3687 mA
[13:36:08.571] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  77 Ia 22.9688 mA
[13:36:08.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 24.5687 mA
[13:36:08.773] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 24.5687 mA
[13:36:08.874] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  79 Ia 23.7688 mA
[13:36:08.975] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  80 Ia 24.5687 mA
[13:36:09.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  78 Ia 22.9688 mA
[13:36:09.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 24.5687 mA
[13:36:09.278] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  82 Ia 24.5687 mA
[13:36:09.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  80 Ia 24.5687 mA
[13:36:09.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  78 Ia 22.9688 mA
[13:36:09.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[13:36:09.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[13:36:09.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[13:36:09.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 23.7688 mA
[13:36:09.984] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.7688 mA
[13:36:10.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.5687 mA
[13:36:10.186] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 22.9688 mA
[13:36:10.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  84 Ia 25.3687 mA
[13:36:10.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 22.9688 mA
[13:36:10.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  83 Ia 24.5687 mA
[13:36:10.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 24.5687 mA
[13:36:10.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  79 Ia 24.5687 mA
[13:36:10.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[13:36:10.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.7688 mA
[13:36:10.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.5687 mA
[13:36:11.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  78 Ia 23.7688 mA
[13:36:11.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  79 Ia 23.7688 mA
[13:36:11.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  80 Ia 24.5687 mA
[13:36:11.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  78 Ia 23.7688 mA
[13:36:11.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  79 Ia 23.7688 mA
[13:36:11.597] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  80 Ia 24.5687 mA
[13:36:11.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  78 Ia 23.7688 mA
[13:36:11.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  79 Ia 23.7688 mA
[13:36:11.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  80 Ia 24.5687 mA
[13:36:11.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 20.5687 mA
[13:36:12.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  99 Ia 24.5687 mA
[13:36:12.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  97 Ia 24.5687 mA
[13:36:12.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  95 Ia 24.5687 mA
[13:36:12.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  93 Ia 23.7688 mA
[13:36:12.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  94 Ia 23.7688 mA
[13:36:12.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  95 Ia 24.5687 mA
[13:36:12.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  93 Ia 23.7688 mA
[13:36:12.807] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  94 Ia 23.7688 mA
[13:36:12.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  95 Ia 23.7688 mA
[13:36:13.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  96 Ia 24.5687 mA
[13:36:13.109] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  94 Ia 23.7688 mA
[13:36:13.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[13:36:13.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.7688 mA
[13:36:13.412] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 24.5687 mA
[13:36:13.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[13:36:13.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 23.7688 mA
[13:36:13.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 24.5687 mA
[13:36:13.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 22.9688 mA
[13:36:13.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  84 Ia 24.5687 mA
[13:36:14.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  82 Ia 24.5687 mA
[13:36:14.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 24.5687 mA
[13:36:14.217] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 23.7688 mA
[13:36:14.318] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 23.7688 mA
[13:36:14.419] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9688 mA
[13:36:14.520] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 24.5687 mA
[13:36:14.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  82 Ia 24.5687 mA
[13:36:14.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 23.7688 mA
[13:36:14.823] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  81 Ia 23.7688 mA
[13:36:14.923] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  82 Ia 23.7688 mA
[13:36:15.024] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.5687 mA
[13:36:15.125] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 23.7688 mA
[13:36:15.225] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  82 Ia 23.7688 mA
[13:36:15.326] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  83 Ia 24.5687 mA
[13:36:15.427] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  81 Ia 23.7688 mA
[13:36:15.528] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.7688 mA
[13:36:15.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  84
[13:36:15.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  87
[13:36:15.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[13:36:15.558] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  79
[13:36:15.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  87
[13:36:15.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[13:36:15.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[13:36:15.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[13:36:15.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  89
[13:36:15.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  80
[13:36:15.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[13:36:15.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  79
[13:36:15.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  80
[13:36:15.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  94
[13:36:15.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[13:36:15.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[13:36:17.388] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:36:17.388] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  18.5  19.3  19.3  20.1  19.3  19.3  20.1  18.5  19.3  19.3  19.3  19.3  20.1
[13:36:17.419] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:17.419] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:36:17.420] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:17.556] <TB2>     INFO: Expecting 231680 events.
[13:36:25.804] <TB2>     INFO: 231680 events read in total (7531ms).
[13:36:25.959] <TB2>     INFO: Test took 8537ms.
[13:36:26.161] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 110 and Delta(CalDel) = 63
[13:36:26.165] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:36:26.169] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:36:26.173] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 77 and Delta(CalDel) = 60
[13:36:26.176] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:36:26.179] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 76 and Delta(CalDel) = 64
[13:36:26.183] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:36:26.186] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 63
[13:36:26.190] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:36:26.193] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:36:26.197] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 58
[13:36:26.200] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 97 and Delta(CalDel) = 61
[13:36:26.204] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 64
[13:36:26.208] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 109 and Delta(CalDel) = 62
[13:36:26.212] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 81 and Delta(CalDel) = 60
[13:36:26.215] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 84 and Delta(CalDel) = 65
[13:36:26.259] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:36:26.290] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:26.290] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:36:26.290] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:26.425] <TB2>     INFO: Expecting 231680 events.
[13:36:34.683] <TB2>     INFO: 231680 events read in total (7543ms).
[13:36:34.688] <TB2>     INFO: Test took 8395ms.
[13:36:34.712] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[13:36:35.023] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:36:35.028] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 120 +/- 28.5
[13:36:35.032] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[13:36:35.037] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:36:35.040] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[13:36:35.044] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[13:36:35.048] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32.5
[13:36:35.052] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[13:36:35.056] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[13:36:35.060] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28.5
[13:36:35.063] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:36:35.067] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32
[13:36:35.071] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 31.5
[13:36:35.075] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 29.5
[13:36:35.079] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 33
[13:36:35.115] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:36:35.115] <TB2>     INFO: CalDel:      131   141   120   118   143   145   149   150   135   157   117   125   150   136   140   163
[13:36:35.115] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:36:35.119] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C0.dat
[13:36:35.120] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C1.dat
[13:36:35.120] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C2.dat
[13:36:35.120] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C3.dat
[13:36:35.120] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C4.dat
[13:36:35.120] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C5.dat
[13:36:35.120] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C6.dat
[13:36:35.121] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C7.dat
[13:36:35.121] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C8.dat
[13:36:35.121] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C9.dat
[13:36:35.121] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C10.dat
[13:36:35.121] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C11.dat
[13:36:35.121] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C12.dat
[13:36:35.122] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C13.dat
[13:36:35.122] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C14.dat
[13:36:35.122] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters_C15.dat
[13:36:35.122] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:36:35.122] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:36:35.122] <TB2>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[13:36:35.122] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:36:35.208] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:36:35.208] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:36:35.208] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:36:35.208] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:36:35.211] <TB2>     INFO: ######################################################################
[13:36:35.211] <TB2>     INFO: PixTestTiming::doTest()
[13:36:35.211] <TB2>     INFO: ######################################################################
[13:36:35.211] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:35.211] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:36:35.211] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:35.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:36:37.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:36:39.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:36:41.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:36:43.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:36:46.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:36:48.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:36:50.748] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:36:53.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:36:54.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:36:56.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:36:59.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:37:01.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:37:03.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:37:05.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:37:08.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:37:10.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:37:11.981] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:37:13.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:37:15.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:37:16.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:37:18.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:37:30.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:37:31.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:37:33.270] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:37:36.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:37:40.072] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:37:43.472] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:37:46.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:37:50.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:37:53.675] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:37:57.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:38:00.476] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:38:01.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:38:03.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:38:05.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:38:06.559] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:38:08.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:38:09.603] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:38:11.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:38:12.645] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:38:14.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:38:17.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:38:19.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:38:21.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:38:24.013] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:38:26.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:38:28.559] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:38:30.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:38:33.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:38:35.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:38:37.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:38:39.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:38:42.197] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:38:44.470] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:38:46.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:38:49.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:38:51.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:38:53.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:38:55.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:38:58.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:39:00.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:39:02.656] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:39:04.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:39:07.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:39:09.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:39:11.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:39:14.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:39:16.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:39:18.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:39:20.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:39:23.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:39:25.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:39:27.663] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:39:29.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:39:32.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:39:34.482] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:39:36.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:39:39.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:39:41.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:39:43.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:39:45.095] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:39:46.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:39:48.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:39:49.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:39:51.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:39:52.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:39:54.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:39:55.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:39:57.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:40:01.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:40:04.805] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:40:08.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:40:12.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:40:16.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:40:19.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:40:23.688] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:40:25.209] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:40:26.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:40:28.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:40:29.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:40:31.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:40:32.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:40:34.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:40:35.860] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:40:38.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:40:40.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:40:42.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:40:44.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:40:47.226] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:40:49.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:40:51.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:40:54.046] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:40:56.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:40:58.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:41:00.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:41:03.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:41:05.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:41:07.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:41:09.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:41:12.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:41:14.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:41:16.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:41:19.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:41:21.327] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:41:23.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:41:25.873] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:41:28.147] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:41:30.805] <TB2>     INFO: TBM Phase Settings: 240
[13:41:30.805] <TB2>     INFO: 400MHz Phase: 4
[13:41:30.805] <TB2>     INFO: 160MHz Phase: 7
[13:41:30.805] <TB2>     INFO: Functional Phase Area: 5
[13:41:30.808] <TB2>     INFO: Test took 295597 ms.
[13:41:30.808] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:41:30.808] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:30.808] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:41:30.808] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:30.808] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:41:32.325] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:41:34.223] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:41:36.118] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:41:38.014] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:41:39.910] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:41:41.805] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:41:43.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:41:45.597] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:41:47.117] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:41:48.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:41:50.157] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:41:51.676] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:41:53.196] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:41:54.715] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:41:56.235] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:41:57.755] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:41:59.275] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:42:00.795] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:42:03.069] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:42:05.342] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:42:07.615] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:42:09.889] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:42:12.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:42:13.682] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:42:15.202] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:42:16.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:42:18.996] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:42:21.270] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:42:23.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:42:25.817] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:42:28.091] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:42:29.611] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:42:31.131] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:42:32.651] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:42:34.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:42:37.198] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:42:39.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:42:41.745] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:42:44.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:42:45.539] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:42:47.059] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:42:48.579] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:42:50.852] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:42:53.126] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:42:55.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:42:57.673] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:42:59.948] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:43:01.467] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:43:02.987] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:43:04.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:43:06.781] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:43:09.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:43:11.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:43:13.600] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:43:15.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:43:17.395] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:43:18.914] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:43:20.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:43:22.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:43:24.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:43:27.256] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:43:29.530] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:43:31.803] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:43:33.706] <TB2>     INFO: ROC Delay Settings: 228
[13:43:33.706] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:43:33.707] <TB2>     INFO: ROC Port 0 Delay: 4
[13:43:33.707] <TB2>     INFO: ROC Port 1 Delay: 4
[13:43:33.707] <TB2>     INFO: Functional ROC Area: 5
[13:43:33.710] <TB2>     INFO: Test took 122902 ms.
[13:43:33.710] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:43:33.710] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:33.710] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:43:33.710] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:34.849] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4188 4188 4188 4189 4188 4188 4188 4188 e062 c000 a101 8040 418b 418b 4188 418b 418b 418b 418b 4188 e062 c000 
[13:43:34.849] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4188 4188 4188 4189 4188 4189 4188 4188 e022 c000 a102 80b1 4189 4189 4188 4189 4189 4189 4189 4188 e022 c000 
[13:43:34.849] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 a103 80c0 4188 4188 4188 4188 4189 4189 4189 4188 e022 c000 
[13:43:34.849] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:43:49.218] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:49.218] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:44:03.334] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:03.334] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:44:17.499] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:17.500] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:44:31.701] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:31.701] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:44:45.873] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:45.873] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:44:59.929] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:59.929] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:45:13.995] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:13.995] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:45:19.717] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (203) !=  TBM ID (204)
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (203) !=  TBM ID (204)
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:45:19.717] <TB2>  WARNING: Channel 0 ROC 4: Readback start marker after 31 readouts!
[13:45:28.065] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:28.065] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:45:42.113] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:42.113] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:45:56.177] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:56.559] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:56.573] <TB2>     INFO: Decoding statistics:
[13:45:56.573] <TB2>     INFO:   General information:
[13:45:56.573] <TB2>     INFO: 	 16bit words read:         239999976
[13:45:56.573] <TB2>     INFO: 	 valid events total:       19999998
[13:45:56.573] <TB2>     INFO: 	 empty events:             19999998
[13:45:56.573] <TB2>     INFO: 	 valid events with pixels: 0
[13:45:56.573] <TB2>     INFO: 	 valid pixel hits:         0
[13:45:56.573] <TB2>     INFO:   Event errors: 	           0
[13:45:56.573] <TB2>     INFO: 	 start marker:             0
[13:45:56.573] <TB2>     INFO: 	 stop marker:              0
[13:45:56.573] <TB2>     INFO: 	 overflow:                 0
[13:45:56.573] <TB2>     INFO: 	 invalid 5bit words:       0
[13:45:56.573] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:45:56.573] <TB2>     INFO:   TBM errors: 		           2
[13:45:56.573] <TB2>     INFO: 	 flawed TBM headers:       0
[13:45:56.573] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:45:56.573] <TB2>     INFO: 	 event ID mismatches:      2
[13:45:56.574] <TB2>     INFO:   ROC errors: 		           16
[13:45:56.574] <TB2>     INFO: 	 missing ROC header(s):    0
[13:45:56.574] <TB2>     INFO: 	 misplaced readback start: 16
[13:45:56.574] <TB2>     INFO:   Pixel decoding errors:	   0
[13:45:56.574] <TB2>     INFO: 	 pixel data incomplete:    0
[13:45:56.574] <TB2>     INFO: 	 pixel address:            0
[13:45:56.574] <TB2>     INFO: 	 pulse height fill bit:    0
[13:45:56.574] <TB2>     INFO: 	 buffer corruption:        0
[13:45:56.574] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:56.574] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 9999999/10000000
[13:45:56.574] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:56.574] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:56.574] <TB2>     INFO:    Read back bit status: 1
[13:45:56.574] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:56.574] <TB2>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[13:45:56.574] <TB2>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[13:45:56.574] <TB2>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[13:45:56.574] <TB2>     INFO: Test took 142864 ms.
[13:45:56.574] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:45:56.574] <TB2>     INFO: Problem with TimingTest! Timings not saved!
[13:45:56.574] <TB2>     INFO: PixTestTiming::doTest took 561365 ms.
[13:45:56.574] <TB2>     INFO: PixTestTiming::doTest() done
[13:45:56.574] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:45:56.574] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:45:56.574] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:45:56.574] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:45:56.574] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:45:56.575] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:45:56.575] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:56.926] <TB2>     INFO: ######################################################################
[13:45:56.926] <TB2>     INFO: PixTestAlive::doTest()
[13:45:56.926] <TB2>     INFO: ######################################################################
[13:45:56.929] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:56.929] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:56.929] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:56.931] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:57.275] <TB2>     INFO: Expecting 41600 events.
[13:46:01.371] <TB2>     INFO: 41600 events read in total (3381ms).
[13:46:01.372] <TB2>     INFO: Test took 4441ms.
[13:46:01.380] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:01.380] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[13:46:01.380] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:46:01.752] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:46:01.752] <TB2>     INFO: number of dead pixels (per ROC):     0    1    0    0    0    0    0    0    2    0    0    0    0    0    1    2
[13:46:01.752] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    1    0    0    0    0    0    0    2    0    0    0    0    0    1    2
[13:46:01.754] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:01.754] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:01.754] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:01.756] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:02.099] <TB2>     INFO: Expecting 41600 events.
[13:46:05.073] <TB2>     INFO: 41600 events read in total (2259ms).
[13:46:05.073] <TB2>     INFO: Test took 3317ms.
[13:46:05.073] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:05.073] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:46:05.073] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:46:05.074] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:46:05.480] <TB2>     INFO: PixTestAlive::maskTest() done
[13:46:05.480] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:05.483] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:05.483] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:46:05.483] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:05.485] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:46:05.830] <TB2>     INFO: Expecting 41600 events.
[13:46:09.921] <TB2>     INFO: 41600 events read in total (3376ms).
[13:46:09.922] <TB2>     INFO: Test took 4437ms.
[13:46:09.930] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:09.930] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[13:46:09.930] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:46:10.306] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:46:10.306] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:46:10.306] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:46:10.306] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:46:10.314] <TB2>     INFO: ######################################################################
[13:46:10.314] <TB2>     INFO: PixTestTrim::doTest()
[13:46:10.314] <TB2>     INFO: ######################################################################
[13:46:10.317] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:10.317] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:46:10.317] <TB2>     INFO:    ----------------------------------------------------------------------
[13:46:10.397] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:46:10.397] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:46:10.414] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:10.414] <TB2>     INFO:     run 1 of 1
[13:46:10.414] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:10.757] <TB2>     INFO: Expecting 5025280 events.
[13:46:56.004] <TB2>     INFO: 1395888 events read in total (44532ms).
[13:47:40.570] <TB2>     INFO: 2779120 events read in total (89098ms).
[13:48:25.177] <TB2>     INFO: 4169528 events read in total (133706ms).
[13:48:52.613] <TB2>     INFO: 5025280 events read in total (161141ms).
[13:48:52.653] <TB2>     INFO: Test took 162239ms.
[13:48:52.711] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:52.804] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:54.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:55.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:57.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:58.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:59.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:01.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:02.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:03.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:05.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:06.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:07.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:09.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:10.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:11.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:13.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:14.681] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 206757888
[13:49:14.685] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.493 minThrLimit = 106.474 minThrNLimit = 133.923 -> result = 106.493 -> 106
[13:49:14.685] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.877 minThrLimit = 101.851 minThrNLimit = 128.11 -> result = 101.877 -> 101
[13:49:14.686] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7615 minThrLimit = 95.7542 minThrNLimit = 121.671 -> result = 95.7615 -> 95
[13:49:14.686] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8532 minThrLimit = 93.842 minThrNLimit = 120.948 -> result = 93.8532 -> 93
[13:49:14.686] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2477 minThrLimit = 95.1834 minThrNLimit = 121.436 -> result = 95.2477 -> 95
[13:49:14.687] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.059 minThrLimit = 88.0454 minThrNLimit = 110.739 -> result = 88.059 -> 88
[13:49:14.687] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0077 minThrLimit = 91.0012 minThrNLimit = 111.087 -> result = 91.0077 -> 91
[13:49:14.688] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4444 minThrLimit = 91.3755 minThrNLimit = 114.018 -> result = 91.4444 -> 91
[13:49:14.688] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2252 minThrLimit = 96.1743 minThrNLimit = 117.595 -> result = 96.2252 -> 96
[13:49:14.689] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6825 minThrLimit = 91.6757 minThrNLimit = 112.717 -> result = 91.6825 -> 91
[13:49:14.689] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4896 minThrLimit = 93.4809 minThrNLimit = 120.293 -> result = 93.4896 -> 93
[13:49:14.689] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5959 minThrLimit = 99.5888 minThrNLimit = 123.372 -> result = 99.5959 -> 99
[13:49:14.690] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1472 minThrLimit = 99.1271 minThrNLimit = 121.68 -> result = 99.1472 -> 99
[13:49:14.690] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.728 minThrLimit = 100.718 minThrNLimit = 129.09 -> result = 100.728 -> 100
[13:49:14.691] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4057 minThrLimit = 91.3448 minThrNLimit = 113.595 -> result = 91.4057 -> 91
[13:49:14.691] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8417 minThrLimit = 91.8185 minThrNLimit = 115.555 -> result = 91.8417 -> 91
[13:49:14.691] <TB2>     INFO: ROC 0 VthrComp = 106
[13:49:14.691] <TB2>     INFO: ROC 1 VthrComp = 101
[13:49:14.691] <TB2>     INFO: ROC 2 VthrComp = 95
[13:49:14.691] <TB2>     INFO: ROC 3 VthrComp = 93
[13:49:14.692] <TB2>     INFO: ROC 4 VthrComp = 95
[13:49:14.692] <TB2>     INFO: ROC 5 VthrComp = 88
[13:49:14.692] <TB2>     INFO: ROC 6 VthrComp = 91
[13:49:14.692] <TB2>     INFO: ROC 7 VthrComp = 91
[13:49:14.692] <TB2>     INFO: ROC 8 VthrComp = 96
[13:49:14.692] <TB2>     INFO: ROC 9 VthrComp = 91
[13:49:14.692] <TB2>     INFO: ROC 10 VthrComp = 93
[13:49:14.692] <TB2>     INFO: ROC 11 VthrComp = 99
[13:49:14.692] <TB2>     INFO: ROC 12 VthrComp = 99
[13:49:14.692] <TB2>     INFO: ROC 13 VthrComp = 100
[13:49:14.693] <TB2>     INFO: ROC 14 VthrComp = 91
[13:49:14.693] <TB2>     INFO: ROC 15 VthrComp = 91
[13:49:14.693] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:49:14.693] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:49:14.706] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:14.706] <TB2>     INFO:     run 1 of 1
[13:49:14.706] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:15.049] <TB2>     INFO: Expecting 5025280 events.
[13:49:51.384] <TB2>     INFO: 887768 events read in total (35620ms).
[13:50:25.443] <TB2>     INFO: 1773304 events read in total (69679ms).
[13:51:00.621] <TB2>     INFO: 2656912 events read in total (104857ms).
[13:51:35.635] <TB2>     INFO: 3531384 events read in total (139871ms).
[13:52:10.595] <TB2>     INFO: 4401448 events read in total (174831ms).
[13:52:35.807] <TB2>     INFO: 5025280 events read in total (200043ms).
[13:52:35.879] <TB2>     INFO: Test took 201173ms.
[13:52:36.059] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:36.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:37.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:39.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:41.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:42.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:44.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:45.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:47.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:48.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:50.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:52.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:53.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:55.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:56.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:58.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:59.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:01.593] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313036800
[13:53:01.596] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6637 for pixel 24/27 mean/min/max = 46.5381/34.4083/58.668
[13:53:01.597] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.6085 for pixel 22/3 mean/min/max = 44.7233/32.8108/56.6358
[13:53:01.597] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.7933 for pixel 0/5 mean/min/max = 45.2182/32.4973/57.9391
[13:53:01.598] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.429 for pixel 11/7 mean/min/max = 44.6338/33.6853/55.5823
[13:53:01.598] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.8291 for pixel 3/79 mean/min/max = 43.6889/32.3554/55.0225
[13:53:01.598] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.9716 for pixel 8/0 mean/min/max = 44.8736/33.7157/56.0315
[13:53:01.599] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.6694 for pixel 8/79 mean/min/max = 45.5168/32.1986/58.8349
[13:53:01.599] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.8063 for pixel 0/48 mean/min/max = 46.0005/33.1667/58.8343
[13:53:01.599] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.7417 for pixel 14/26 mean/min/max = 44.5324/32.3135/56.7512
[13:53:01.600] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.2115 for pixel 0/46 mean/min/max = 45.7434/33.9632/57.5235
[13:53:01.600] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.5419 for pixel 10/4 mean/min/max = 44.4027/33.1305/55.6749
[13:53:01.601] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5723 for pixel 14/79 mean/min/max = 44.0766/31.4715/56.6817
[13:53:01.601] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 63.2604 for pixel 0/68 mean/min/max = 47.3623/31.3319/63.3927
[13:53:01.601] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.0831 for pixel 0/9 mean/min/max = 46.7136/32.2694/61.1578
[13:53:01.602] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.7825 for pixel 24/3 mean/min/max = 45.6847/33.572/57.7973
[13:53:01.602] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.5739 for pixel 3/0 mean/min/max = 47.5092/32.3032/62.7152
[13:53:01.602] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:53:01.734] <TB2>     INFO: Expecting 411648 events.
[13:53:09.250] <TB2>     INFO: 411648 events read in total (6797ms).
[13:53:09.257] <TB2>     INFO: Expecting 411648 events.
[13:53:16.839] <TB2>     INFO: 411648 events read in total (6921ms).
[13:53:16.849] <TB2>     INFO: Expecting 411648 events.
[13:53:24.431] <TB2>     INFO: 411648 events read in total (6929ms).
[13:53:24.443] <TB2>     INFO: Expecting 411648 events.
[13:53:32.096] <TB2>     INFO: 411648 events read in total (6995ms).
[13:53:32.110] <TB2>     INFO: Expecting 411648 events.
[13:53:39.574] <TB2>     INFO: 411648 events read in total (6816ms).
[13:53:39.592] <TB2>     INFO: Expecting 411648 events.
[13:53:47.050] <TB2>     INFO: 411648 events read in total (6805ms).
[13:53:47.070] <TB2>     INFO: Expecting 411648 events.
[13:53:54.479] <TB2>     INFO: 411648 events read in total (6760ms).
[13:53:54.500] <TB2>     INFO: Expecting 411648 events.
[13:54:01.951] <TB2>     INFO: 411648 events read in total (6791ms).
[13:54:01.974] <TB2>     INFO: Expecting 411648 events.
[13:54:09.587] <TB2>     INFO: 411648 events read in total (6962ms).
[13:54:09.613] <TB2>     INFO: Expecting 411648 events.
[13:54:17.165] <TB2>     INFO: 411648 events read in total (6910ms).
[13:54:17.192] <TB2>     INFO: Expecting 411648 events.
[13:54:24.823] <TB2>     INFO: 411648 events read in total (6986ms).
[13:54:24.853] <TB2>     INFO: Expecting 411648 events.
[13:54:32.416] <TB2>     INFO: 411648 events read in total (6928ms).
[13:54:32.449] <TB2>     INFO: Expecting 411648 events.
[13:54:40.047] <TB2>     INFO: 411648 events read in total (6957ms).
[13:54:40.081] <TB2>     INFO: Expecting 411648 events.
[13:54:47.704] <TB2>     INFO: 411648 events read in total (6984ms).
[13:54:47.740] <TB2>     INFO: Expecting 411648 events.
[13:54:55.364] <TB2>     INFO: 411648 events read in total (6992ms).
[13:54:55.405] <TB2>     INFO: Expecting 411648 events.
[13:55:03.015] <TB2>     INFO: 411648 events read in total (6986ms).
[13:55:03.059] <TB2>     INFO: Test took 121457ms.
[13:55:03.558] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3625 < 35 for itrim+1 = 118; old thr = 34.9976 ... break
[13:55:03.601] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6563 < 35 for itrim = 104; old thr = 34.0786 ... break
[13:55:03.632] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4571 < 35 for itrim+1 = 95; old thr = 34.2254 ... break
[13:55:03.675] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0517 < 35 for itrim = 106; old thr = 34.871 ... break
[13:55:03.710] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2096 < 35 for itrim = 97; old thr = 33.4594 ... break
[13:55:03.750] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0083 < 35 for itrim = 111; old thr = 33.3553 ... break
[13:55:03.772] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6266 < 35 for itrim = 100; old thr = 33.6256 ... break
[13:55:03.800] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8223 < 35 for itrim+1 = 94; old thr = 34.9906 ... break
[13:55:03.834] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4985 < 35 for itrim = 101; old thr = 34.2767 ... break
[13:55:03.861] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.671 < 35 for itrim+1 = 90; old thr = 34.3874 ... break
[13:55:03.904] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1647 < 35 for itrim = 97; old thr = 34.7946 ... break
[13:55:03.939] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0555 < 35 for itrim+1 = 98; old thr = 34.5619 ... break
[13:55:03.961] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1397 < 35 for itrim = 104; old thr = 33.0566 ... break
[13:55:03.994] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1694 < 35 for itrim+1 = 114; old thr = 34.8562 ... break
[13:55:04.033] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9908 < 35 for itrim+1 = 103; old thr = 34.1766 ... break
[13:55:04.068] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2028 < 35 for itrim = 113; old thr = 34.5783 ... break
[13:55:04.144] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:55:04.154] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:04.154] <TB2>     INFO:     run 1 of 1
[13:55:04.154] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:04.496] <TB2>     INFO: Expecting 5025280 events.
[13:55:40.449] <TB2>     INFO: 872736 events read in total (35238ms).
[13:56:15.504] <TB2>     INFO: 1743464 events read in total (70293ms).
[13:56:50.475] <TB2>     INFO: 2613392 events read in total (105264ms).
[13:57:25.188] <TB2>     INFO: 3472776 events read in total (139977ms).
[13:57:59.894] <TB2>     INFO: 4326464 events read in total (174683ms).
[13:58:28.368] <TB2>     INFO: 5025280 events read in total (203157ms).
[13:58:28.448] <TB2>     INFO: Test took 204294ms.
[13:58:28.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:28.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:30.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:32.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:33.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:35.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:36.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:38.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:39.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:41.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:42.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:44.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:45.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:47.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:49.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:50.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:52.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:53.706] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264196096
[13:58:53.707] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.500000 .. 53.198871
[13:58:53.784] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 63 (-1/-1) hits flags = 528 (plus default)
[13:58:53.795] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:53.795] <TB2>     INFO:     run 1 of 1
[13:58:53.795] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:54.143] <TB2>     INFO: Expecting 1996800 events.
[13:59:34.108] <TB2>     INFO: 1107760 events read in total (39250ms).
[14:00:05.425] <TB2>     INFO: 1996800 events read in total (70567ms).
[14:00:05.451] <TB2>     INFO: Test took 71656ms.
[14:00:05.496] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:05.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:06.603] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:07.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:08.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:09.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:10.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:11.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:12.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:13.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:14.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:15.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:16.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:17.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:18.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:19.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:20.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:21.985] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245686272
[14:00:22.066] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.082806 .. 46.840186
[14:00:22.141] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:00:22.151] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:22.151] <TB2>     INFO:     run 1 of 1
[14:00:22.151] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:22.494] <TB2>     INFO: Expecting 1697280 events.
[14:01:03.072] <TB2>     INFO: 1144648 events read in total (39863ms).
[14:01:22.165] <TB2>     INFO: 1697280 events read in total (58956ms).
[14:01:22.180] <TB2>     INFO: Test took 60029ms.
[14:01:22.215] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:22.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:23.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:24.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:25.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:26.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:27.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:28.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:29.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:30.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:31.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:32.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:33.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:34.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:35.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:36.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:36.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:37.968] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245686272
[14:01:38.052] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.613204 .. 43.694123
[14:01:38.128] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:01:38.138] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:38.139] <TB2>     INFO:     run 1 of 1
[14:01:38.139] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:38.485] <TB2>     INFO: Expecting 1431040 events.
[14:02:19.674] <TB2>     INFO: 1140968 events read in total (40474ms).
[14:02:29.989] <TB2>     INFO: 1431040 events read in total (50789ms).
[14:02:29.000] <TB2>     INFO: Test took 51861ms.
[14:02:30.031] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:30.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:31.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:31.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:32.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:33.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:34.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:35.781] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:36.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:37.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:38.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:39.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:40.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:41.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:42.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:43.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:44.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:45.382] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254091264
[14:02:45.464] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.048634 .. 43.694123
[14:02:45.539] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:02:45.549] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:45.549] <TB2>     INFO:     run 1 of 1
[14:02:45.549] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:45.892] <TB2>     INFO: Expecting 1331200 events.
[14:03:26.482] <TB2>     INFO: 1109032 events read in total (39876ms).
[14:03:34.579] <TB2>     INFO: 1331200 events read in total (47973ms).
[14:03:34.592] <TB2>     INFO: Test took 49043ms.
[14:03:34.625] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:34.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:35.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:36.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:37.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:38.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:39.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:40.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:41.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:42.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:43.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:44.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:45.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:46.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:46.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:47.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:48.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:49.774] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314744832
[14:03:49.856] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:03:49.856] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:03:49.867] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:49.867] <TB2>     INFO:     run 1 of 1
[14:03:49.867] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:50.211] <TB2>     INFO: Expecting 1364480 events.
[14:04:30.215] <TB2>     INFO: 1077376 events read in total (39289ms).
[14:04:40.693] <TB2>     INFO: 1364480 events read in total (49767ms).
[14:04:40.707] <TB2>     INFO: Test took 50840ms.
[14:04:40.741] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:40.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:41.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:42.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:43.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:44.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:45.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:46.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:47.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:48.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:49.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:50.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:51.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:52.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:53.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:54.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:55.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:56.744] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359514112
[14:04:56.784] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C0.dat
[14:04:56.784] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C1.dat
[14:04:56.784] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C2.dat
[14:04:56.785] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C3.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C4.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C5.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C6.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C7.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C8.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C9.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C10.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C11.dat
[14:04:56.786] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C12.dat
[14:04:56.787] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C13.dat
[14:04:56.787] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C14.dat
[14:04:56.787] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C15.dat
[14:04:56.787] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C0.dat
[14:04:56.794] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C1.dat
[14:04:56.801] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C2.dat
[14:04:56.808] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C3.dat
[14:04:56.815] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C4.dat
[14:04:56.821] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C5.dat
[14:04:56.828] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C6.dat
[14:04:56.835] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C7.dat
[14:04:56.842] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C8.dat
[14:04:56.849] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C9.dat
[14:04:56.856] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C10.dat
[14:04:56.863] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C11.dat
[14:04:56.870] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C12.dat
[14:04:56.877] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C13.dat
[14:04:56.884] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C14.dat
[14:04:56.891] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//trimParameters35_C15.dat
[14:04:56.898] <TB2>     INFO: PixTestTrim::trimTest() done
[14:04:56.898] <TB2>     INFO: vtrim:     118 104  95 106  97 111 100  94 101  90  97  98 104 114 103 113 
[14:04:56.898] <TB2>     INFO: vthrcomp:  106 101  95  93  95  88  91  91  96  91  93  99  99 100  91  91 
[14:04:56.898] <TB2>     INFO: vcal mean:  35.02  35.02  35.03  35.05  35.06  35.05  35.13  35.07  34.98  35.03  35.01  35.10  35.09  35.02  35.03  35.04 
[14:04:56.898] <TB2>     INFO: vcal RMS:    0.83   0.97   0.80   0.77   0.80   0.78   0.88   0.82   1.13   0.78   0.77   0.89   0.93   0.86   1.02   1.16 
[14:04:56.898] <TB2>     INFO: bits mean:   9.09   9.53   9.36   9.29  10.13   9.75   9.17   8.96   9.92   8.76   9.49   9.97   8.94   9.08   9.63   8.93 
[14:04:56.898] <TB2>     INFO: bits RMS:    2.47   2.64   2.74   2.65   2.53   2.42   2.77   2.78   2.55   2.77   2.70   2.63   2.93   2.76   2.46   2.75 
[14:04:56.908] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:56.908] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:04:56.908] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:56.910] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:04:56.910] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:04:56.921] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:56.921] <TB2>     INFO:     run 1 of 1
[14:04:56.921] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:57.264] <TB2>     INFO: Expecting 4160000 events.
[14:05:43.253] <TB2>     INFO: 1148745 events read in total (45274ms).
[14:06:29.384] <TB2>     INFO: 2286175 events read in total (91405ms).
[14:07:15.098] <TB2>     INFO: 3409765 events read in total (137119ms).
[14:07:45.996] <TB2>     INFO: 4160000 events read in total (168017ms).
[14:07:46.058] <TB2>     INFO: Test took 169137ms.
[14:07:46.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:46.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:48.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:50.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:52.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:53.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:55.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:57.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:59.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:01.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:03.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:05.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:06.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:08.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:10.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:12.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:14.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:16.265] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392138752
[14:08:16.266] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:08:16.340] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:08:16.340] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[14:08:16.351] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:16.351] <TB2>     INFO:     run 1 of 1
[14:08:16.351] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:16.696] <TB2>     INFO: Expecting 3889600 events.
[14:09:01.236] <TB2>     INFO: 1143220 events read in total (43825ms).
[14:09:47.431] <TB2>     INFO: 2271315 events read in total (90020ms).
[14:10:33.300] <TB2>     INFO: 3385535 events read in total (135889ms).
[14:10:54.065] <TB2>     INFO: 3889600 events read in total (156654ms).
[14:10:54.123] <TB2>     INFO: Test took 157772ms.
[14:10:54.240] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:54.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:56.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:58.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:59.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:01.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:03.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:05.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:07.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:09.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:11.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:13.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:14.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:16.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:18.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:20.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:22.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:24.267] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309940224
[14:11:24.268] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:11:24.342] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:11:24.343] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 172 (-1/-1) hits flags = 528 (plus default)
[14:11:24.354] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:11:24.354] <TB2>     INFO:     run 1 of 1
[14:11:24.354] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:24.702] <TB2>     INFO: Expecting 3598400 events.
[14:12:12.018] <TB2>     INFO: 1189160 events read in total (46600ms).
[14:12:58.679] <TB2>     INFO: 2359470 events read in total (93261ms).
[14:13:44.692] <TB2>     INFO: 3519555 events read in total (139274ms).
[14:13:48.112] <TB2>     INFO: 3598400 events read in total (142694ms).
[14:13:48.155] <TB2>     INFO: Test took 143801ms.
[14:13:48.254] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:48.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:50.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:51.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:53.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:55.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:57.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:59.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:00.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:02.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:04.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:06.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:07.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:09.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:11.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:12.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:14.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:16.481] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372699136
[14:14:16.482] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:14:16.556] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:14:16.556] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:14:16.567] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:16.567] <TB2>     INFO:     run 1 of 1
[14:14:16.567] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:16.910] <TB2>     INFO: Expecting 3577600 events.
[14:15:04.931] <TB2>     INFO: 1191900 events read in total (47306ms).
[14:15:51.795] <TB2>     INFO: 2366330 events read in total (94170ms).
[14:16:37.385] <TB2>     INFO: 3529890 events read in total (139760ms).
[14:16:39.558] <TB2>     INFO: 3577600 events read in total (141933ms).
[14:16:39.601] <TB2>     INFO: Test took 143034ms.
[14:16:39.699] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:39.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:41.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:43.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:45.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:46.776] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:48.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:50.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:51.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:53.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:55.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:57.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:58.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:00.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:02.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:03.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:05.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:07.483] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413585408
[14:17:07.484] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:17:07.559] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:17:07.559] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:17:07.569] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:07.569] <TB2>     INFO:     run 1 of 1
[14:17:07.569] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:07.912] <TB2>     INFO: Expecting 3577600 events.
[14:17:55.930] <TB2>     INFO: 1192555 events read in total (47304ms).
[14:18:43.046] <TB2>     INFO: 2366105 events read in total (94420ms).
[14:19:28.150] <TB2>     INFO: 3527830 events read in total (139524ms).
[14:19:30.521] <TB2>     INFO: 3577600 events read in total (141895ms).
[14:19:30.568] <TB2>     INFO: Test took 142999ms.
[14:19:30.667] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:30.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:32.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:34.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:35.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:37.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:39.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:41.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:42.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:44.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:46.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:48.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:49.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:51.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:53.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:54.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:56.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:58.460] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 413638656
[14:19:58.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.90256, thr difference RMS: 1.29703
[14:19:58.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.59189, thr difference RMS: 1.61276
[14:19:58.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.84046, thr difference RMS: 1.54752
[14:19:58.461] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.39128, thr difference RMS: 1.57851
[14:19:58.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.68685, thr difference RMS: 1.64325
[14:19:58.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.37541, thr difference RMS: 1.31458
[14:19:58.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.49148, thr difference RMS: 1.54069
[14:19:58.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.06091, thr difference RMS: 1.58933
[14:19:58.462] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.18244, thr difference RMS: 1.6766
[14:19:58.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.79426, thr difference RMS: 1.56458
[14:19:58.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.30241, thr difference RMS: 1.61758
[14:19:58.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.94667, thr difference RMS: 1.52509
[14:19:58.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 11.6522, thr difference RMS: 1.56645
[14:19:58.463] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.45075, thr difference RMS: 1.60421
[14:19:58.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.10801, thr difference RMS: 1.64251
[14:19:58.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.84363, thr difference RMS: 1.58175
[14:19:58.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.93344, thr difference RMS: 1.33501
[14:19:58.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.66216, thr difference RMS: 1.67393
[14:19:58.464] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.99244, thr difference RMS: 1.55515
[14:19:58.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.29531, thr difference RMS: 1.52076
[14:19:58.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.7516, thr difference RMS: 1.59482
[14:19:58.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.32273, thr difference RMS: 1.26234
[14:19:58.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.57641, thr difference RMS: 1.5265
[14:19:58.465] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.22022, thr difference RMS: 1.53454
[14:19:58.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.12433, thr difference RMS: 1.72982
[14:19:58.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.83465, thr difference RMS: 1.55437
[14:19:58.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.23817, thr difference RMS: 1.59377
[14:19:58.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.80662, thr difference RMS: 1.57839
[14:19:58.466] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 11.828, thr difference RMS: 1.58714
[14:19:58.467] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.40951, thr difference RMS: 1.67562
[14:19:58.467] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.18823, thr difference RMS: 1.57848
[14:19:58.467] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.87002, thr difference RMS: 1.61004
[14:19:58.467] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.0051, thr difference RMS: 1.31749
[14:19:58.467] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.7639, thr difference RMS: 1.63939
[14:19:58.468] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.27803, thr difference RMS: 1.54474
[14:19:58.468] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.20294, thr difference RMS: 1.51732
[14:19:58.468] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.92876, thr difference RMS: 1.56822
[14:19:58.468] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.27101, thr difference RMS: 1.2585
[14:19:58.469] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.61945, thr difference RMS: 1.54737
[14:19:58.469] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.42207, thr difference RMS: 1.54744
[14:19:58.469] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.31834, thr difference RMS: 1.71171
[14:19:58.469] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.96457, thr difference RMS: 1.53284
[14:19:58.469] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.3942, thr difference RMS: 1.59525
[14:19:58.470] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.90594, thr difference RMS: 1.56395
[14:19:58.470] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 12.0766, thr difference RMS: 1.54376
[14:19:58.470] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.45748, thr difference RMS: 1.63124
[14:19:58.470] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.46941, thr difference RMS: 1.55606
[14:19:58.470] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.97923, thr difference RMS: 1.62007
[14:19:58.471] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0497, thr difference RMS: 1.30253
[14:19:58.471] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.81399, thr difference RMS: 1.59755
[14:19:58.471] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.39769, thr difference RMS: 1.54683
[14:19:58.471] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.37124, thr difference RMS: 1.56918
[14:19:58.471] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.05131, thr difference RMS: 1.59721
[14:19:58.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.32246, thr difference RMS: 1.26396
[14:19:58.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.75011, thr difference RMS: 1.53668
[14:19:58.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.54807, thr difference RMS: 1.53162
[14:19:58.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.37195, thr difference RMS: 1.71219
[14:19:58.472] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.07388, thr difference RMS: 1.53824
[14:19:58.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.56846, thr difference RMS: 1.61072
[14:19:58.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.1467, thr difference RMS: 1.52843
[14:19:58.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 12.0622, thr difference RMS: 1.53706
[14:19:58.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.40151, thr difference RMS: 1.6081
[14:19:58.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.55681, thr difference RMS: 1.61011
[14:19:58.473] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.06661, thr difference RMS: 1.59988
[14:19:58.582] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:19:58.585] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2028 seconds
[14:19:58.585] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:19:59.293] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:19:59.293] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:19:59.296] <TB2>     INFO: ######################################################################
[14:19:59.296] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:19:59.296] <TB2>     INFO: ######################################################################
[14:19:59.297] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:59.297] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:19:59.297] <TB2>     INFO:    ----------------------------------------------------------------------
[14:19:59.297] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:19:59.307] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:19:59.307] <TB2>     INFO:     run 1 of 1
[14:19:59.307] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:59.650] <TB2>     INFO: Expecting 59072000 events.
[14:20:27.590] <TB2>     INFO: 1072800 events read in total (27225ms).
[14:20:55.311] <TB2>     INFO: 2142400 events read in total (54946ms).
[14:21:23.572] <TB2>     INFO: 3213000 events read in total (83207ms).
[14:21:51.980] <TB2>     INFO: 4282800 events read in total (111615ms).
[14:22:20.418] <TB2>     INFO: 5351200 events read in total (140053ms).
[14:22:48.698] <TB2>     INFO: 6422200 events read in total (168333ms).
[14:23:17.064] <TB2>     INFO: 7493000 events read in total (196699ms).
[14:23:45.508] <TB2>     INFO: 8561000 events read in total (225143ms).
[14:24:13.801] <TB2>     INFO: 9630200 events read in total (253436ms).
[14:24:41.960] <TB2>     INFO: 10701400 events read in total (281595ms).
[14:25:08.893] <TB2>     INFO: 11770400 events read in total (308528ms).
[14:25:37.093] <TB2>     INFO: 12842800 events read in total (336728ms).
[14:26:05.337] <TB2>     INFO: 13911600 events read in total (364972ms).
[14:26:33.476] <TB2>     INFO: 14979400 events read in total (393111ms).
[14:27:01.739] <TB2>     INFO: 16051600 events read in total (421374ms).
[14:27:29.949] <TB2>     INFO: 17121400 events read in total (449584ms).
[14:27:58.192] <TB2>     INFO: 18190400 events read in total (477827ms).
[14:28:26.439] <TB2>     INFO: 19262200 events read in total (506074ms).
[14:28:54.677] <TB2>     INFO: 20330400 events read in total (534312ms).
[14:29:22.925] <TB2>     INFO: 21399000 events read in total (562560ms).
[14:29:51.326] <TB2>     INFO: 22472400 events read in total (590961ms).
[14:30:19.578] <TB2>     INFO: 23541200 events read in total (619213ms).
[14:30:47.748] <TB2>     INFO: 24610200 events read in total (647383ms).
[14:31:15.999] <TB2>     INFO: 25681600 events read in total (675634ms).
[14:31:44.308] <TB2>     INFO: 26750400 events read in total (703943ms).
[14:32:12.667] <TB2>     INFO: 27822200 events read in total (732302ms).
[14:32:40.967] <TB2>     INFO: 28892600 events read in total (760602ms).
[14:33:09.182] <TB2>     INFO: 29960800 events read in total (788817ms).
[14:33:37.392] <TB2>     INFO: 31030800 events read in total (817027ms).
[14:34:05.701] <TB2>     INFO: 32101600 events read in total (845336ms).
[14:34:33.951] <TB2>     INFO: 33170400 events read in total (873586ms).
[14:35:02.247] <TB2>     INFO: 34242000 events read in total (901882ms).
[14:35:30.592] <TB2>     INFO: 35310800 events read in total (930228ms).
[14:35:58.917] <TB2>     INFO: 36378800 events read in total (958552ms).
[14:36:27.221] <TB2>     INFO: 37450600 events read in total (986856ms).
[14:36:55.556] <TB2>     INFO: 38520000 events read in total (1015191ms).
[14:37:23.859] <TB2>     INFO: 39588600 events read in total (1043494ms).
[14:37:52.164] <TB2>     INFO: 40658200 events read in total (1071799ms).
[14:38:20.470] <TB2>     INFO: 41728200 events read in total (1100105ms).
[14:38:48.703] <TB2>     INFO: 42797200 events read in total (1128338ms).
[14:39:16.001] <TB2>     INFO: 43868400 events read in total (1156636ms).
[14:39:45.268] <TB2>     INFO: 44937800 events read in total (1184903ms).
[14:40:13.503] <TB2>     INFO: 46005400 events read in total (1213138ms).
[14:40:41.754] <TB2>     INFO: 47073800 events read in total (1241389ms).
[14:41:10.036] <TB2>     INFO: 48146200 events read in total (1269671ms).
[14:41:38.376] <TB2>     INFO: 49215000 events read in total (1298011ms).
[14:42:06.657] <TB2>     INFO: 50282200 events read in total (1326292ms).
[14:42:34.898] <TB2>     INFO: 51353000 events read in total (1354533ms).
[14:43:03.071] <TB2>     INFO: 52421400 events read in total (1382706ms).
[14:43:31.363] <TB2>     INFO: 53489600 events read in total (1410998ms).
[14:43:59.542] <TB2>     INFO: 54558800 events read in total (1439177ms).
[14:44:27.786] <TB2>     INFO: 55629200 events read in total (1467421ms).
[14:44:56.021] <TB2>     INFO: 56697000 events read in total (1495656ms).
[14:45:24.199] <TB2>     INFO: 57764600 events read in total (1523834ms).
[14:45:51.537] <TB2>     INFO: 58836200 events read in total (1551172ms).
[14:45:58.145] <TB2>     INFO: 59072000 events read in total (1557780ms).
[14:45:58.166] <TB2>     INFO: Test took 1558859ms.
[14:45:58.223] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:58.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:58.349] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:59.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:59.521] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:00.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:00.693] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:01.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:01.857] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:03.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:03.031] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:04.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:04.193] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:05.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:05.373] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:06.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:06.551] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:07.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:07.727] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:08.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:08.910] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:10.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:10.069] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:11.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:11.232] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:12.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:12.393] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:13.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:13.609] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:14.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:14.818] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:15.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:15.002] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:17.189] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 492068864
[14:46:17.219] <TB2>     INFO: PixTestScurves::scurves() done 
[14:46:17.220] <TB2>     INFO: Vcal mean:  35.12  35.06  35.08  35.11  35.06  35.09  35.07  35.14  35.01  35.09  35.13  35.15  35.05  35.09  35.16  35.06 
[14:46:17.220] <TB2>     INFO: Vcal RMS:    0.70   0.87   0.67   0.64   0.67   0.65   0.72   0.69   1.05   0.66   0.64   0.76   0.78   0.72   0.92   1.06 
[14:46:17.220] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:46:17.295] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:46:17.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:46:17.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:46:17.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:46:17.295] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:46:17.295] <TB2>     INFO: ######################################################################
[14:46:17.295] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:46:17.295] <TB2>     INFO: ######################################################################
[14:46:17.298] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:46:17.644] <TB2>     INFO: Expecting 41600 events.
[14:46:21.715] <TB2>     INFO: 41600 events read in total (3342ms).
[14:46:21.716] <TB2>     INFO: Test took 4418ms.
[14:46:21.724] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:21.724] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66554
[14:46:21.724] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:46:21.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 36, 43] has eff 9/10
[14:46:21.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 36, 43]
[14:46:21.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 37, 43] has eff 0/10
[14:46:21.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 37, 43]
[14:46:21.729] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 1] has eff 0/10
[14:46:21.729] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 1]
[14:46:21.729] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[14:46:21.729] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[14:46:21.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 39, 79] has eff 0/10
[14:46:21.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 39, 79]
[14:46:21.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 13, 33] has eff 0/10
[14:46:21.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 13, 33]
[14:46:21.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [15, 13, 34] has eff 0/10
[14:46:21.730] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [15, 13, 34]
[14:46:21.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[14:46:21.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:46:21.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:46:21.733] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:46:22.073] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:22.419] <TB2>     INFO: Expecting 41600 events.
[14:46:26.556] <TB2>     INFO: 41600 events read in total (3422ms).
[14:46:26.558] <TB2>     INFO: Test took 4485ms.
[14:46:26.566] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:26.566] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:46:26.566] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:46:26.571] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.994
[14:46:26.571] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 169
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.318
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.148
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 162
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.247
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 181
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.472
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.314
[14:46:26.572] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 182
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.209
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 177
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.51
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 169
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.538
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 170
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.119
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.862
[14:46:26.573] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 176
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.632
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 171
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.395
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.43
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.865
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.22
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 158
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:46:26.574] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:46:26.662] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:46:27.005] <TB2>     INFO: Expecting 41600 events.
[14:46:31.139] <TB2>     INFO: 41600 events read in total (3419ms).
[14:46:31.140] <TB2>     INFO: Test took 4478ms.
[14:46:31.147] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:31.147] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66554
[14:46:31.147] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:46:31.151] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 0
[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.4947
[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 49
[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7201
[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 63
[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.919
[14:46:31.152] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 52
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7793
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 78
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3722
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 76
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7888
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 82
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9146
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 69
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4713
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8855
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,19] phvalue 65
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7021
[14:46:31.153] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 62
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1257
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 74
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.4183
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 59
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.5305
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 51
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.4792
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 52
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8815
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 67
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.1383
[14:46:31.154] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 46
[14:46:31.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 0 0
[14:46:31.565] <TB2>     INFO: Expecting 2560 events.
[14:46:32.526] <TB2>     INFO: 2560 events read in total (246ms).
[14:46:32.526] <TB2>     INFO: Test took 1370ms.
[14:46:32.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:32.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[14:46:33.033] <TB2>     INFO: Expecting 2560 events.
[14:46:33.993] <TB2>     INFO: 2560 events read in total (245ms).
[14:46:33.994] <TB2>     INFO: Test took 1467ms.
[14:46:33.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:33.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 2 2
[14:46:34.501] <TB2>     INFO: Expecting 2560 events.
[14:46:35.460] <TB2>     INFO: 2560 events read in total (244ms).
[14:46:35.461] <TB2>     INFO: Test took 1467ms.
[14:46:35.461] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:35.461] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 3 3
[14:46:35.968] <TB2>     INFO: Expecting 2560 events.
[14:46:36.925] <TB2>     INFO: 2560 events read in total (242ms).
[14:46:36.926] <TB2>     INFO: Test took 1465ms.
[14:46:36.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:36.926] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 4 4
[14:46:37.433] <TB2>     INFO: Expecting 2560 events.
[14:46:38.390] <TB2>     INFO: 2560 events read in total (242ms).
[14:46:38.391] <TB2>     INFO: Test took 1465ms.
[14:46:38.391] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:38.392] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 5 5
[14:46:38.898] <TB2>     INFO: Expecting 2560 events.
[14:46:39.855] <TB2>     INFO: 2560 events read in total (242ms).
[14:46:39.856] <TB2>     INFO: Test took 1464ms.
[14:46:39.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:39.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 6 6
[14:46:40.364] <TB2>     INFO: Expecting 2560 events.
[14:46:41.322] <TB2>     INFO: 2560 events read in total (243ms).
[14:46:41.322] <TB2>     INFO: Test took 1466ms.
[14:46:41.322] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:41.323] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[14:46:41.829] <TB2>     INFO: Expecting 2560 events.
[14:46:42.786] <TB2>     INFO: 2560 events read in total (242ms).
[14:46:42.786] <TB2>     INFO: Test took 1463ms.
[14:46:42.786] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:42.786] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 19, 8 8
[14:46:43.297] <TB2>     INFO: Expecting 2560 events.
[14:46:44.256] <TB2>     INFO: 2560 events read in total (244ms).
[14:46:44.256] <TB2>     INFO: Test took 1470ms.
[14:46:44.256] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:44.257] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 9 9
[14:46:44.764] <TB2>     INFO: Expecting 2560 events.
[14:46:45.722] <TB2>     INFO: 2560 events read in total (244ms).
[14:46:45.723] <TB2>     INFO: Test took 1466ms.
[14:46:45.723] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:45.723] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[14:46:46.230] <TB2>     INFO: Expecting 2560 events.
[14:46:47.188] <TB2>     INFO: 2560 events read in total (243ms).
[14:46:47.188] <TB2>     INFO: Test took 1465ms.
[14:46:47.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:47.189] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[14:46:47.696] <TB2>     INFO: Expecting 2560 events.
[14:46:48.654] <TB2>     INFO: 2560 events read in total (243ms).
[14:46:48.654] <TB2>     INFO: Test took 1465ms.
[14:46:48.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:48.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[14:46:49.162] <TB2>     INFO: Expecting 2560 events.
[14:46:50.120] <TB2>     INFO: 2560 events read in total (243ms).
[14:46:50.121] <TB2>     INFO: Test took 1466ms.
[14:46:50.122] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:50.123] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[14:46:50.628] <TB2>     INFO: Expecting 2560 events.
[14:46:51.584] <TB2>     INFO: 2560 events read in total (241ms).
[14:46:51.584] <TB2>     INFO: Test took 1461ms.
[14:46:51.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:51.585] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 14 14
[14:46:52.092] <TB2>     INFO: Expecting 2560 events.
[14:46:53.051] <TB2>     INFO: 2560 events read in total (244ms).
[14:46:53.052] <TB2>     INFO: Test took 1467ms.
[14:46:53.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:53.052] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 15 15
[14:46:53.559] <TB2>     INFO: Expecting 2560 events.
[14:46:54.516] <TB2>     INFO: 2560 events read in total (242ms).
[14:46:54.516] <TB2>     INFO: Test took 1464ms.
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:46:54.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:46:54.520] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:46:55.025] <TB2>     INFO: Expecting 655360 events.
[14:47:06.793] <TB2>     INFO: 655360 events read in total (11053ms).
[14:47:06.804] <TB2>     INFO: Expecting 655360 events.
[14:47:18.432] <TB2>     INFO: 655360 events read in total (11059ms).
[14:47:18.447] <TB2>     INFO: Expecting 655360 events.
[14:47:30.083] <TB2>     INFO: 655360 events read in total (11070ms).
[14:47:30.102] <TB2>     INFO: Expecting 655360 events.
[14:47:41.706] <TB2>     INFO: 655360 events read in total (11044ms).
[14:47:41.729] <TB2>     INFO: Expecting 655360 events.
[14:47:53.355] <TB2>     INFO: 655360 events read in total (11069ms).
[14:47:53.383] <TB2>     INFO: Expecting 655360 events.
[14:48:04.966] <TB2>     INFO: 655360 events read in total (11028ms).
[14:48:04.997] <TB2>     INFO: Expecting 655360 events.
[14:48:16.589] <TB2>     INFO: 655360 events read in total (11041ms).
[14:48:16.625] <TB2>     INFO: Expecting 655360 events.
[14:48:28.253] <TB2>     INFO: 655360 events read in total (11082ms).
[14:48:28.293] <TB2>     INFO: Expecting 655360 events.
[14:48:39.938] <TB2>     INFO: 655360 events read in total (11103ms).
[14:48:39.983] <TB2>     INFO: Expecting 655360 events.
[14:48:51.628] <TB2>     INFO: 655360 events read in total (11108ms).
[14:48:51.677] <TB2>     INFO: Expecting 655360 events.
[14:49:03.292] <TB2>     INFO: 655360 events read in total (11088ms).
[14:49:03.344] <TB2>     INFO: Expecting 655360 events.
[14:49:14.982] <TB2>     INFO: 655360 events read in total (11106ms).
[14:49:15.040] <TB2>     INFO: Expecting 655360 events.
[14:49:26.717] <TB2>     INFO: 655360 events read in total (11150ms).
[14:49:26.779] <TB2>     INFO: Expecting 655360 events.
[14:49:38.406] <TB2>     INFO: 655360 events read in total (11100ms).
[14:49:38.473] <TB2>     INFO: Expecting 655360 events.
[14:49:50.118] <TB2>     INFO: 655360 events read in total (11118ms).
[14:49:50.188] <TB2>     INFO: Expecting 655360 events.
[14:50:01.804] <TB2>     INFO: 655360 events read in total (11089ms).
[14:50:01.881] <TB2>     INFO: Test took 187361ms.
[14:50:01.986] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:50:02.287] <TB2>     INFO: Expecting 655360 events.
[14:50:14.032] <TB2>     INFO: 655360 events read in total (11031ms).
[14:50:14.043] <TB2>     INFO: Expecting 655360 events.
[14:50:25.659] <TB2>     INFO: 655360 events read in total (11045ms).
[14:50:25.673] <TB2>     INFO: Expecting 655360 events.
[14:50:37.263] <TB2>     INFO: 655360 events read in total (11024ms).
[14:50:37.282] <TB2>     INFO: Expecting 655360 events.
[14:50:48.884] <TB2>     INFO: 655360 events read in total (11038ms).
[14:50:48.908] <TB2>     INFO: Expecting 655360 events.
[14:51:00.488] <TB2>     INFO: 655360 events read in total (11024ms).
[14:51:00.517] <TB2>     INFO: Expecting 655360 events.
[14:51:12.112] <TB2>     INFO: 655360 events read in total (11041ms).
[14:51:12.144] <TB2>     INFO: Expecting 655360 events.
[14:51:23.630] <TB2>     INFO: 655360 events read in total (10938ms).
[14:51:23.666] <TB2>     INFO: Expecting 655360 events.
[14:51:35.057] <TB2>     INFO: 655360 events read in total (10844ms).
[14:51:35.097] <TB2>     INFO: Expecting 655360 events.
[14:51:46.776] <TB2>     INFO: 655360 events read in total (11132ms).
[14:51:46.820] <TB2>     INFO: Expecting 655360 events.
[14:51:58.452] <TB2>     INFO: 655360 events read in total (11095ms).
[14:51:58.501] <TB2>     INFO: Expecting 655360 events.
[14:52:10.162] <TB2>     INFO: 655360 events read in total (11124ms).
[14:52:10.215] <TB2>     INFO: Expecting 655360 events.
[14:52:21.823] <TB2>     INFO: 655360 events read in total (11078ms).
[14:52:21.880] <TB2>     INFO: Expecting 655360 events.
[14:52:33.506] <TB2>     INFO: 655360 events read in total (11099ms).
[14:52:33.570] <TB2>     INFO: Expecting 655360 events.
[14:52:45.339] <TB2>     INFO: 655360 events read in total (11243ms).
[14:52:45.405] <TB2>     INFO: Expecting 655360 events.
[14:52:57.149] <TB2>     INFO: 655360 events read in total (11218ms).
[14:52:57.219] <TB2>     INFO: Expecting 655360 events.
[14:53:08.972] <TB2>     INFO: 655360 events read in total (11226ms).
[14:53:09.057] <TB2>     INFO: Test took 187071ms.
[14:53:09.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:53:09.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:53:09.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:53:09.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:53:09.231] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:53:09.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:53:09.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:53:09.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:53:09.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:53:09.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:53:09.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:53:09.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:53:09.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:53:09.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:53:09.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:53:09.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:53:09.236] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:53:09.236] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.243] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.251] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.258] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.265] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.272] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.279] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.286] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.292] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.299] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.306] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.313] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.320] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:53:09.327] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.334] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.341] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.348] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:53:09.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:53:09.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C0.dat
[14:53:09.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C1.dat
[14:53:09.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C2.dat
[14:53:09.384] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C3.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C4.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C5.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C6.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C7.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C8.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C9.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C10.dat
[14:53:09.385] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C11.dat
[14:53:09.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C12.dat
[14:53:09.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C13.dat
[14:53:09.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C14.dat
[14:53:09.386] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//dacParameters35_C15.dat
[14:53:09.734] <TB2>     INFO: Expecting 41600 events.
[14:53:13.590] <TB2>     INFO: 41600 events read in total (3141ms).
[14:53:13.590] <TB2>     INFO: Test took 4202ms.
[14:53:14.239] <TB2>     INFO: Expecting 41600 events.
[14:53:18.078] <TB2>     INFO: 41600 events read in total (3124ms).
[14:53:18.081] <TB2>     INFO: Test took 4186ms.
[14:53:18.733] <TB2>     INFO: Expecting 41600 events.
[14:53:22.585] <TB2>     INFO: 41600 events read in total (3137ms).
[14:53:22.586] <TB2>     INFO: Test took 4200ms.
[14:53:22.891] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:23.023] <TB2>     INFO: Expecting 2560 events.
[14:53:23.980] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:23.980] <TB2>     INFO: Test took 1089ms.
[14:53:23.983] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:24.490] <TB2>     INFO: Expecting 2560 events.
[14:53:25.450] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:25.451] <TB2>     INFO: Test took 1468ms.
[14:53:25.453] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:25.959] <TB2>     INFO: Expecting 2560 events.
[14:53:26.918] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:26.919] <TB2>     INFO: Test took 1466ms.
[14:53:26.921] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:27.427] <TB2>     INFO: Expecting 2560 events.
[14:53:28.384] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:28.385] <TB2>     INFO: Test took 1464ms.
[14:53:28.387] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:28.894] <TB2>     INFO: Expecting 2560 events.
[14:53:29.851] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:29.852] <TB2>     INFO: Test took 1466ms.
[14:53:29.854] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:30.360] <TB2>     INFO: Expecting 2560 events.
[14:53:31.320] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:31.320] <TB2>     INFO: Test took 1466ms.
[14:53:31.324] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:31.829] <TB2>     INFO: Expecting 2560 events.
[14:53:32.786] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:32.786] <TB2>     INFO: Test took 1462ms.
[14:53:32.788] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:33.295] <TB2>     INFO: Expecting 2560 events.
[14:53:34.255] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:34.255] <TB2>     INFO: Test took 1467ms.
[14:53:34.257] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:34.763] <TB2>     INFO: Expecting 2560 events.
[14:53:35.721] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:35.721] <TB2>     INFO: Test took 1464ms.
[14:53:35.724] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:36.229] <TB2>     INFO: Expecting 2560 events.
[14:53:37.190] <TB2>     INFO: 2560 events read in total (246ms).
[14:53:37.191] <TB2>     INFO: Test took 1467ms.
[14:53:37.194] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:37.698] <TB2>     INFO: Expecting 2560 events.
[14:53:38.660] <TB2>     INFO: 2560 events read in total (247ms).
[14:53:38.660] <TB2>     INFO: Test took 1466ms.
[14:53:38.662] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:39.169] <TB2>     INFO: Expecting 2560 events.
[14:53:40.130] <TB2>     INFO: 2560 events read in total (246ms).
[14:53:40.130] <TB2>     INFO: Test took 1468ms.
[14:53:40.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:40.639] <TB2>     INFO: Expecting 2560 events.
[14:53:41.598] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:41.598] <TB2>     INFO: Test took 1466ms.
[14:53:41.601] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:42.107] <TB2>     INFO: Expecting 2560 events.
[14:53:43.067] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:43.068] <TB2>     INFO: Test took 1467ms.
[14:53:43.070] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:43.575] <TB2>     INFO: Expecting 2560 events.
[14:53:44.537] <TB2>     INFO: 2560 events read in total (247ms).
[14:53:44.537] <TB2>     INFO: Test took 1467ms.
[14:53:44.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:45.046] <TB2>     INFO: Expecting 2560 events.
[14:53:45.003] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:46.005] <TB2>     INFO: Test took 1466ms.
[14:53:46.007] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:46.512] <TB2>     INFO: Expecting 2560 events.
[14:53:47.471] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:47.471] <TB2>     INFO: Test took 1464ms.
[14:53:47.473] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:47.979] <TB2>     INFO: Expecting 2560 events.
[14:53:48.941] <TB2>     INFO: 2560 events read in total (247ms).
[14:53:48.941] <TB2>     INFO: Test took 1468ms.
[14:53:48.943] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:49.449] <TB2>     INFO: Expecting 2560 events.
[14:53:50.409] <TB2>     INFO: 2560 events read in total (245ms).
[14:53:50.409] <TB2>     INFO: Test took 1466ms.
[14:53:50.411] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:50.918] <TB2>     INFO: Expecting 2560 events.
[14:53:51.877] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:51.877] <TB2>     INFO: Test took 1466ms.
[14:53:51.880] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:52.393] <TB2>     INFO: Expecting 2560 events.
[14:53:53.354] <TB2>     INFO: 2560 events read in total (246ms).
[14:53:53.355] <TB2>     INFO: Test took 1475ms.
[14:53:53.357] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:53.863] <TB2>     INFO: Expecting 2560 events.
[14:53:54.821] <TB2>     INFO: 2560 events read in total (243ms).
[14:53:54.821] <TB2>     INFO: Test took 1464ms.
[14:53:54.823] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:55.330] <TB2>     INFO: Expecting 2560 events.
[14:53:56.289] <TB2>     INFO: 2560 events read in total (244ms).
[14:53:56.290] <TB2>     INFO: Test took 1467ms.
[14:53:56.292] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:56.800] <TB2>     INFO: Expecting 2560 events.
[14:53:57.760] <TB2>     INFO: 2560 events read in total (246ms).
[14:53:57.760] <TB2>     INFO: Test took 1468ms.
[14:53:57.763] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:58.268] <TB2>     INFO: Expecting 2560 events.
[14:53:59.229] <TB2>     INFO: 2560 events read in total (246ms).
[14:53:59.229] <TB2>     INFO: Test took 1466ms.
[14:53:59.232] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:59.738] <TB2>     INFO: Expecting 2560 events.
[14:54:00.698] <TB2>     INFO: 2560 events read in total (245ms).
[14:54:00.699] <TB2>     INFO: Test took 1468ms.
[14:54:00.702] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:01.207] <TB2>     INFO: Expecting 2560 events.
[14:54:02.165] <TB2>     INFO: 2560 events read in total (244ms).
[14:54:02.165] <TB2>     INFO: Test took 1463ms.
[14:54:02.168] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:02.674] <TB2>     INFO: Expecting 2560 events.
[14:54:03.635] <TB2>     INFO: 2560 events read in total (246ms).
[14:54:03.635] <TB2>     INFO: Test took 1468ms.
[14:54:03.637] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:04.144] <TB2>     INFO: Expecting 2560 events.
[14:54:05.104] <TB2>     INFO: 2560 events read in total (246ms).
[14:54:05.104] <TB2>     INFO: Test took 1467ms.
[14:54:05.106] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:05.612] <TB2>     INFO: Expecting 2560 events.
[14:54:06.570] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:06.570] <TB2>     INFO: Test took 1464ms.
[14:54:06.572] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:07.080] <TB2>     INFO: Expecting 2560 events.
[14:54:08.040] <TB2>     INFO: 2560 events read in total (246ms).
[14:54:08.040] <TB2>     INFO: Test took 1468ms.
[14:54:08.042] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:08.549] <TB2>     INFO: Expecting 2560 events.
[14:54:09.507] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:09.508] <TB2>     INFO: Test took 1466ms.
[14:54:10.530] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:54:10.530] <TB2>     INFO: PH scale (per ROC):    83  82  78  85  85  79  75  77  77  79  81  80  79  81  83  73
[14:54:10.530] <TB2>     INFO: PH offset (per ROC):  191 180 193 166 170 168 179 186 181 184 173 188 193 190 177 198
[14:54:10.701] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:54:10.704] <TB2>     INFO: ######################################################################
[14:54:10.704] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:54:10.704] <TB2>     INFO: ######################################################################
[14:54:10.704] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:54:10.715] <TB2>     INFO: scanning low vcal = 10
[14:54:11.058] <TB2>     INFO: Expecting 41600 events.
[14:54:14.767] <TB2>     INFO: 41600 events read in total (2995ms).
[14:54:14.767] <TB2>     INFO: Test took 4052ms.
[14:54:14.770] <TB2>     INFO: scanning low vcal = 20
[14:54:15.275] <TB2>     INFO: Expecting 41600 events.
[14:54:18.981] <TB2>     INFO: 41600 events read in total (2991ms).
[14:54:18.981] <TB2>     INFO: Test took 4211ms.
[14:54:18.984] <TB2>     INFO: scanning low vcal = 30
[14:54:19.489] <TB2>     INFO: Expecting 41600 events.
[14:54:23.231] <TB2>     INFO: 41600 events read in total (3027ms).
[14:54:23.232] <TB2>     INFO: Test took 4248ms.
[14:54:23.234] <TB2>     INFO: scanning low vcal = 40
[14:54:23.735] <TB2>     INFO: Expecting 41600 events.
[14:54:27.983] <TB2>     INFO: 41600 events read in total (3533ms).
[14:54:27.984] <TB2>     INFO: Test took 4750ms.
[14:54:27.987] <TB2>     INFO: scanning low vcal = 50
[14:54:28.411] <TB2>     INFO: Expecting 41600 events.
[14:54:32.693] <TB2>     INFO: 41600 events read in total (3567ms).
[14:54:32.693] <TB2>     INFO: Test took 4706ms.
[14:54:32.696] <TB2>     INFO: scanning low vcal = 60
[14:54:33.118] <TB2>     INFO: Expecting 41600 events.
[14:54:37.385] <TB2>     INFO: 41600 events read in total (3552ms).
[14:54:37.386] <TB2>     INFO: Test took 4689ms.
[14:54:37.389] <TB2>     INFO: scanning low vcal = 70
[14:54:37.812] <TB2>     INFO: Expecting 41600 events.
[14:54:42.086] <TB2>     INFO: 41600 events read in total (3560ms).
[14:54:42.087] <TB2>     INFO: Test took 4698ms.
[14:54:42.090] <TB2>     INFO: scanning low vcal = 80
[14:54:42.510] <TB2>     INFO: Expecting 41600 events.
[14:54:46.794] <TB2>     INFO: 41600 events read in total (3569ms).
[14:54:46.795] <TB2>     INFO: Test took 4705ms.
[14:54:46.798] <TB2>     INFO: scanning low vcal = 90
[14:54:47.222] <TB2>     INFO: Expecting 41600 events.
[14:54:51.489] <TB2>     INFO: 41600 events read in total (3552ms).
[14:54:51.490] <TB2>     INFO: Test took 4692ms.
[14:54:51.493] <TB2>     INFO: scanning low vcal = 100
[14:54:51.915] <TB2>     INFO: Expecting 41600 events.
[14:54:56.330] <TB2>     INFO: 41600 events read in total (3701ms).
[14:54:56.331] <TB2>     INFO: Test took 4838ms.
[14:54:56.334] <TB2>     INFO: scanning low vcal = 110
[14:54:56.755] <TB2>     INFO: Expecting 41600 events.
[14:55:01.047] <TB2>     INFO: 41600 events read in total (3577ms).
[14:55:01.048] <TB2>     INFO: Test took 4714ms.
[14:55:01.051] <TB2>     INFO: scanning low vcal = 120
[14:55:01.472] <TB2>     INFO: Expecting 41600 events.
[14:55:05.746] <TB2>     INFO: 41600 events read in total (3559ms).
[14:55:05.746] <TB2>     INFO: Test took 4695ms.
[14:55:05.749] <TB2>     INFO: scanning low vcal = 130
[14:55:06.171] <TB2>     INFO: Expecting 41600 events.
[14:55:10.437] <TB2>     INFO: 41600 events read in total (3551ms).
[14:55:10.437] <TB2>     INFO: Test took 4688ms.
[14:55:10.440] <TB2>     INFO: scanning low vcal = 140
[14:55:10.863] <TB2>     INFO: Expecting 41600 events.
[14:55:15.147] <TB2>     INFO: 41600 events read in total (3569ms).
[14:55:15.148] <TB2>     INFO: Test took 4708ms.
[14:55:15.152] <TB2>     INFO: scanning low vcal = 150
[14:55:15.572] <TB2>     INFO: Expecting 41600 events.
[14:55:19.858] <TB2>     INFO: 41600 events read in total (3571ms).
[14:55:19.859] <TB2>     INFO: Test took 4707ms.
[14:55:19.862] <TB2>     INFO: scanning low vcal = 160
[14:55:20.286] <TB2>     INFO: Expecting 41600 events.
[14:55:24.567] <TB2>     INFO: 41600 events read in total (3566ms).
[14:55:24.568] <TB2>     INFO: Test took 4706ms.
[14:55:24.572] <TB2>     INFO: scanning low vcal = 170
[14:55:24.994] <TB2>     INFO: Expecting 41600 events.
[14:55:29.273] <TB2>     INFO: 41600 events read in total (3564ms).
[14:55:29.274] <TB2>     INFO: Test took 4702ms.
[14:55:29.279] <TB2>     INFO: scanning low vcal = 180
[14:55:29.699] <TB2>     INFO: Expecting 41600 events.
[14:55:33.987] <TB2>     INFO: 41600 events read in total (3573ms).
[14:55:33.987] <TB2>     INFO: Test took 4708ms.
[14:55:33.990] <TB2>     INFO: scanning low vcal = 190
[14:55:34.410] <TB2>     INFO: Expecting 41600 events.
[14:55:38.684] <TB2>     INFO: 41600 events read in total (3559ms).
[14:55:38.685] <TB2>     INFO: Test took 4695ms.
[14:55:38.687] <TB2>     INFO: scanning low vcal = 200
[14:55:39.109] <TB2>     INFO: Expecting 41600 events.
[14:55:43.375] <TB2>     INFO: 41600 events read in total (3551ms).
[14:55:43.375] <TB2>     INFO: Test took 4688ms.
[14:55:43.378] <TB2>     INFO: scanning low vcal = 210
[14:55:43.802] <TB2>     INFO: Expecting 41600 events.
[14:55:48.079] <TB2>     INFO: 41600 events read in total (3562ms).
[14:55:48.081] <TB2>     INFO: Test took 4703ms.
[14:55:48.083] <TB2>     INFO: scanning low vcal = 220
[14:55:48.504] <TB2>     INFO: Expecting 41600 events.
[14:55:52.792] <TB2>     INFO: 41600 events read in total (3573ms).
[14:55:52.792] <TB2>     INFO: Test took 4709ms.
[14:55:52.795] <TB2>     INFO: scanning low vcal = 230
[14:55:53.218] <TB2>     INFO: Expecting 41600 events.
[14:55:57.438] <TB2>     INFO: 41600 events read in total (3505ms).
[14:55:57.439] <TB2>     INFO: Test took 4644ms.
[14:55:57.442] <TB2>     INFO: scanning low vcal = 240
[14:55:57.860] <TB2>     INFO: Expecting 41600 events.
[14:56:02.082] <TB2>     INFO: 41600 events read in total (3506ms).
[14:56:02.083] <TB2>     INFO: Test took 4641ms.
[14:56:02.087] <TB2>     INFO: scanning low vcal = 250
[14:56:02.508] <TB2>     INFO: Expecting 41600 events.
[14:56:06.723] <TB2>     INFO: 41600 events read in total (3500ms).
[14:56:06.724] <TB2>     INFO: Test took 4637ms.
[14:56:06.728] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:56:07.153] <TB2>     INFO: Expecting 41600 events.
[14:56:11.379] <TB2>     INFO: 41600 events read in total (3511ms).
[14:56:11.380] <TB2>     INFO: Test took 4652ms.
[14:56:11.383] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:56:11.804] <TB2>     INFO: Expecting 41600 events.
[14:56:16.018] <TB2>     INFO: 41600 events read in total (3499ms).
[14:56:16.018] <TB2>     INFO: Test took 4635ms.
[14:56:16.021] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:56:16.446] <TB2>     INFO: Expecting 41600 events.
[14:56:20.663] <TB2>     INFO: 41600 events read in total (3502ms).
[14:56:20.664] <TB2>     INFO: Test took 4643ms.
[14:56:20.667] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:56:21.089] <TB2>     INFO: Expecting 41600 events.
[14:56:25.302] <TB2>     INFO: 41600 events read in total (3498ms).
[14:56:25.302] <TB2>     INFO: Test took 4635ms.
[14:56:25.305] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:56:25.729] <TB2>     INFO: Expecting 41600 events.
[14:56:29.943] <TB2>     INFO: 41600 events read in total (3499ms).
[14:56:29.943] <TB2>     INFO: Test took 4638ms.
[14:56:30.490] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:56:30.493] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:56:30.493] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:56:30.493] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:56:30.494] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:56:30.494] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:56:30.494] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:56:30.494] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:56:30.494] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:56:30.494] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:56:30.495] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:56:30.495] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:56:30.495] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:56:30.495] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:56:30.495] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:56:30.496] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:56:30.496] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:57:09.258] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:57:09.258] <TB2>     INFO: non-linearity mean:  0.957 0.964 0.959 0.960 0.956 0.961 0.955 0.956 0.959 0.954 0.960 0.963 0.961 0.962 0.962 0.952
[14:57:09.258] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.005 0.007 0.006 0.007 0.007 0.007 0.007 0.005 0.006 0.006 0.005 0.005 0.009
[14:57:09.258] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:57:09.281] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:57:09.304] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:57:09.327] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:57:09.350] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:57:09.374] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:57:09.397] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:57:09.420] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:57:09.443] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:57:09.466] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:57:09.489] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:57:09.512] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:57:09.535] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:57:09.558] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:57:09.581] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:57:09.604] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-10_FPIXTest-17C-Nebraska-160418-1333_2016-04-18_13h33m_1461004416//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:57:09.627] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:57:09.627] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:57:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:57:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:57:09.638] <TB2>     INFO: ######################################################################
[14:57:09.638] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:57:09.638] <TB2>     INFO: ######################################################################
[14:57:09.640] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:57:09.650] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:57:09.650] <TB2>     INFO:     run 1 of 1
[14:57:09.650] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:09.993] <TB2>     INFO: Expecting 3120000 events.
[14:58:00.201] <TB2>     INFO: 1261535 events read in total (49493ms).
[14:58:48.134] <TB2>     INFO: 2525340 events read in total (97426ms).
[14:59:11.619] <TB2>     INFO: 3120000 events read in total (120912ms).
[14:59:11.667] <TB2>     INFO: Test took 122018ms.
[14:59:11.751] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:11.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:13.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:15.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:16.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:18.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:19.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:20.902] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:22.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:23.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:25.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:26.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:28.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:29.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:31.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:32.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:34.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:35.525] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401448960
[14:59:35.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:59:35.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5606, RMS = 2.23976
[14:59:35.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:59:35.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:59:35.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8184, RMS = 2.14853
[14:59:35.559] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:59:35.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:59:35.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0082, RMS = 1.96535
[14:59:35.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:59:35.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:59:35.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5628, RMS = 2.10534
[14:59:35.561] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:59:35.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:59:35.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8483, RMS = 1.39278
[14:59:35.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:35.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:59:35.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6175, RMS = 1.25918
[14:59:35.562] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:59:35.563] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:59:35.563] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2187, RMS = 1.2069
[14:59:35.563] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:59:35.563] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:59:35.563] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7991, RMS = 1.44811
[14:59:35.563] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:59:35.564] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:59:35.564] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1721, RMS = 1.37192
[14:59:35.564] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:59:35.564] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:59:35.564] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9259, RMS = 1.24923
[14:59:35.565] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:59:35.566] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:59:35.566] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1519, RMS = 1.34215
[14:59:35.566] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:59:35.566] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:59:35.566] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3347, RMS = 1.34654
[14:59:35.566] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:35.567] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:59:35.567] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.4637, RMS = 2.31735
[14:59:35.567] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:59:35.567] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:59:35.567] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.287, RMS = 2.43973
[14:59:35.567] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:59:35.568] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:59:35.568] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5866, RMS = 2.49878
[14:59:35.568] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:59:35.569] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:59:35.569] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1268, RMS = 2.48558
[14:59:35.569] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:35.570] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:59:35.570] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5807, RMS = 1.66409
[14:59:35.570] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:59:35.570] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:59:35.570] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.456, RMS = 1.78122
[14:59:35.570] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[14:59:35.572] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:59:35.572] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5843, RMS = 1.08521
[14:59:35.572] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:59:35.572] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:59:35.572] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4931, RMS = 0.983784
[14:59:35.572] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:35.573] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:59:35.573] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7649, RMS = 1.243
[14:59:35.573] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:59:35.573] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:59:35.573] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4911, RMS = 1.22952
[14:59:35.573] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:35.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:59:35.574] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9047, RMS = 2.25584
[14:59:35.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:59:35.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:59:35.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8708, RMS = 2.18998
[14:59:35.575] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:59:35.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:59:35.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.013, RMS = 1.38094
[14:59:35.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:59:35.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:59:35.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4048, RMS = 1.67265
[14:59:35.576] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:59:35.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:59:35.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4431, RMS = 2.16738
[14:59:35.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:59:35.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:59:35.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0304, RMS = 2.27746
[14:59:35.577] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:59:35.578] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:59:35.578] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.295, RMS = 1.41943
[14:59:35.578] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:59:35.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:59:35.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0898, RMS = 2.3011
[14:59:35.579] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:59:35.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:59:35.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0704, RMS = 2.27601
[14:59:35.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:59:35.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:59:35.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.0743, RMS = 2.54
[14:59:35.580] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[14:59:35.583] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:59:35.583] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    1    0    0    0    1    0    0    0    0    0    0
[14:59:35.583] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:59:35.685] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:59:35.685] <TB2>     INFO: enter test to run
[14:59:35.685] <TB2>     INFO:   test:  no parameter change
[14:59:35.686] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[14:59:35.686] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[14:59:35.686] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[14:59:35.686] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:59:36.206] <TB2>    QUIET: Connection to board 141 closed.
[14:59:36.207] <TB2>     INFO: pXar: this is the end, my friend
[14:59:36.207] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
