// Seed: 2000472257
module module_0 #(
    parameter id_4 = 32'd10,
    parameter id_6 = 32'd48
) (
    id_1
);
  input wire id_1;
  logic id_2;
  parameter id_3 = 1;
  wire _id_4, id_5, _id_6;
  parameter id_7 = id_3[id_6<id_4];
  assign id_5 = (id_3);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_17 = 32'd68,
    parameter id_21 = 32'd91,
    parameter id_6  = 32'd20,
    parameter id_9  = 32'd64
) (
    id_1,
    id_2,
    id_3[id_21 : id_9],
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13#(.id_14(-1'h0)),
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22
);
  inout wire _id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire _id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire _id_9;
  module_0 modCall_1 (id_22);
  inout wire id_8;
  inout wire id_7;
  and primCall (
      id_16, id_5, id_15, id_1, id_8, id_4, id_7, id_11, id_14, id_10, id_2, id_18, id_12
  );
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic [(  id_6  )  -  ~  1  -  id_17 : 1 'h0] id_23;
  ;
  wire id_24, id_25;
endmodule
