/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:20:08 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54467 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111331 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANX:104137 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.478
| (CHANY:110202 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.539
| (IPIN:61273 side: (RIGHT,) (5,6,0)0))                                                                        0.101     1.639
| (intra 'clb' routing)                                                                                        0.085     1.724
rq_a[14].in[1] (.names at (5,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                     0.197     1.921
rq_a[14].out[0] (.names at (5,6))                                                                              0.000     1.921
| (intra 'clb' routing)                                                                                        0.000     1.921
| (OPIN:61231 side: (RIGHT,) (5,6,0)0))                                                                        0.000     1.921
| (CHANY:110205 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.982
| (CHANX:104005 L4 length:4 (5,5,0)-> (2,5,0))                                                                 0.119     2.101
| (CHANY:109038 L4 length:3 (3,6,0)-> (3,8,0))                                                                 0.119     2.220
| (CHANX:105580 L1 length:1 (4,7,0)-> (4,7,0))                                                                 0.061     2.281
| (CHANY:109748 L4 length:1 (4,8,0)-> (4,8,0))                                                                 0.119     2.400
| (CHANX:106111 L4 length:4 (4,8,0)-> (1,8,0))                                                                 0.119     2.519
| (IPIN:75822 side: (TOP,) (2,8,0)0))                                                                          0.101     2.619
| (intra 'io' routing)                                                                                         0.733     3.352
out:rq_a[14].outpad[0] (.output at (2,8))                                                                      0.000     3.352
data arrival time                                                                                                        3.352

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.352
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.852


#Path 2
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54304 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111376 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:106329 L4 length:4 (7,8,0)-> (4,8,0))                                                                0.119     1.426
| (CHANY:109093 L4 length:2 (3,8,0)-> (3,7,0))                                                                0.119     1.545
| (IPIN:67786 side: (RIGHT,) (3,7,0)0))                                                                       0.101     1.646
| (intra 'clb' routing)                                                                                       0.085     1.731
rq_a[20].in[1] (.names at (3,7))                                                                              0.000     1.731
| (primitive '.names' combinational delay)                                                                    0.197     1.928
rq_a[20].out[0] (.names at (3,7))                                                                             0.000     1.928
| (intra 'clb' routing)                                                                                       0.000     1.928
| (OPIN:67750 side: (RIGHT,) (3,7,0)0))                                                                       0.000     1.928
| (CHANY:108885 L4 length:4 (3,7,0)-> (3,4,0))                                                                0.119     2.046
| (CHANX:104094 L1 length:1 (4,5,0)-> (4,5,0))                                                                0.061     2.107
| (CHANY:109533 L1 length:1 (4,5,0)-> (4,5,0))                                                                0.061     2.168
| (CHANX:103175 L4 length:4 (4,4,0)-> (1,4,0))                                                                0.119     2.287
| (CHANY:108972 L4 length:4 (3,5,0)-> (3,8,0))                                                                0.119     2.406
| (CHANX:106249 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.467
| (IPIN:78684 side: (TOP,) (3,8,0)0))                                                                         0.101     2.568
| (intra 'io' routing)                                                                                        0.733     3.301
out:rq_a[20].outpad[0] (.output at (3,8))                                                                     0.000     3.301
data arrival time                                                                                                       3.301

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.301
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.801


#Path 3
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[15] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54469 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111335 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANY:111349 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.420
| (CHANX:103405 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.539
| (CHANY:110150 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.600
| (IPIN:53732 side: (RIGHT,) (5,5,0)0))                                                                        0.101     1.700
| (intra 'clb' routing)                                                                                        0.085     1.785
rq_a[16].in[1] (.names at (5,5))                                                                               0.000     1.785
| (primitive '.names' combinational delay)                                                                     0.197     1.982
rq_a[16].out[0] (.names at (5,5))                                                                              0.000     1.982
| (intra 'clb' routing)                                                                                        0.000     1.982
| (OPIN:53687 side: (RIGHT,) (5,5,0)0))                                                                        0.000     1.982
| (CHANY:110178 L4 length:4 (5,5,0)-> (5,8,0))                                                                 0.119     2.101
| (CHANX:106209 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.220
| (CHANX:106103 L4 length:4 (4,8,0)-> (1,8,0))                                                                 0.119     2.339
| (CHANX:106101 L4 length:3 (3,8,0)-> (1,8,0))                                                                 0.119     2.458
| (IPIN:78680 side: (TOP,) (3,8,0)0))                                                                          0.101     2.559
| (intra 'io' routing)                                                                                         0.733     3.291
out:rq_a[16].outpad[0] (.output at (3,8))                                                                      0.000     3.291
data arrival time                                                                                                        3.291

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.291
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.791


#Path 4
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54455 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105603 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:109515 L4 length:4 (4,7,0)-> (4,4,0))                                                                0.119     1.478
| (CHANX:104160 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.539
| (IPIN:53701 side: (TOP,) (5,5,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[1].in[1] (.names at (5,5))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.218     1.942
rq_a[1].out[0] (.names at (5,5))                                                                              0.000     1.942
| (intra 'clb' routing)                                                                                       0.000     1.942
| (OPIN:53672 side: (TOP,) (5,5,0)0))                                                                         0.000     1.942
| (CHANX:103997 L4 length:4 (5,5,0)-> (2,5,0))                                                                0.119     2.061
| (CHANY:107802 L4 length:3 (1,6,0)-> (1,8,0))                                                                0.119     2.180
| (CHANX:105456 L4 length:4 (2,7,0)-> (5,7,0))                                                                0.119     2.299
| (CHANY:108496 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.360
| (CHANX:106163 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.421
| (IPIN:75809 side: (TOP,) (2,8,0)0))                                                                         0.101     2.522
| (intra 'io' routing)                                                                                        0.733     3.255
out:rq_a[1].outpad[0] (.output at (2,8))                                                                      0.000     3.255
data arrival time                                                                                                       3.255

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.255
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.755


#Path 5
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54463 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105587 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANX:105625 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.420
| (CHANY:109509 L4 length:4 (4,7,0)-> (4,4,0))                                                                0.119     1.539
| (CHANX:103408 L1 length:1 (5,4,0)-> (5,4,0))                                                                0.061     1.600
| (IPIN:46650 side: (TOP,) (5,4,0)0))                                                                         0.101     1.700
| (intra 'clb' routing)                                                                                       0.085     1.785
rq_a[10].in[1] (.names at (5,4))                                                                              0.000     1.785
| (primitive '.names' combinational delay)                                                                    0.218     2.003
rq_a[10].out[0] (.names at (5,4))                                                                             0.000     2.003
| (intra 'clb' routing)                                                                                       0.000     2.003
| (OPIN:46629 side: (TOP,) (5,4,0)0))                                                                         0.000     2.003
| (CHANX:103261 L4 length:4 (5,4,0)-> (2,4,0))                                                                0.119     2.122
| (CHANY:107738 L4 length:4 (1,5,0)-> (1,8,0))                                                                0.119     2.241
| (CHANY:107922 L4 length:1 (1,8,0)-> (1,8,0))                                                                0.119     2.360
| (CHANX:106180 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.421
| (IPIN:75818 side: (TOP,) (2,8,0)0))                                                                         0.101     2.522
| (intra 'io' routing)                                                                                        0.733     3.255
out:rq_a[10].outpad[0] (.output at (2,8))                                                                     0.000     3.255
data arrival time                                                                                                       3.255

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.255
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.755


#Path 6
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54460 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105757 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.301
| (CHANY:110721 L4 length:4 (6,7,0)-> (6,4,0))                                                                0.119     1.420
| (CHANX:104801 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.539
| (IPIN:61391 side: (TOP,) (6,6,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[6].in[1] (.names at (6,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.218     1.942
rq_a[6].out[0] (.names at (6,6))                                                                              0.000     1.942
| (intra 'clb' routing)                                                                                       0.000     1.942
| (OPIN:61379 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.942
| (CHANY:110807 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     2.003
| (CHANX:104075 L4 length:4 (6,5,0)-> (3,5,0))                                                                0.119     2.122
| (CHANY:108424 L4 length:3 (2,6,0)-> (2,8,0))                                                                0.119     2.241
| (CHANY:108506 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.302
| (CHANX:106173 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.363
| (IPIN:75814 side: (TOP,) (2,8,0)0))                                                                         0.101     2.464
| (intra 'io' routing)                                                                                        0.733     3.197
out:rq_a[6].outpad[0] (.output at (2,8))                                                                      0.000     3.197
data arrival time                                                                                                       3.197

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.197
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.697


#Path 7
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54305 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111378 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:106337 L4 length:4 (7,8,0)-> (4,8,0))                                                                0.119     1.426
| (CHANY:109091 L4 length:2 (3,8,0)-> (3,7,0))                                                                0.119     1.545
| (IPIN:67790 side: (RIGHT,) (3,7,0)0))                                                                       0.101     1.646
| (intra 'clb' routing)                                                                                       0.085     1.731
rq_a[21].in[1] (.names at (3,7))                                                                              0.000     1.731
| (primitive '.names' combinational delay)                                                                    0.148     1.878
rq_a[21].out[0] (.names at (3,7))                                                                             0.000     1.878
| (intra 'clb' routing)                                                                                       0.000     1.878
| (OPIN:67744 side: (RIGHT,) (3,7,0)0))                                                                       0.000     1.878
| (CHANY:108905 L4 length:4 (3,7,0)-> (3,4,0))                                                                0.119     1.997
| (CHANX:104761 L1 length:1 (3,6,0)-> (3,6,0))                                                                0.061     2.058
| (CHANY:108438 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.119
| (CHANX:105433 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.180
| (CHANY:107894 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.241
| (CHANX:106214 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.360
| (IPIN:78685 side: (TOP,) (3,8,0)0))                                                                         0.101     2.461
| (intra 'io' routing)                                                                                        0.733     3.194
out:rq_a[21].outpad[0] (.output at (3,8))                                                                     0.000     3.194
data arrival time                                                                                                       3.194

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.194
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.694


#Path 8
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54472 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111516 L4 length:2 (7,7,0)-> (7,8,0))                                                                 0.119     1.307
| (CHANX:105589 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.426
| (IPIN:67916 side: (TOP,) (5,7,0)0))                                                                          0.101     1.527
| (intra 'clb' routing)                                                                                        0.085     1.612
rq_a[31].in[1] (.names at (5,7))                                                                               0.000     1.612
| (primitive '.names' combinational delay)                                                                     0.148     1.760
rq_a[31].out[0] (.names at (5,7))                                                                              0.000     1.760
| (intra 'clb' routing)                                                                                        0.000     1.760
| (OPIN:67892 side: (RIGHT,) (5,7,0)0))                                                                        0.000     1.760
| (CHANY:110115 L4 length:4 (5,7,0)-> (5,4,0))                                                                 0.119     1.878
| (CHANX:104009 L4 length:4 (5,5,0)-> (2,5,0))                                                                 0.119     1.997
| (CHANY:107814 L4 length:3 (1,6,0)-> (1,8,0))                                                                 0.119     2.116
| (CHANX:105269 L1 length:1 (1,7,0)-> (1,7,0))                                                                 0.061     2.177
| (CHANY:107282 L1 length:1 (0,8,0)-> (0,8,0))                                                                 0.061     2.238
| (CHANX:106154 L4 length:3 (1,8,0)-> (3,8,0))                                                                 0.119     2.357
| (IPIN:78695 side: (TOP,) (3,8,0)0))                                                                          0.101     2.458
| (intra 'io' routing)                                                                                         0.733     3.191
out:rq_a[31].outpad[0] (.output at (3,8))                                                                     -0.000     3.191
data arrival time                                                                                                        3.191

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.191
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.691


#Path 9
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54307 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111367 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     1.249
| (CHANX:103387 L4 length:4 (7,4,0)-> (4,4,0))                                                                0.119     1.368
| (CHANY:108952 L4 length:4 (3,5,0)-> (3,8,0))                                                                0.119     1.487
| (CHANX:105517 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.548
| (IPIN:67769 side: (TOP,) (3,7,0)0))                                                                         0.101     1.649
| (intra 'clb' routing)                                                                                       0.085     1.734
rq_a[23].in[1] (.names at (3,7))                                                                              0.000     1.734
| (primitive '.names' combinational delay)                                                                    0.136     1.869
rq_a[23].out[0] (.names at (3,7))                                                                             0.000     1.869
| (intra 'clb' routing)                                                                                       0.000     1.869
| (OPIN:67738 side: (TOP,) (3,7,0)0))                                                                         0.000     1.869
| (CHANX:105508 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.930
| (CHANY:109059 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.991
| (CHANX:104621 L4 length:3 (3,6,0)-> (1,6,0))                                                                0.119     2.110
| (CHANY:108474 L4 length:2 (2,7,0)-> (2,8,0))                                                                0.119     2.229
| (CHANY:108526 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.290
| (CHANX:106254 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.351
| (IPIN:78687 side: (TOP,) (3,8,0)0))                                                                         0.101     2.452
| (intra 'io' routing)                                                                                        0.733     3.184
out:rq_a[23].outpad[0] (.output at (3,8))                                                                     0.000     3.184
data arrival time                                                                                                       3.184

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.184
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.684


#Path 10
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54450 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111456 L4 length:3 (7,6,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:104865 L4 length:4 (7,6,0)-> (4,6,0))                                                                0.119     1.426
| (CHANY:110306 L4 length:2 (5,7,0)-> (5,8,0))                                                                0.119     1.545
| (IPIN:67938 side: (RIGHT,) (5,7,0)0))                                                                       0.101     1.646
| (intra 'clb' routing)                                                                                       0.085     1.731
rq_a[27].in[1] (.names at (5,7))                                                                              0.000     1.731
| (primitive '.names' combinational delay)                                                                    0.197     1.928
rq_a[27].out[0] (.names at (5,7))                                                                             0.000     1.928
| (intra 'clb' routing)                                                                                       0.000     1.928
| (OPIN:67901 side: (RIGHT,) (5,7,0)0))                                                                       0.000     1.928
| (CHANY:110277 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.989
| (CHANX:104966 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     2.050
| (CHANY:110906 L4 length:2 (6,7,0)-> (6,8,0))                                                                0.119     2.168
| (CHANY:110958 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     2.229
| (CHANX:106257 L4 length:4 (6,8,0)-> (3,8,0))                                                                0.119     2.348
| (IPIN:78691 side: (TOP,) (3,8,0)0))                                                                         0.101     2.449
| (intra 'io' routing)                                                                                        0.733     3.182
out:rq_a[27].outpad[0] (.output at (3,8))                                                                     0.000     3.182
data arrival time                                                                                                       3.182

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.182
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.682


#Path 11
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54298 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111205 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     1.306
| (CHANX:102671 L4 length:4 (7,3,0)-> (4,3,0))                                                                 0.119     1.425
| (CHANY:110698 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.486
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.547
| (IPIN:46815 side: (TOP,) (6,4,0)0))                                                                          0.101     1.647
| (intra 'clb' routing)                                                                                        0.085     1.733
rq_b[15].in[1] (.names at (6,4))                                                                               0.000     1.733
| (primitive '.names' combinational delay)                                                                     0.197     1.929
rq_b[15].out[0] (.names at (6,4))                                                                              0.000     1.929
| (intra 'clb' routing)                                                                                        0.000     1.929
| (OPIN:46795 side: (RIGHT,) (6,4,0)0))                                                                        0.000     1.929
| (CHANY:110706 L4 length:4 (6,4,0)-> (6,7,0))                                                                 0.119     2.048
| (CHANX:105525 L4 length:4 (6,7,0)-> (3,7,0))                                                                 0.119     2.167
| (CHANY:110332 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     2.228
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     2.347
| (IPIN:95971 side: (TOP,) (9,8,0)0))                                                                          0.101     2.448
| (intra 'io' routing)                                                                                         0.733     3.181
out:rq_b[15].outpad[0] (.output at (9,8))                                                                      0.000     3.181
data arrival time                                                                                                        3.181

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.181
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.681


#Path 12
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54284 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104129 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:109987 L4 length:4 (5,5,0)-> (5,2,0))                                                                0.119     1.425
| (CHANX:103526 L4 length:4 (6,4,0)-> (9,4,0))                                                                0.119     1.544
| (IPIN:46813 side: (TOP,) (6,4,0)0))                                                                         0.101     1.644
| (intra 'clb' routing)                                                                                       0.085     1.730
rq_b[0].in[1] (.names at (6,4))                                                                               0.000     1.730
| (primitive '.names' combinational delay)                                                                    0.136     1.865
rq_b[0].out[0] (.names at (6,4))                                                                              0.000     1.865
| (intra 'clb' routing)                                                                                       0.000     1.865
| (OPIN:46790 side: (RIGHT,) (6,4,0)0))                                                                       0.000     1.865
| (CHANY:110712 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     1.984
| (CHANX:105531 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     2.103
| (CHANY:109138 L4 length:1 (3,8,0)-> (3,8,0))                                                                0.119     2.222
| (CHANX:106077 L4 length:3 (3,8,0)-> (1,8,0))                                                                0.119     2.341
| (IPIN:78700 side: (TOP,) (3,8,0)0))                                                                         0.101     2.441
| (intra 'io' routing)                                                                                        0.733     3.174
out:rq_b[0].outpad[0] (.output at (3,8))                                                                     -0.000     3.174
data arrival time                                                                                                       3.174

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.174
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.674


#Path 13
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54458 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105753 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.301
| (CHANY:110725 L4 length:4 (6,7,0)-> (6,4,0))                                                                0.119     1.420
| (CHANX:104813 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.539
| (IPIN:61407 side: (TOP,) (6,6,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[4].in[1] (.names at (6,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.135     1.860
rq_a[4].out[0] (.names at (6,6))                                                                              0.000     1.860
| (intra 'clb' routing)                                                                                       0.000     1.860
| (OPIN:61367 side: (TOP,) (6,6,0)0))                                                                         0.000     1.860
| (CHANX:104791 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.979
| (CHANY:108468 L4 length:2 (2,7,0)-> (2,8,0))                                                                0.119     2.098
| (CHANX:105437 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.159
| (CHANY:107898 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.220
| (CHANX:106210 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.339
| (IPIN:75812 side: (TOP,) (2,8,0)0))                                                                         0.101     2.439
| (intra 'io' routing)                                                                                        0.733     3.172
out:rq_a[4].outpad[0] (.output at (2,8))                                                                      0.000     3.172
data arrival time                                                                                                       3.172

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.172
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.672


#Path 14
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54302 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111388 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:104117 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.426
| (CHANY:109010 L4 length:3 (3,6,0)-> (3,8,0))                                                                0.119     1.545
| (CHANX:105497 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.606
| (IPIN:67759 side: (TOP,) (3,7,0)0))                                                                         0.101     1.707
| (intra 'clb' routing)                                                                                       0.085     1.792
rq_a[18].in[1] (.names at (3,7))                                                                              0.000     1.792
| (primitive '.names' combinational delay)                                                                    0.099     1.891
rq_a[18].out[0] (.names at (3,7))                                                                             0.000     1.891
| (intra 'clb' routing)                                                                                       0.000     1.891
| (OPIN:67729 side: (TOP,) (3,7,0)0))                                                                         0.000     1.891
| (CHANX:105373 L4 length:3 (3,7,0)-> (1,7,0))                                                                0.119     2.010
| (CHANY:107944 L4 length:1 (1,8,0)-> (1,8,0))                                                                0.119     2.129
| (CHANX:106220 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.248
| (CHANX:106244 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.309
| (IPIN:78682 side: (TOP,) (3,8,0)0))                                                                         0.101     2.409
| (intra 'io' routing)                                                                                        0.733     3.142
out:rq_a[18].outpad[0] (.output at (3,8))                                                                     0.000     3.142
data arrival time                                                                                                       3.142

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.142
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.642


#Path 15
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54468 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111333 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANX:104143 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.478
| (CHANY:110157 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     1.539
| (IPIN:53735 side: (RIGHT,) (5,5,0)0))                                                                        0.101     1.639
| (intra 'clb' routing)                                                                                        0.085     1.724
rq_a[15].in[1] (.names at (5,5))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                     0.099     1.824
rq_a[15].out[0] (.names at (5,5))                                                                              0.000     1.824
| (intra 'clb' routing)                                                                                        0.000     1.824
| (OPIN:53688 side: (RIGHT,) (5,5,0)0))                                                                        0.000     1.824
| (CHANY:110180 L4 length:4 (5,5,0)-> (5,8,0))                                                                 0.119     1.942
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.061
| (CHANY:109068 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     2.122
| (CHANX:105519 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     2.183
| (CHANY:108524 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.244
| (CHANX:106191 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.305
| (IPIN:75823 side: (TOP,) (2,8,0)0))                                                                          0.101     2.406
| (intra 'io' routing)                                                                                         0.733     3.139
out:rq_a[15].outpad[0] (.output at (2,8))                                                                     -0.000     3.139
data arrival time                                                                                                        3.139

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.139
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.639


#Path 16
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54461 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105759 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.301
| (CHANY:110719 L4 length:4 (6,7,0)-> (6,4,0))                                                                0.119     1.420
| (CHANX:104795 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.539
| (IPIN:61395 side: (TOP,) (6,6,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[7].in[1] (.names at (6,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.218     1.942
rq_a[7].out[0] (.names at (6,6))                                                                              0.000     1.942
| (intra 'clb' routing)                                                                                       0.000     1.942
| (OPIN:61385 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.942
| (CHANY:110850 L4 length:3 (6,6,0)-> (6,8,0))                                                                0.119     2.061
| (CHANX:106271 L4 length:4 (6,8,0)-> (3,8,0))                                                                0.119     2.180
| (CHANX:106203 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.299
| (IPIN:75815 side: (TOP,) (2,8,0)0))                                                                         0.101     2.400
| (intra 'io' routing)                                                                                        0.733     3.133
out:rq_a[7].outpad[0] (.output at (2,8))                                                                     -0.000     3.133
data arrival time                                                                                                       3.133

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.133
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.633


#Path 17
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54454 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105776 L4 length:4 (7,7,0)-> (10,7,0))                                                               0.119     1.359
| (CHANY:112083 L1 length:1 (8,7,0)-> (8,7,0))                                                                0.061     1.420
| (CHANX:104943 L4 length:4 (8,6,0)-> (5,6,0))                                                                0.119     1.539
| (IPIN:61247 side: (TOP,) (5,6,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[0].in[1] (.names at (5,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.099     1.824
rq_a[0].out[0] (.names at (5,6))                                                                              0.000     1.824
| (intra 'clb' routing)                                                                                       0.000     1.824
| (OPIN:61232 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.824
| (CHANY:110238 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     1.942
| (CHANX:105469 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     2.061
| (CHANY:107930 L4 length:1 (1,8,0)-> (1,8,0))                                                                0.119     2.180
| (CHANX:106212 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.299
| (IPIN:75808 side: (TOP,) (2,8,0)0))                                                                         0.101     2.400
| (intra 'io' routing)                                                                                        0.733     3.133
out:rq_a[0].outpad[0] (.output at (2,8))                                                                      0.000     3.133
data arrival time                                                                                                       3.133

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.133
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.633


#Path 18
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54452 side: (RIGHT,) (7,6,0)0))                                                                        0.000     1.188
| (CHANY:111429 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     1.249
| (CHANX:104125 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.368
| (CHANY:110230 L4 length:3 (5,6,0)-> (5,8,0))                                                                 0.119     1.487
| (IPIN:67939 side: (RIGHT,) (5,7,0)0))                                                                        0.101     1.588
| (intra 'clb' routing)                                                                                        0.085     1.673
rq_a[29].in[1] (.names at (5,7))                                                                               0.000     1.673
| (primitive '.names' combinational delay)                                                                     0.197     1.870
rq_a[29].out[0] (.names at (5,7))                                                                              0.000     1.870
| (intra 'clb' routing)                                                                                        0.000     1.870
| (OPIN:67898 side: (RIGHT,) (5,7,0)0))                                                                        0.000     1.870
| (CHANY:110271 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.931
| (CHANX:104739 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.050
| (CHANY:109096 L4 length:2 (3,7,0)-> (3,8,0))                                                                 0.119     2.168
| (CHANY:109112 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.229
| (CHANX:106235 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.290
| (IPIN:78693 side: (TOP,) (3,8,0)0))                                                                          0.101     2.391
| (intra 'io' routing)                                                                                         0.733     3.124
out:rq_a[29].outpad[0] (.output at (3,8))                                                                      0.000     3.124
data arrival time                                                                                                        3.124

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.124
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.624


#Path 19
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54289 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104139 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:109602 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.367
| (CHANX:104922 L4 length:4 (5,6,0)-> (8,6,0))                                                                0.119     1.486
| (IPIN:61252 side: (TOP,) (5,6,0)0))                                                                         0.101     1.586
| (intra 'clb' routing)                                                                                       0.085     1.672
rq_b[5].in[1] (.names at (5,6))                                                                               0.000     1.672
| (primitive '.names' combinational delay)                                                                    0.197     1.869
rq_b[5].out[0] (.names at (5,6))                                                                              0.000     1.869
| (intra 'clb' routing)                                                                                       0.000     1.869
| (OPIN:61229 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.869
| (CHANY:110248 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     1.987
| (CHANY:110330 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     2.048
| (CHANX:106466 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.167
| (CHANX:106600 L4 length:3 (8,8,0)-> (10,8,0))                                                               0.119     2.286
| (IPIN:95961 side: (TOP,) (9,8,0)0))                                                                         0.101     2.387
| (intra 'io' routing)                                                                                        0.733     3.120
out:rq_b[5].outpad[0] (.output at (9,8))                                                                      0.000     3.120
data arrival time                                                                                                       3.120

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.120
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.620


#Path 20
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[15] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[34].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (OPIN:54445 side: (RIGHT,) (7,6,0)0))                                                                        0.000     0.945
| (CHANY:111271 L4 length:4 (7,6,0)-> (7,3,0))                                                                 0.119     1.064
| (CHANY:111285 L1 length:1 (7,4,0)-> (7,4,0))                                                                 0.061     1.125
| (CHANX:102669 L4 length:4 (7,3,0)-> (4,3,0))                                                                 0.119     1.244
| (CHANY:110086 L1 length:1 (5,4,0)-> (5,4,0))                                                                 0.061     1.305
| (IPIN:46689 side: (RIGHT,) (5,4,0)0))                                                                        0.101     1.405
| (intra 'clb' routing)                                                                                        0.085     1.491
rq_b[34].in[1] (.names at (5,4))                                                                               0.000     1.491
| (primitive '.names' combinational delay)                                                                     0.197     1.687
rq_b[34].out[0] (.names at (5,4))                                                                              0.000     1.687
| (intra 'clb' routing)                                                                                        0.000     1.687
| (OPIN:46645 side: (RIGHT,) (5,4,0)0))                                                                        0.000     1.687
| (CHANY:109895 L4 length:4 (5,4,0)-> (5,1,0))                                                                 0.119     1.806
| (CHANX:102541 L4 length:4 (5,3,0)-> (2,3,0))                                                                 0.119     1.925
| (CHANY:107690 L4 length:4 (1,4,0)-> (1,7,0))                                                                 0.119     2.044
| (CHANX:104706 L1 length:1 (2,6,0)-> (2,6,0))                                                                 0.061     2.105
| (CHANY:108478 L4 length:2 (2,7,0)-> (2,8,0))                                                                 0.119     2.224
| (CHANX:106189 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.285
| (IPIN:75806 side: (TOP,) (2,8,0)0))                                                                          0.101     2.386
| (intra 'io' routing)                                                                                         0.733     3.118
out:rq_b[34].outpad[0] (.output at (2,8))                                                                     -0.000     3.118
data arrival time                                                                                                        3.118

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.118
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.618


#Path 21
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54449 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111454 L4 length:3 (7,6,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:105597 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.426
| (CHANX:105335 L4 length:4 (4,7,0)-> (1,7,0))                                                                0.119     1.545
| (IPIN:67772 side: (TOP,) (3,7,0)0))                                                                         0.101     1.646
| (intra 'clb' routing)                                                                                       0.085     1.731
rq_a[25].in[1] (.names at (3,7))                                                                              0.000     1.731
| (primitive '.names' combinational delay)                                                                    0.136     1.866
rq_a[25].out[0] (.names at (3,7))                                                                             0.000     1.866
| (intra 'clb' routing)                                                                                       0.000     1.866
| (OPIN:67734 side: (TOP,) (3,7,0)0))                                                                         0.000     1.866
| (CHANX:105349 L4 length:3 (3,7,0)-> (1,7,0))                                                                0.119     1.985
| (CHANX:105315 L4 length:2 (2,7,0)-> (1,7,0))                                                                0.119     2.104
| (CHANY:107900 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.165
| (CHANX:106208 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.284
| (IPIN:78689 side: (TOP,) (3,8,0)0))                                                                         0.101     2.385
| (intra 'io' routing)                                                                                        0.733     3.117
out:rq_a[25].outpad[0] (.output at (3,8))                                                                     0.000     3.117
data arrival time                                                                                                       3.117

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.117
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.617


#Path 22
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54470 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111321 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANY:111371 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.420
| (CHANX:103383 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.539
| (IPIN:46664 side: (TOP,) (5,4,0)0))                                                                          0.101     1.639
| (intra 'clb' routing)                                                                                        0.085     1.724
rq_a[8].in[1] (.names at (5,4))                                                                                0.000     1.724
| (primitive '.names' combinational delay)                                                                     0.135     1.860
rq_a[8].out[0] (.names at (5,4))                                                                               0.000     1.860
| (intra 'clb' routing)                                                                                        0.000     1.860
| (OPIN:46632 side: (TOP,) (5,4,0)0))                                                                          0.000     1.860
| (CHANX:103251 L4 length:4 (5,4,0)-> (2,4,0))                                                                 0.119     1.979
| (CHANY:107728 L4 length:4 (1,5,0)-> (1,8,0))                                                                 0.119     2.098
| (CHANY:107892 L1 length:1 (1,8,0)-> (1,8,0))                                                                 0.061     2.159
| (CHANX:106216 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.278
| (IPIN:75816 side: (TOP,) (2,8,0)0))                                                                          0.101     2.378
| (intra 'io' routing)                                                                                         0.733     3.111
out:rq_a[8].outpad[0] (.output at (2,8))                                                                       0.000     3.111
data arrival time                                                                                                        3.111

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.111
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.611


#Path 23
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54459 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105755 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.301
| (CHANY:110723 L4 length:4 (6,7,0)-> (6,4,0))                                                                0.119     1.420
| (CHANX:104807 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.539
| (IPIN:61403 side: (TOP,) (6,6,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[5].in[1] (.names at (6,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.135     1.860
rq_a[5].out[0] (.names at (6,6))                                                                              0.000     1.860
| (intra 'clb' routing)                                                                                       0.000     1.860
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.860
| (CHANY:110846 L4 length:3 (6,6,0)-> (6,8,0))                                                                0.119     1.979
| (CHANX:105533 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     2.098
| (CHANY:108538 L4 length:1 (2,8,0)-> (2,8,0))                                                                0.119     2.217
| (CHANX:106171 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.278
| (IPIN:75813 side: (TOP,) (2,8,0)0))                                                                         0.101     2.378
| (intra 'io' routing)                                                                                        0.733     3.111
out:rq_a[5].outpad[0] (.output at (2,8))                                                                      0.000     3.111
data arrival time                                                                                                       3.111

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.111
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.611


#Path 24
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54303 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111406 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:106321 L4 length:4 (7,8,0)-> (4,8,0))                                                                0.119     1.426
| (CHANX:106293 L1 length:1 (4,8,0)-> (4,8,0))                                                                0.061     1.487
| (CHANY:108975 L4 length:4 (3,8,0)-> (3,5,0))                                                                0.119     1.606
| (IPIN:61131 side: (RIGHT,) (3,6,0)0))                                                                       0.101     1.707
| (intra 'clb' routing)                                                                                       0.085     1.792
rq_a[19].in[1] (.names at (3,6))                                                                              0.000     1.792
| (primitive '.names' combinational delay)                                                                    0.099     1.891
rq_a[19].out[0] (.names at (3,6))                                                                             0.000     1.891
| (intra 'clb' routing)                                                                                       0.000     1.891
| (OPIN:61063 side: (TOP,) (3,6,0)0))                                                                         0.000     1.891
| (CHANX:104755 L1 length:1 (3,6,0)-> (3,6,0))                                                                0.061     1.952
| (CHANY:108432 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.013
| (CHANX:105548 L4 length:4 (3,7,0)-> (6,7,0))                                                                0.119     2.132
| (CHANY:109124 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.193
| (CHANX:106247 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.254
| (IPIN:78683 side: (TOP,) (3,8,0)0))                                                                         0.101     2.354
| (intra 'io' routing)                                                                                        0.733     3.087
out:rq_a[19].outpad[0] (.output at (3,8))                                                                     0.000     3.087
data arrival time                                                                                                       3.087

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.087
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.587


#Path 25
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54287 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104279 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     1.248
| (CHANY:110804 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.309
| (CHANX:104951 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.370
| (IPIN:61394 side: (TOP,) (6,6,0)0))                                                                         0.101     1.471
| (intra 'clb' routing)                                                                                       0.085     1.556
rq_b[3].in[1] (.names at (6,6))                                                                              -0.000     1.556
| (primitive '.names' combinational delay)                                                                    0.218     1.774
rq_b[3].out[0] (.names at (6,6))                                                                              0.000     1.774
| (intra 'clb' routing)                                                                                       0.000     1.774
| (OPIN:61364 side: (TOP,) (6,6,0)0))                                                                         0.000     1.774
| (CHANX:104992 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     1.893
| (CHANY:110912 L4 length:2 (6,7,0)-> (6,8,0))                                                                0.119     2.012
| (CHANY:110976 L4 length:1 (6,8,0)-> (6,8,0))                                                                0.119     2.131
| (CHANX:106259 L4 length:4 (6,8,0)-> (3,8,0))                                                                0.119     2.249
| (IPIN:78703 side: (TOP,) (3,8,0)0))                                                                         0.101     2.350
| (intra 'io' routing)                                                                                        0.733     3.083
out:rq_b[3].outpad[0] (.output at (3,8))                                                                      0.000     3.083
data arrival time                                                                                                       3.083

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.083
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.583


#Path 26
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54297 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111347 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103407 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANY:110699 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.428
| (IPIN:46842 side: (RIGHT,) (6,4,0)0))                                                                        0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[14].in[1] (.names at (6,4))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.218     1.832
rq_b[14].out[0] (.names at (6,4))                                                                              0.000     1.832
| (intra 'clb' routing)                                                                                        0.000     1.832
| (OPIN:46796 side: (RIGHT,) (6,4,0)0))                                                                        0.000     1.832
| (CHANY:110724 L4 length:4 (6,4,0)-> (6,7,0))                                                                 0.119     1.951
| (CHANY:110796 L4 length:4 (6,5,0)-> (6,8,0))                                                                 0.119     2.070
| (CHANY:110952 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     2.131
| (CHANX:106516 L4 length:4 (7,8,0)-> (10,8,0))                                                                0.119     2.249
| (IPIN:95970 side: (TOP,) (9,8,0)0))                                                                          0.101     2.350
| (intra 'io' routing)                                                                                         0.733     3.083
out:rq_b[14].outpad[0] (.output at (9,8))                                                                      0.000     3.083
data arrival time                                                                                                        3.083

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.083
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.583


#Path 27
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[15] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54299 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111351 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103403 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANX:103487 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.428
| (IPIN:46808 side: (TOP,) (6,4,0)0))                                                                          0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[16].in[1] (.names at (6,4))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.218     1.832
rq_b[16].out[0] (.names at (6,4))                                                                              0.000     1.832
| (intra 'clb' routing)                                                                                        0.000     1.832
| (OPIN:46778 side: (TOP,) (6,4,0)0))                                                                          0.000     1.832
| (CHANX:103512 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     1.951
| (CHANX:103626 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.012
| (CHANY:111990 L4 length:4 (8,5,0)-> (8,8,0))                                                                 0.119     2.131
| (CHANX:106670 L4 length:2 (9,8,0)-> (10,8,0))                                                                0.119     2.249
| (IPIN:95972 side: (TOP,) (9,8,0)0))                                                                          0.101     2.350
| (intra 'io' routing)                                                                                         0.733     3.083
out:rq_b[16].outpad[0] (.output at (9,8))                                                                      0.000     3.083
data arrival time                                                                                                        3.083

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.083
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.583


#Path 28
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54451 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111427 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.249
| (CHANX:104127 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.368
| (CHANY:110236 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     1.487
| (IPIN:67943 side: (RIGHT,) (5,7,0)0))                                                                       0.101     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[28].in[1] (.names at (5,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.148     1.821
rq_a[28].out[0] (.names at (5,7))                                                                             0.000     1.821
| (intra 'clb' routing)                                                                                       0.000     1.821
| (OPIN:67895 side: (RIGHT,) (5,7,0)0))                                                                       0.000     1.821
| (CHANY:110121 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.939
| (CHANX:104889 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     2.000
| (CHANY:109654 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.061
| (CHANX:105561 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.122
| (CHANY:109110 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.183
| (CHANX:106233 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.244
| (IPIN:78692 side: (TOP,) (3,8,0)0))                                                                         0.101     2.345
| (intra 'io' routing)                                                                                        0.733     3.078
out:rq_a[28].outpad[0] (.output at (3,8))                                                                     0.000     3.078
data arrival time                                                                                                       3.078

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.078
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.578


#Path 29
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54456 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105748 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.301
| (CHANY:111475 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.362
| (CHANX:104879 L4 length:4 (7,6,0)-> (4,6,0))                                                                0.119     1.481
| (IPIN:61246 side: (TOP,) (5,6,0)0))                                                                         0.101     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[2].in[1] (.names at (5,6))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.099     1.766
rq_a[2].out[0] (.names at (5,6))                                                                              0.000     1.766
| (intra 'clb' routing)                                                                                       0.000     1.766
| (OPIN:61214 side: (TOP,) (5,6,0)0))                                                                         0.000     1.766
| (CHANX:104914 L4 length:4 (5,6,0)-> (8,6,0))                                                                0.119     1.885
| (CHANY:112110 L1 length:1 (8,7,0)-> (8,7,0))                                                                0.061     1.945
| (CHANX:105649 L4 length:4 (8,7,0)-> (5,7,0))                                                                0.119     2.064
| (CHANY:109742 L1 length:1 (4,8,0)-> (4,8,0))                                                                0.061     2.125
| (CHANX:106039 L4 length:4 (4,8,0)-> (1,8,0))                                                                0.119     2.244
| (IPIN:75810 side: (TOP,) (2,8,0)0))                                                                         0.101     2.345
| (intra 'io' routing)                                                                                        0.733     3.078
out:rq_a[2].outpad[0] (.output at (2,8))                                                                      0.000     3.078
data arrival time                                                                                                       3.078

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.078
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.578


#Path 30
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54466 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111520 L4 length:2 (7,7,0)-> (7,8,0))                                                                 0.119     1.359
| (CHANX:105601 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.478
| (IPIN:67908 side: (TOP,) (5,7,0)0))                                                                          0.101     1.578
| (intra 'clb' routing)                                                                                        0.085     1.663
rq_a[13].in[2] (.names at (5,7))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                     0.099     1.763
rq_a[13].out[0] (.names at (5,7))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                        0.000     1.763
| (OPIN:67880 side: (TOP,) (5,7,0)0))                                                                          0.000     1.763
| (CHANX:105475 L4 length:4 (5,7,0)-> (2,7,0))                                                                 0.119     1.882
| (CHANX:105391 L4 length:4 (4,7,0)-> (1,7,0))                                                                 0.119     2.000
| (CHANX:105271 L1 length:1 (1,7,0)-> (1,7,0))                                                                 0.061     2.061
| (CHANY:107284 L1 length:1 (0,8,0)-> (0,8,0))                                                                 0.061     2.122
| (CHANX:106152 L4 length:4 (1,8,0)-> (4,8,0))                                                                 0.119     2.241
| (IPIN:75821 side: (TOP,) (2,8,0)0))                                                                          0.101     2.342
| (intra 'io' routing)                                                                                         0.733     3.075
out:rq_a[13].outpad[0] (.output at (2,8))                                                                     -0.000     3.075
data arrival time                                                                                                        3.075

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.075
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.575


#Path 31
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[17] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54471 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111323 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANX:103379 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.478
| (IPIN:46806 side: (TOP,) (6,4,0)0))                                                                          0.101     1.578
| (intra 'clb' routing)                                                                                        0.085     1.663
rq_a[17].in[1] (.names at (6,4))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                     0.099     1.763
rq_a[17].out[0] (.names at (6,4))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                        0.000     1.763
| (OPIN:46780 side: (TOP,) (6,4,0)0))                                                                          0.000     1.763
| (CHANX:103341 L4 length:4 (6,4,0)-> (3,4,0))                                                                 0.119     1.882
| (CHANY:108362 L4 length:4 (2,5,0)-> (2,8,0))                                                                 0.119     2.000
| (CHANX:105443 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.061
| (CHANY:107904 L1 length:1 (1,8,0)-> (1,8,0))                                                                 0.061     2.122
| (CHANX:106204 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.241
| (IPIN:78681 side: (TOP,) (3,8,0)0))                                                                          0.101     2.342
| (intra 'io' routing)                                                                                         0.733     3.075
out:rq_a[17].outpad[0] (.output at (3,8))                                                                     -0.000     3.075
data arrival time                                                                                                        3.075

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.075
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.575


#Path 32
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54462 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105585 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANX:105681 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.420
| (CHANY:110125 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.539
| (IPIN:46697 side: (RIGHT,) (5,4,0)0))                                                                       0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[9].in[1] (.names at (5,4))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.099     1.824
rq_a[9].out[0] (.names at (5,4))                                                                              0.000     1.824
| (intra 'clb' routing)                                                                                       0.000     1.824
| (OPIN:46635 side: (RIGHT,) (5,4,0)0))                                                                       0.000     1.824
| (CHANY:110112 L4 length:4 (5,4,0)-> (5,7,0))                                                                0.119     1.942
| (CHANX:104741 L4 length:4 (5,6,0)-> (2,6,0))                                                                0.119     2.061
| (CHANY:107874 L4 length:2 (1,7,0)-> (1,8,0))                                                                0.119     2.180
| (CHANX:106178 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.241
| (IPIN:75817 side: (TOP,) (2,8,0)0))                                                                         0.101     2.342
| (intra 'io' routing)                                                                                        0.733     3.075
out:rq_a[9].outpad[0] (.output at (2,8))                                                                     -0.000     3.075
data arrival time                                                                                                       3.075

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.075
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.575


#Path 33
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[1].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[1].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                           0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[1].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                 0.000     1.048
| (OPIN:40127 side: (RIGHT,) (6,3,0)0))                                                 0.000     1.048
| (CHANY:110623 L1 length:1 (6,3,0)-> (6,3,0))                                          0.061     1.109
| (CHANX:101859 L4 length:4 (6,2,0)-> (3,2,0))                                          0.119     1.228
| (CHANY:110054 L4 length:4 (5,3,0)-> (5,6,0))                                          0.119     1.347
| (CHANX:103476 L1 length:1 (6,4,0)-> (6,4,0))                                          0.061     1.408
| (IPIN:46803 side: (TOP,) (6,4,0)0))                                                   0.101     1.509
| (intra 'clb' routing)                                                                 0.085     1.594
rq_b[1].in[2] (.names at (6,4))                                                         0.000     1.594
| (primitive '.names' combinational delay)                                              0.218     1.812
rq_b[1].out[0] (.names at (6,4))                                                        0.000     1.812
| (intra 'clb' routing)                                                                 0.000     1.812
| (OPIN:46789 side: (RIGHT,) (6,4,0)0))                                                 0.000     1.812
| (CHANY:110710 L4 length:4 (6,4,0)-> (6,7,0))                                          0.119     1.931
| (CHANX:105529 L4 length:4 (6,7,0)-> (3,7,0))                                          0.119     2.050
| (CHANX:105579 L1 length:1 (4,7,0)-> (4,7,0))                                          0.061     2.111
| (CHANY:109128 L1 length:1 (3,8,0)-> (3,8,0))                                          0.061     2.172
| (CHANX:106251 L1 length:1 (3,8,0)-> (3,8,0))                                          0.061     2.233
| (IPIN:78701 side: (TOP,) (3,8,0)0))                                                   0.101     2.333
| (intra 'io' routing)                                                                  0.733     3.066
out:rq_b[1].outpad[0] (.output at (3,8))                                                0.000     3.066
data arrival time                                                                                 3.066

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock uncertainty                                                                       0.000     2.500
output external delay                                                                  -1.000     1.500
data required time                                                                                1.500
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.500
data arrival time                                                                                -3.066
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.566


#Path 34
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[35].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                              0.000     1.048
| (CHANY:109991 L4 length:4 (5,5,0)-> (5,2,0))                                       0.119     1.167
| (CHANX:103411 L1 length:1 (5,4,0)-> (5,4,0))                                       0.061     1.228
| (IPIN:46651 side: (TOP,) (5,4,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[35].in[0] (.names at (5,4))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.218     1.632
rq_b[35].out[0] (.names at (5,4))                                                    0.000     1.632
| (intra 'clb' routing)                                                              0.000     1.632
| (OPIN:46644 side: (RIGHT,) (5,4,0)0))                                              0.000     1.632
| (CHANY:110114 L4 length:4 (5,4,0)-> (5,7,0))                                       0.119     1.751
| (CHANX:104747 L4 length:4 (5,6,0)-> (2,6,0))                                       0.119     1.870
| (CHANX:104707 L1 length:1 (2,6,0)-> (2,6,0))                                       0.061     1.931
| (CHANY:107840 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     1.992
| (CHANX:105283 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     2.053
| (CHANY:107296 L1 length:1 (0,8,0)-> (0,8,0))                                       0.061     2.114
| (CHANX:106140 L4 length:2 (1,8,0)-> (2,8,0))                                       0.119     2.233
| (IPIN:75807 side: (TOP,) (2,8,0)0))                                                0.101     2.333
| (intra 'io' routing)                                                               0.733     3.066
out:rq_b[35].outpad[0] (.output at (2,8))                                           -0.000     3.066
data arrival time                                                                              3.066

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -3.066
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.566


#Path 35
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54300 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111353 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103401 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANX:103481 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.428
| (IPIN:46821 side: (TOP,) (6,4,0)0))                                                                          0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[8].in[1] (.names at (6,4))                                                                                0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.197     1.811
rq_b[8].out[0] (.names at (6,4))                                                                               0.000     1.811
| (intra 'clb' routing)                                                                                        0.000     1.811
| (OPIN:46793 side: (RIGHT,) (6,4,0)0))                                                                        0.000     1.811
| (CHANY:110686 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.872
| (CHANX:103582 L4 length:4 (7,4,0)-> (10,4,0))                                                                0.119     1.990
| (CHANY:111996 L4 length:4 (8,5,0)-> (8,8,0))                                                                 0.119     2.109
| (CHANX:106646 L4 length:2 (9,8,0)-> (10,8,0))                                                                0.119     2.228
| (IPIN:95964 side: (TOP,) (9,8,0)0))                                                                          0.101     2.329
| (intra 'io' routing)                                                                                         0.733     3.062
out:rq_b[8].outpad[0] (.output at (9,8))                                                                       0.000     3.062
data arrival time                                                                                                        3.062

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.062
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.562


#Path 36
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54288 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104121 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:110218 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.367
| (CHANX:104909 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.428
| (IPIN:61254 side: (TOP,) (5,6,0)0))                                                                         0.101     1.529
| (intra 'clb' routing)                                                                                       0.085     1.614
rq_b[4].in[1] (.names at (5,6))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                    0.136     1.749
rq_b[4].out[0] (.names at (5,6))                                                                              0.000     1.749
| (intra 'clb' routing)                                                                                       0.000     1.749
| (OPIN:61223 side: (TOP,) (5,6,0)0))                                                                         0.000     1.749
| (CHANX:104916 L4 length:4 (5,6,0)-> (8,6,0))                                                                0.119     1.868
| (CHANY:111425 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.929
| (CHANX:104354 L1 length:1 (8,5,0)-> (8,5,0))                                                                0.061     1.990
| (CHANY:112062 L4 length:3 (8,6,0)-> (8,8,0))                                                                0.119     2.109
| (CHANX:106640 L4 length:2 (9,8,0)-> (10,8,0))                                                               0.119     2.228
| (IPIN:95960 side: (TOP,) (9,8,0)0))                                                                         0.101     2.328
| (intra 'io' routing)                                                                                        0.733     3.061
out:rq_b[4].outpad[0] (.output at (9,8))                                                                      0.000     3.061
data arrival time                                                                                                       3.061

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.061
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.561


#Path 37
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54291 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104334 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.306
| (CHANY:111981 L1 length:1 (8,5,0)-> (8,5,0))                                                                0.061     1.367
| (CHANX:103445 L4 length:4 (8,4,0)-> (5,4,0))                                                                0.119     1.486
| (IPIN:46819 side: (TOP,) (6,4,0)0))                                                                         0.101     1.586
| (intra 'clb' routing)                                                                                       0.085     1.672
rq_b[7].in[1] (.names at (6,4))                                                                               0.000     1.672
| (primitive '.names' combinational delay)                                                                    0.135     1.807
rq_b[7].out[0] (.names at (6,4))                                                                              0.000     1.807
| (intra 'clb' routing)                                                                                       0.000     1.807
| (OPIN:46792 side: (RIGHT,) (6,4,0)0))                                                                       0.000     1.807
| (CHANY:110732 L4 length:4 (6,4,0)-> (6,7,0))                                                                0.119     1.926
| (CHANY:110888 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.987
| (CHANX:105707 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     2.048
| (CHANY:110344 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     2.109
| (CHANX:106452 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.228
| (IPIN:95963 side: (TOP,) (9,8,0)0))                                                                         0.101     2.328
| (intra 'io' routing)                                                                                        0.733     3.061
out:rq_b[7].outpad[0] (.output at (9,8))                                                                      0.000     3.061
data arrival time                                                                                                       3.061

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.061
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.561


#Path 38
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[25].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[25].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[25].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:40115 side: (TOP,) (6,3,0)0))                                                    0.000     1.048
| (CHANX:102607 L4 length:4 (6,3,0)-> (3,3,0))                                           0.119     1.167
| (CHANY:109484 L1 length:1 (4,4,0)-> (4,4,0))                                           0.061     1.228
| (CHANX:103440 L4 length:4 (5,4,0)-> (8,4,0))                                           0.119     1.347
| (IPIN:46802 side: (TOP,) (6,4,0)0))                                                    0.101     1.448
| (intra 'clb' routing)                                                                  0.085     1.533
rq_b[25].in[2] (.names at (6,4))                                                         0.000     1.533
| (primitive '.names' combinational delay)                                               0.218     1.751
rq_b[25].out[0] (.names at (6,4))                                                        0.000     1.751
| (intra 'clb' routing)                                                                  0.000     1.751
| (OPIN:46787 side: (RIGHT,) (6,4,0)0))                                                  0.000     1.751
| (CHANY:110722 L4 length:4 (6,4,0)-> (6,7,0))                                           0.119     1.870
| (CHANY:110922 L4 length:2 (6,7,0)-> (6,8,0))                                           0.119     1.989
| (CHANX:106530 L4 length:4 (7,8,0)-> (10,8,0))                                          0.119     2.108
| (CHANX:106598 L4 length:3 (8,8,0)-> (10,8,0))                                          0.119     2.227
| (IPIN:95981 side: (TOP,) (9,8,0)0))                                                    0.101     2.327
| (intra 'io' routing)                                                                   0.733     3.060
out:rq_b[25].outpad[0] (.output at (9,8))                                                0.000     3.060
data arrival time                                                                                  3.060

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -3.060
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.560


#Path 39
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[11] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (OPIN:54441 side: (TOP,) (7,6,0)0))                                                                          0.000     0.945
| (CHANX:105031 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     1.006
| (CHANY:110647 L4 length:4 (6,6,0)-> (6,3,0))                                                                 0.119     1.125
| (CHANX:104227 L1 length:1 (6,5,0)-> (6,5,0))                                                                 0.061     1.186
| (CHANY:109979 L4 length:4 (5,5,0)-> (5,2,0))                                                                 0.119     1.305
| (CHANX:103502 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.366
| (IPIN:46816 side: (TOP,) (6,4,0)0))                                                                          0.101     1.466
| (intra 'clb' routing)                                                                                        0.085     1.552
rq_b[30].in[1] (.names at (6,4))                                                                               0.000     1.552
| (primitive '.names' combinational delay)                                                                     0.136     1.687
rq_b[30].out[0] (.names at (6,4))                                                                              0.000     1.687
| (intra 'clb' routing)                                                                                        0.000     1.687
| (OPIN:46786 side: (RIGHT,) (6,4,0)0))                                                                        0.000     1.687
| (CHANY:110720 L4 length:4 (6,4,0)-> (6,7,0))                                                                 0.119     1.806
| (CHANX:103329 L4 length:4 (6,4,0)-> (3,4,0))                                                                 0.119     1.925
| (CHANY:108350 L4 length:4 (2,5,0)-> (2,8,0))                                                                 0.119     2.044
| (CHANY:108476 L4 length:2 (2,7,0)-> (2,8,0))                                                                 0.119     2.163
| (CHANX:106181 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.224
| (IPIN:75802 side: (TOP,) (2,8,0)0))                                                                          0.101     2.324
| (intra 'io' routing)                                                                                         0.733     3.057
out:rq_b[30].outpad[0] (.output at (2,8))                                                                      0.000     3.057
data arrival time                                                                                                        3.057

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.057
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.557


#Path 40
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54457 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105591 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANX:105699 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.420
| (CHANY:110107 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.539
| (IPIN:46685 side: (RIGHT,) (5,4,0)0))                                                                       0.101     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[3].in[1] (.names at (5,4))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.197     1.921
rq_a[3].out[0] (.names at (5,4))                                                                              0.000     1.921
| (intra 'clb' routing)                                                                                       0.000     1.921
| (OPIN:46624 side: (TOP,) (5,4,0)0))                                                                         0.000     1.921
| (CHANX:103410 L1 length:1 (5,4,0)-> (5,4,0))                                                                0.061     1.982
| (CHANY:110190 L4 length:4 (5,5,0)-> (5,8,0))                                                                0.119     2.101
| (CHANX:106193 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.220
| (IPIN:75811 side: (TOP,) (2,8,0)0))                                                                         0.101     2.321
| (intra 'io' routing)                                                                                        0.733     3.054
out:rq_a[3].outpad[0] (.output at (2,8))                                                                      0.000     3.054
data arrival time                                                                                                       3.054

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.054
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.554


#Path 41
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54465 side: (TOP,) (7,7,0)0))                                                                          0.000     1.240
| (CHANX:105766 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANY:111493 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.362
| (CHANX:104861 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.481
| (IPIN:61408 side: (TOP,) (6,6,0)0))                                                                          0.101     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[12].in[1] (.names at (6,6))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.136     1.802
rq_a[12].out[0] (.names at (6,6))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                        0.000     1.802
| (OPIN:61373 side: (TOP,) (6,6,0)0))                                                                          0.000     1.802
| (CHANX:104803 L4 length:4 (6,6,0)-> (3,6,0))                                                                 0.119     1.921
| (CHANY:110310 L4 length:2 (5,7,0)-> (5,8,0))                                                                 0.119     2.040
| (CHANX:106221 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.159
| (CHANX:106185 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.220
| (IPIN:75820 side: (TOP,) (2,8,0)0))                                                                          0.101     2.320
| (intra 'io' routing)                                                                                         0.733     3.053
out:rq_a[12].outpad[0] (.output at (2,8))                                                                      0.000     3.053
data arrival time                                                                                                        3.053

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.053
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.553


#Path 42
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[9].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[9].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                           0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[9].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                 0.000     1.048
| (OPIN:53820 side: (TOP,) (6,5,0)0))                                                   0.000     1.048
| (CHANX:104071 L4 length:4 (6,5,0)-> (3,5,0))                                          0.119     1.167
| (CHANY:109588 L1 length:1 (4,6,0)-> (4,6,0))                                          0.061     1.228
| (CHANX:104936 L4 length:4 (5,6,0)-> (8,6,0))                                          0.119     1.347
| (CHANY:110811 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     1.408
| (IPIN:61424 side: (RIGHT,) (6,6,0)0))                                                 0.101     1.509
| (intra 'clb' routing)                                                                 0.085     1.594
rq_b[9].in[2] (.names at (6,6))                                                         0.000     1.594
| (primitive '.names' combinational delay)                                              0.197     1.791
rq_b[9].out[0] (.names at (6,6))                                                        0.000     1.791
| (intra 'clb' routing)                                                                 0.000     1.791
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                   0.000     1.791
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                          0.119     1.910
| (CHANX:105050 L4 length:4 (7,6,0)-> (10,6,0))                                         0.119     2.029
| (CHANY:112112 L4 length:2 (8,7,0)-> (8,8,0))                                          0.119     2.147
| (CHANX:106634 L1 length:1 (9,8,0)-> (9,8,0))                                          0.061     2.208
| (IPIN:95965 side: (TOP,) (9,8,0)0))                                                   0.101     2.309
| (intra 'io' routing)                                                                  0.733     3.042
out:rq_b[9].outpad[0] (.output at (9,8))                                                0.000     3.042
data arrival time                                                                                 3.042

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock uncertainty                                                                       0.000     2.500
output external delay                                                                  -1.000     1.500
data required time                                                                                1.500
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.500
data arrival time                                                                                -3.042
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.542


#Path 43
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54294 side: (TOP,) (7,5,0)0))                                                                          0.000     1.187
| (CHANX:104293 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANY:110818 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.309
| (CHANX:104965 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.370
| (IPIN:61401 side: (TOP,) (6,6,0)0))                                                                          0.101     1.471
| (intra 'clb' routing)                                                                                        0.085     1.556
rq_b[11].in[1] (.names at (6,6))                                                                              -0.000     1.556
| (primitive '.names' combinational delay)                                                                     0.218     1.774
rq_b[11].out[0] (.names at (6,6))                                                                              0.000     1.774
| (intra 'clb' routing)                                                                                        0.000     1.774
| (OPIN:61370 side: (TOP,) (6,6,0)0))                                                                          0.000     1.774
| (CHANX:105004 L4 length:4 (6,6,0)-> (9,6,0))                                                                 0.119     1.893
| (CHANX:105094 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.954
| (CHANY:112122 L4 length:2 (8,7,0)-> (8,8,0))                                                                 0.119     2.073
| (CHANY:112174 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     2.134
| (CHANX:106638 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.195
| (IPIN:95967 side: (TOP,) (9,8,0)0))                                                                          0.101     2.295
| (intra 'io' routing)                                                                                         0.733     3.028
out:rq_b[11].outpad[0] (.output at (9,8))                                                                      0.000     3.028
data arrival time                                                                                                        3.028

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.028
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.528


#Path 44
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[33].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54474 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111504 L4 length:2 (7,7,0)-> (7,8,0))                                                                 0.119     1.307
| (CHANX:106325 L4 length:4 (7,8,0)-> (4,8,0))                                                                 0.119     1.426
| (CHANX:106429 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.487
| (CHANY:110189 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     1.606
| (IPIN:67951 side: (RIGHT,) (5,7,0)0))                                                                        0.101     1.707
| (intra 'clb' routing)                                                                                        0.085     1.792
rq_a[33].in[1] (.names at (5,7))                                                                               0.000     1.792
| (primitive '.names' combinational delay)                                                                     0.099     1.891
rq_a[33].out[0] (.names at (5,7))                                                                              0.000     1.891
| (intra 'clb' routing)                                                                                        0.000     1.891
| (OPIN:67882 side: (TOP,) (5,7,0)0))                                                                          0.000     1.891
| (CHANX:105463 L4 length:4 (5,7,0)-> (2,7,0))                                                                 0.119     2.010
| (CHANX:105571 L1 length:1 (4,7,0)-> (4,7,0))                                                                 0.061     2.071
| (CHANY:109120 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.132
| (CHANX:106243 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.193
| (IPIN:78697 side: (TOP,) (3,8,0)0))                                                                          0.101     2.293
| (intra 'io' routing)                                                                                         0.733     3.026
out:rq_a[33].outpad[0] (.output at (3,8))                                                                      0.000     3.026
data arrival time                                                                                                        3.026

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.026
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.526


#Path 45
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54295 side: (TOP,) (7,5,0)0))                                                                          0.000     1.187
| (CHANX:104295 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANY:110583 L4 length:4 (6,5,0)-> (6,2,0))                                                                 0.119     1.367
| (CHANX:103491 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.428
| (IPIN:46810 side: (TOP,) (6,4,0)0))                                                                          0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[12].in[1] (.names at (6,4))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.218     1.832
rq_b[12].out[0] (.names at (6,4))                                                                              0.000     1.832
| (intra 'clb' routing)                                                                                        0.000     1.832
| (OPIN:46775 side: (TOP,) (6,4,0)0))                                                                          0.000     1.832
| (CHANX:103506 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     1.951
| (CHANX:103674 L1 length:1 (9,4,0)-> (9,4,0))                                                                 0.061     2.012
| (CHANY:112614 L4 length:4 (9,5,0)-> (9,8,0))                                                                 0.119     2.131
| (CHANX:106609 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.191
| (IPIN:95968 side: (TOP,) (9,8,0)0))                                                                          0.101     2.292
| (intra 'io' routing)                                                                                         0.733     3.025
out:rq_b[12].outpad[0] (.output at (9,8))                                                                      0.000     3.025
data arrival time                                                                                                        3.025

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.025
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.525


#Path 46
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54293 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104115 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:109594 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.367
| (CHANX:104930 L4 length:4 (5,6,0)-> (8,6,0))                                                                0.119     1.486
| (IPIN:61244 side: (TOP,) (5,6,0)0))                                                                         0.101     1.586
| (intra 'clb' routing)                                                                                       0.085     1.672
rq_b[10].in[1] (.names at (5,6))                                                                              0.000     1.672
| (primitive '.names' combinational delay)                                                                    0.099     1.771
rq_b[10].out[0] (.names at (5,6))                                                                             0.000     1.771
| (intra 'clb' routing)                                                                                       0.000     1.771
| (OPIN:61226 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.771
| (CHANY:110194 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.832
| (CHANX:105002 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     1.951
| (CHANX:105154 L1 length:1 (9,6,0)-> (9,6,0))                                                                0.061     2.012
| (CHANY:112734 L4 length:2 (9,7,0)-> (9,8,0))                                                                0.119     2.131
| (CHANX:106637 L1 length:1 (9,8,0)-> (9,8,0))                                                                0.061     2.191
| (IPIN:95966 side: (TOP,) (9,8,0)0))                                                                         0.101     2.292
| (intra 'io' routing)                                                                                        0.733     3.025
out:rq_b[10].outpad[0] (.output at (9,8))                                                                     0.000     3.025
data arrival time                                                                                                       3.025

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.025
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.525


#Path 47
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[8] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                      0.000     0.945
| (OPIN:54438 side: (TOP,) (7,6,0)0))                                                                         0.000     0.945
| (CHANX:105025 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.006
| (CHANY:110653 L4 length:4 (6,6,0)-> (6,3,0))                                                                0.119     1.125
| (CHANX:103319 L4 length:4 (6,4,0)-> (3,4,0))                                                                0.119     1.244
| (IPIN:46655 side: (TOP,) (5,4,0)0))                                                                         0.101     1.344
| (intra 'clb' routing)                                                                                       0.085     1.430
rq_b[27].in[1] (.names at (5,4))                                                                              0.000     1.430
| (primitive '.names' combinational delay)                                                                    0.218     1.648
rq_b[27].out[0] (.names at (5,4))                                                                             0.000     1.648
| (intra 'clb' routing)                                                                                       0.000     1.648
| (OPIN:46638 side: (RIGHT,) (5,4,0)0))                                                                       0.000     1.648
| (CHANY:110118 L4 length:4 (5,4,0)-> (5,7,0))                                                                0.119     1.767
| (CHANY:110130 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.828
| (CHANX:104266 L4 length:4 (6,5,0)-> (9,5,0))                                                                0.119     1.946
| (CHANX:104418 L1 length:1 (9,5,0)-> (9,5,0))                                                                0.061     2.007
| (CHANY:112670 L4 length:3 (9,6,0)-> (9,8,0))                                                                0.119     2.126
| (CHANX:106639 L1 length:1 (9,8,0)-> (9,8,0))                                                                0.061     2.187
| (IPIN:95983 side: (TOP,) (9,8,0)0))                                                                         0.101     2.288
| (intra 'io' routing)                                                                                        0.733     3.021
out:rq_b[27].outpad[0] (.output at (9,8))                                                                     0.000     3.021
data arrival time                                                                                                       3.021

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.021
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.521


#Path 48
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54448 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111421 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.249
| (CHANX:104133 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.368
| (CHANY:109026 L4 length:3 (3,6,0)-> (3,8,0))                                                                0.119     1.487
| (CHANX:105397 L4 length:3 (3,7,0)-> (1,7,0))                                                                0.119     1.606
| (IPIN:67763 side: (TOP,) (3,7,0)0))                                                                         0.101     1.707
| (intra 'clb' routing)                                                                                       0.085     1.792
rq_a[24].in[1] (.names at (3,7))                                                                              0.000     1.792
| (primitive '.names' combinational delay)                                                                    0.148     1.939
rq_a[24].out[0] (.names at (3,7))                                                                             0.000     1.939
| (intra 'clb' routing)                                                                                       0.000     1.939
| (OPIN:67741 side: (RIGHT,) (3,7,0)0))                                                                       0.000     1.939
| (CHANY:109074 L4 length:2 (3,7,0)-> (3,8,0))                                                                0.119     2.058
| (CHANX:106085 L4 length:3 (3,8,0)-> (1,8,0))                                                                0.119     2.177
| (IPIN:78688 side: (TOP,) (3,8,0)0))                                                                         0.101     2.278
| (intra 'io' routing)                                                                                        0.733     3.011
out:rq_a[24].outpad[0] (.output at (3,8))                                                                     0.000     3.011
data arrival time                                                                                                       3.011

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.011
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.511


#Path 49
Startpoint: $auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6) clocked by clock0)
Endpoint  : out:rq_a[34].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                   0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3320.Q[0] (dffre at (3,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61069 side: (TOP,) (3,6,0)0))                                                0.000     1.048
| (CHANX:104798 L4 length:4 (3,6,0)-> (6,6,0))                                       0.119     1.167
| (CHANX:104858 L4 length:4 (4,6,0)-> (7,6,0))                                       0.119     1.286
| (IPIN:61245 side: (TOP,) (5,6,0)0))                                                0.101     1.387
| (intra 'clb' routing)                                                              0.085     1.472
rq_a[34].in[0] (.names at (5,6))                                                     0.000     1.472
| (primitive '.names' combinational delay)                                           0.218     1.690
rq_a[34].out[0] (.names at (5,6))                                                    0.000     1.690
| (intra 'clb' routing)                                                              0.000     1.690
| (OPIN:61235 side: (RIGHT,) (5,6,0)0))                                              0.000     1.690
| (CHANY:110244 L4 length:3 (5,6,0)-> (5,8,0))                                       0.119     1.809
| (CHANX:106424 L1 length:1 (6,8,0)-> (6,8,0))                                       0.061     1.870
| (CHANY:110935 L1 length:1 (6,8,0)-> (6,8,0))                                       0.061     1.931
| (CHANX:105547 L4 length:4 (6,7,0)-> (3,7,0))                                       0.119     2.050
| (CHANY:109122 L1 length:1 (3,8,0)-> (3,8,0))                                       0.061     2.111
| (CHANX:106245 L1 length:1 (3,8,0)-> (3,8,0))                                       0.061     2.172
| (IPIN:78698 side: (TOP,) (3,8,0)0))                                                0.101     2.272
| (intra 'io' routing)                                                               0.733     3.005
out:rq_a[34].outpad[0] (.output at (3,8))                                            0.000     3.005
data arrival time                                                                              3.005

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -3.005
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.505


#Path 50
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54453 side: (RIGHT,) (7,6,0)0))                                                                        0.000     1.188
| (CHANY:111431 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     1.249
| (CHANX:104123 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.368
| (CHANY:109618 L4 length:3 (4,6,0)-> (4,8,0))                                                                 0.119     1.487
| (CHANX:105624 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.548
| (IPIN:67926 side: (TOP,) (5,7,0)0))                                                                          0.101     1.649
| (intra 'clb' routing)                                                                                        0.085     1.734
rq_a[30].in[1] (.names at (5,7))                                                                               0.000     1.734
| (primitive '.names' combinational delay)                                                                     0.136     1.869
rq_a[30].out[0] (.names at (5,7))                                                                              0.000     1.869
| (intra 'clb' routing)                                                                                        0.000     1.869
| (OPIN:67889 side: (TOP,) (5,7,0)0))                                                                          0.000     1.869
| (CHANX:105461 L4 length:4 (5,7,0)-> (2,7,0))                                                                 0.119     1.988
| (CHANX:105565 L1 length:1 (4,7,0)-> (4,7,0))                                                                 0.061     2.049
| (CHANY:109114 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.110
| (CHANX:106237 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.171
| (IPIN:78694 side: (TOP,) (3,8,0)0))                                                                          0.101     2.272
| (intra 'io' routing)                                                                                         0.733     3.004
out:rq_a[30].outpad[0] (.output at (3,8))                                                                      0.000     3.004
data arrival time                                                                                                        3.004

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.004
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.504


#Path 51
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[2] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54286 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104277 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     1.248
| (CHANY:110802 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.309
| (CHANX:104949 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.370
| (IPIN:61409 side: (TOP,) (6,6,0)0))                                                                         0.101     1.471
| (intra 'clb' routing)                                                                                       0.085     1.556
rq_b[2].in[1] (.names at (6,6))                                                                              -0.000     1.556
| (primitive '.names' combinational delay)                                                                    0.136     1.691
rq_b[2].out[0] (.names at (6,6))                                                                              0.000     1.691
| (intra 'clb' routing)                                                                                       0.000     1.691
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                         0.000     1.691
| (CHANX:104787 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.810
| (CHANY:109593 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.871
| (CHANX:104154 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.932
| (CHANY:110246 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     2.051
| (CHANX:106223 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.170
| (IPIN:78702 side: (TOP,) (3,8,0)0))                                                                         0.101     2.271
| (intra 'io' routing)                                                                                        0.733     3.003
out:rq_b[2].outpad[0] (.output at (3,8))                                                                      0.000     3.003
data arrival time                                                                                                       3.003

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.003
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.503


#Path 52
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54296 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111201 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     1.306
| (CHANX:103393 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.425
| (IPIN:46818 side: (TOP,) (6,4,0)0))                                                                          0.101     1.526
| (intra 'clb' routing)                                                                                        0.085     1.611
rq_b[13].in[1] (.names at (6,4))                                                                               0.000     1.611
| (primitive '.names' combinational delay)                                                                     0.136     1.746
rq_b[13].out[0] (.names at (6,4))                                                                              0.000     1.746
| (intra 'clb' routing)                                                                                        0.000     1.746
| (OPIN:46774 side: (TOP,) (6,4,0)0))                                                                          0.000     1.746
| (CHANX:103520 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     1.865
| (CHANY:112004 L4 length:4 (8,5,0)-> (8,8,0))                                                                 0.119     1.984
| (CHANX:105872 L1 length:1 (9,7,0)-> (9,7,0))                                                                 0.061     2.045
| (CHANY:112752 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.106
| (CHANX:106611 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.167
| (IPIN:95969 side: (TOP,) (9,8,0)0))                                                                          0.101     2.268
| (intra 'io' routing)                                                                                         0.733     3.000
out:rq_b[13].outpad[0] (.output at (9,8))                                                                      0.000     3.000
data arrival time                                                                                                        3.000

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.000
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.500


#Path 53
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[17] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54301 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111355 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:103399 L4 length:4 (7,4,0)-> (4,4,0))                                                                 0.119     1.367
| (CHANY:110675 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.428
| (IPIN:46846 side: (RIGHT,) (6,4,0)0))                                                                        0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[17].in[1] (.names at (6,4))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.136     1.749
rq_b[17].out[0] (.names at (6,4))                                                                              0.000     1.749
| (intra 'clb' routing)                                                                                        0.000     1.749
| (OPIN:46777 side: (TOP,) (6,4,0)0))                                                                          0.000     1.749
| (CHANX:103478 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.810
| (CHANY:110794 L4 length:4 (6,5,0)-> (6,8,0))                                                                 0.119     1.929
| (CHANX:106526 L4 length:4 (7,8,0)-> (10,8,0))                                                                0.119     2.048
| (CHANX:106586 L4 length:3 (8,8,0)-> (10,8,0))                                                                0.119     2.167
| (IPIN:95973 side: (TOP,) (9,8,0)0))                                                                          0.101     2.268
| (intra 'io' routing)                                                                                         0.733     3.000
out:rq_b[17].outpad[0] (.output at (9,8))                                                                      0.000     3.000
data arrival time                                                                                                        3.000

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.000
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.500


#Path 54
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[31].Q[0] (dffre at (6,3) clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[31].C[0] (dffre at (6,3))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[31].Q[0] (dffre at (6,3)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:40130 side: (RIGHT,) (6,3,0)0))                                                  0.000     1.048
| (CHANY:110628 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.109
| (CHANX:102759 L1 length:1 (6,3,0)-> (6,3,0))                                           0.061     1.170
| (CHANY:110084 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     1.231
| (IPIN:46688 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.332
| (intra 'clb' routing)                                                                  0.085     1.417
rq_b[31].in[2] (.names at (5,4))                                                        -0.000     1.417
| (primitive '.names' combinational delay)                                               0.197     1.614
rq_b[31].out[0] (.names at (5,4))                                                        0.000     1.614
| (intra 'clb' routing)                                                                  0.000     1.614
| (OPIN:46627 side: (TOP,) (5,4,0)0))                                                    0.000     1.614
| (CHANX:103273 L4 length:4 (5,4,0)-> (2,4,0))                                           0.119     1.733
| (CHANY:107750 L4 length:4 (1,5,0)-> (1,8,0))                                           0.119     1.852
| (CHANX:104692 L1 length:1 (2,6,0)-> (2,6,0))                                           0.061     1.913
| (CHANY:108492 L4 length:2 (2,7,0)-> (2,8,0))                                           0.119     2.032
| (CHANY:108516 L1 length:1 (2,8,0)-> (2,8,0))                                           0.061     2.093
| (CHANX:106183 L1 length:1 (2,8,0)-> (2,8,0))                                           0.061     2.154
| (IPIN:75803 side: (TOP,) (2,8,0)0))                                                    0.101     2.254
| (intra 'io' routing)                                                                   0.733     2.987
out:rq_b[31].outpad[0] (.output at (2,8))                                               -0.000     2.987
data arrival time                                                                                  2.987

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.987
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.487


#Path 55
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[32].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[32].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[32].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[32].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53832 side: (RIGHT,) (6,5,0)0))                                                  0.000     1.048
| (CHANY:110743 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.109
| (CHANX:103339 L4 length:4 (6,4,0)-> (3,4,0))                                           0.119     1.228
| (CHANY:108360 L4 length:4 (2,5,0)-> (2,8,0))                                           0.119     1.347
| (CHANX:104762 L1 length:1 (3,6,0)-> (3,6,0))                                           0.061     1.408
| (IPIN:61110 side: (TOP,) (3,6,0)0))                                                    0.101     1.509
| (intra 'clb' routing)                                                                  0.085     1.594
rq_b[32].in[1] (.names at (3,6))                                                         0.000     1.594
| (primitive '.names' combinational delay)                                               0.136     1.729
rq_b[32].out[0] (.names at (3,6))                                                        0.000     1.729
| (intra 'clb' routing)                                                                  0.000     1.729
| (OPIN:61065 side: (TOP,) (3,6,0)0))                                                    0.000     1.729
| (CHANX:104589 L4 length:3 (3,6,0)-> (1,6,0))                                           0.119     1.848
| (CHANY:108450 L1 length:1 (2,7,0)-> (2,7,0))                                           0.061     1.909
| (CHANX:105445 L1 length:1 (2,7,0)-> (2,7,0))                                           0.061     1.970
| (CHANY:107906 L1 length:1 (1,8,0)-> (1,8,0))                                           0.061     2.031
| (CHANX:106202 L4 length:4 (2,8,0)-> (5,8,0))                                           0.119     2.150
| (IPIN:75804 side: (TOP,) (2,8,0)0))                                                    0.101     2.251
| (intra 'io' routing)                                                                   0.733     2.984
out:rq_b[32].outpad[0] (.output at (2,8))                                                0.000     2.984
data arrival time                                                                                  2.984

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.984
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.484


#Path 56
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[18].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[18].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[18].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53826 side: (TOP,) (6,5,0)0))                                                    0.000     1.048
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                           0.119     1.167
| (CHANY:109640 L4 length:3 (4,6,0)-> (4,8,0))                                           0.119     1.286
| (CHANX:104888 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.347
| (IPIN:61260 side: (TOP,) (5,6,0)0))                                                    0.101     1.448
| (intra 'clb' routing)                                                                  0.085     1.533
rq_b[18].in[2] (.names at (5,6))                                                         0.000     1.533
| (primitive '.names' combinational delay)                                               0.135     1.668
rq_b[18].out[0] (.names at (5,6))                                                        0.000     1.668
| (intra 'clb' routing)                                                                  0.000     1.668
| (OPIN:61225 side: (RIGHT,) (5,6,0)0))                                                  0.000     1.668
| (CHANY:110240 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     1.787
| (CHANX:105730 L4 length:4 (6,7,0)-> (9,7,0))                                           0.119     1.906
| (CHANX:105864 L4 length:3 (8,7,0)-> (10,7,0))                                          0.119     2.025
| (CHANY:112762 L1 length:1 (9,8,0)-> (9,8,0))                                           0.061     2.086
| (CHANX:106621 L1 length:1 (9,8,0)-> (9,8,0))                                           0.061     2.147
| (IPIN:95974 side: (TOP,) (9,8,0)0))                                                    0.101     2.248
| (intra 'io' routing)                                                                   0.733     2.981
out:rq_b[18].outpad[0] (.output at (9,8))                                               -0.000     2.981
data arrival time                                                                                  2.981

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.981
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.481


#Path 57
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[33].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (OPIN:54444 side: (RIGHT,) (7,6,0)0))                                                                        0.000     0.945
| (CHANY:111460 L4 length:3 (7,6,0)-> (7,8,0))                                                                 0.119     1.064
| (CHANX:104877 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.183
| (CHANX:104903 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.244
| (IPIN:61251 side: (TOP,) (5,6,0)0))                                                                          0.101     1.344
| (intra 'clb' routing)                                                                                        0.085     1.430
rq_b[33].in[1] (.names at (5,6))                                                                               0.000     1.430
| (primitive '.names' combinational delay)                                                                     0.218     1.648
rq_b[33].out[0] (.names at (5,6))                                                                              0.000     1.648
| (intra 'clb' routing)                                                                                        0.000     1.648
| (OPIN:61216 side: (TOP,) (5,6,0)0))                                                                          0.000     1.648
| (CHANX:104727 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     1.767
| (CHANX:104711 L1 length:1 (2,6,0)-> (2,6,0))                                                                 0.061     1.828
| (CHANY:107844 L1 length:1 (1,7,0)-> (1,7,0))                                                                 0.061     1.889
| (CHANX:105287 L1 length:1 (1,7,0)-> (1,7,0))                                                                 0.061     1.949
| (CHANY:107300 L1 length:1 (0,8,0)-> (0,8,0))                                                                 0.061     2.010
| (CHANX:106136 L4 length:4 (1,8,0)-> (4,8,0))                                                                 0.119     2.129
| (IPIN:75805 side: (TOP,) (2,8,0)0))                                                                          0.101     2.230
| (intra 'io' routing)                                                                                         0.733     2.963
out:rq_b[33].outpad[0] (.output at (2,8))                                                                      0.000     2.963
data arrival time                                                                                                        2.963

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.963
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.463


#Path 58
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[3] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                      0.000     0.945
| (OPIN:54433 side: (TOP,) (7,6,0)0))                                                                         0.000     0.945
| (CHANX:104871 L4 length:4 (7,6,0)-> (4,6,0))                                                                0.119     1.064
| (CHANX:104947 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.125
| (CHANY:110059 L4 length:4 (5,6,0)-> (5,3,0))                                                                0.119     1.244
| (CHANX:103425 L1 length:1 (5,4,0)-> (5,4,0))                                                                0.061     1.305
| (IPIN:46658 side: (TOP,) (5,4,0)0))                                                                         0.101     1.405
| (intra 'clb' routing)                                                                                       0.085     1.491
rq_b[21].in[1] (.names at (5,4))                                                                              0.000     1.491
| (primitive '.names' combinational delay)                                                                    0.218     1.709
rq_b[21].out[0] (.names at (5,4))                                                                             0.000     1.709
| (intra 'clb' routing)                                                                                       0.000     1.709
| (OPIN:46626 side: (TOP,) (5,4,0)0))                                                                         0.000     1.709
| (CHANX:103414 L1 length:1 (5,4,0)-> (5,4,0))                                                                0.061     1.770
| (CHANY:110186 L4 length:4 (5,5,0)-> (5,8,0))                                                                0.119     1.889
| (CHANX:106462 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.007
| (CHANX:106588 L4 length:3 (8,8,0)-> (10,8,0))                                                               0.119     2.126
| (IPIN:95977 side: (TOP,) (9,8,0)0))                                                                         0.101     2.227
| (intra 'io' routing)                                                                                        0.733     2.960
out:rq_b[21].outpad[0] (.output at (9,8))                                                                     0.000     2.960
data arrival time                                                                                                       2.960

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.960
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.460


#Path 59
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[23].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[23].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[23].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53818 side: (TOP,) (6,5,0)0))                                                    0.000     1.048
| (CHANX:104242 L4 length:4 (6,5,0)-> (9,5,0))                                           0.119     1.167
| (CHANY:110806 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.228
| (IPIN:61438 side: (RIGHT,) (6,6,0)0))                                                  0.101     1.329
| (intra 'clb' routing)                                                                  0.085     1.414
rq_b[23].in[2] (.names at (6,6))                                                        -0.000     1.414
| (primitive '.names' combinational delay)                                               0.218     1.632
rq_b[23].out[0] (.names at (6,6))                                                        0.000     1.632
| (intra 'clb' routing)                                                                  0.000     1.632
| (OPIN:61376 side: (RIGHT,) (6,6,0)0))                                                  0.000     1.632
| (CHANY:110800 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.693
| (CHANX:105068 L4 length:4 (7,6,0)-> (10,6,0))                                          0.119     1.812
| (CHANX:105224 L1 length:1 (10,6,0)-> (10,6,0))                                         0.061     1.873
| (CHANY:113336 L4 length:2 (10,7,0)-> (10,8,0))                                         0.119     1.992
| (CHANX:106649 L4 length:2 (10,8,0)-> (9,8,0))                                          0.119     2.111
| (IPIN:95979 side: (TOP,) (9,8,0)0))                                                    0.101     2.211
| (intra 'io' routing)                                                                   0.733     2.944
out:rq_b[23].outpad[0] (.output at (9,8))                                                0.000     2.944
data arrival time                                                                                  2.944

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.944
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.444


#Path 60
Startpoint: $auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3313.C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3313.Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:53681 side: (RIGHT,) (5,5,0)0))                                              0.000     1.048
| (CHANY:110166 L4 length:4 (5,5,0)-> (5,8,0))                                       0.119     1.167
| (CHANX:104163 L1 length:1 (5,5,0)-> (5,5,0))                                       0.061     1.228
| (IPIN:53702 side: (TOP,) (5,5,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[20].in[0] (.names at (5,5))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.218     1.632
rq_b[20].out[0] (.names at (5,5))                                                    0.000     1.632
| (intra 'clb' routing)                                                              0.000     1.632
| (OPIN:53675 side: (TOP,) (5,5,0)0))                                                0.000     1.632
| (CHANX:104178 L4 length:4 (5,5,0)-> (8,5,0))                                       0.119     1.751
| (CHANX:104346 L1 length:1 (8,5,0)-> (8,5,0))                                       0.061     1.812
| (CHANY:112070 L4 length:3 (8,6,0)-> (8,8,0))                                       0.119     1.931
| (CHANY:112148 L1 length:1 (8,8,0)-> (8,8,0))                                       0.061     1.992
| (CHANX:106664 L4 length:2 (9,8,0)-> (10,8,0))                                      0.119     2.111
| (IPIN:95976 side: (TOP,) (9,8,0)0))                                                0.101     2.211
| (intra 'io' routing)                                                               0.733     2.944
out:rq_b[20].outpad[0] (.output at (9,8))                                            0.000     2.944
data arrival time                                                                              2.944

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.944
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.444


#Path 61
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54306 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111380 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:106345 L4 length:4 (7,8,0)-> (4,8,0))                                                                0.119     1.426
| (CHANY:109089 L4 length:2 (3,8,0)-> (3,7,0))                                                                0.119     1.545
| (IPIN:67794 side: (RIGHT,) (3,7,0)0))                                                                       0.101     1.646
| (intra 'clb' routing)                                                                                       0.085     1.731
rq_a[22].in[1] (.names at (3,7))                                                                              0.000     1.731
| (primitive '.names' combinational delay)                                                                    0.197     1.928
rq_a[22].out[0] (.names at (3,7))                                                                             0.000     1.928
| (intra 'clb' routing)                                                                                       0.000     1.928
| (OPIN:67747 side: (RIGHT,) (3,7,0)0))                                                                       0.000     1.928
| (CHANY:109086 L4 length:2 (3,7,0)-> (3,8,0))                                                                0.119     2.046
| (CHANX:106253 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.107
| (IPIN:78686 side: (TOP,) (3,8,0)0))                                                                         0.101     2.208
| (intra 'io' routing)                                                                                        0.733     2.941
out:rq_a[22].outpad[0] (.output at (3,8))                                                                     0.000     2.941
data arrival time                                                                                                       2.941

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.941
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.441


#Path 62
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[28].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[28].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[28].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53833 side: (RIGHT,) (6,5,0)0))                                                  0.000     1.048
| (CHANY:110585 L4 length:4 (6,5,0)-> (6,2,0))                                           0.119     1.167
| (CHANX:103497 L1 length:1 (6,4,0)-> (6,4,0))                                           0.061     1.228
| (CHANY:109831 L4 length:4 (5,4,0)-> (5,1,0))                                           0.119     1.347
| (IPIN:46686 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.448
| (intra 'clb' routing)                                                                  0.085     1.533
rq_b[28].in[2] (.names at (5,4))                                                         0.000     1.533
| (primitive '.names' combinational delay)                                               0.148     1.681
rq_b[28].out[0] (.names at (5,4))                                                        0.000     1.681
| (intra 'clb' routing)                                                                  0.000     1.681
| (OPIN:46639 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.681
| (CHANY:110120 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.800
| (CHANX:105483 L4 length:4 (5,7,0)-> (2,7,0))                                           0.119     1.919
| (CHANX:105505 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.979
| (CHANY:108510 L1 length:1 (2,8,0)-> (2,8,0))                                           0.061     2.040
| (CHANX:106177 L1 length:1 (2,8,0)-> (2,8,0))                                           0.061     2.101
| (IPIN:75800 side: (TOP,) (2,8,0)0))                                                    0.101     2.202
| (intra 'io' routing)                                                                   0.733     2.935
out:rq_b[28].outpad[0] (.output at (2,8))                                               -0.000     2.935
data arrival time                                                                                  2.935

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.935
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.435


#Path 63
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54464 side: (TOP,) (7,7,0)0))                                                                          0.000     1.240
| (CHANX:105605 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.359
| (CHANY:110127 L4 length:4 (5,7,0)-> (5,4,0))                                                                 0.119     1.478
| (IPIN:61281 side: (RIGHT,) (5,6,0)0))                                                                        0.101     1.578
| (intra 'clb' routing)                                                                                        0.085     1.663
rq_a[11].in[1] (.names at (5,6))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                     0.136     1.799
rq_a[11].out[0] (.names at (5,6))                                                                              0.000     1.799
| (intra 'clb' routing)                                                                                        0.000     1.799
| (OPIN:61219 side: (TOP,) (5,6,0)0))                                                                          0.000     1.799
| (CHANX:104892 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.860
| (CHANY:110308 L4 length:2 (5,7,0)-> (5,8,0))                                                                 0.119     1.979
| (CHANX:106213 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.098
| (IPIN:75819 side: (TOP,) (2,8,0)0))                                                                          0.101     2.198
| (intra 'io' routing)                                                                                         0.733     2.931
out:rq_a[11].outpad[0] (.output at (2,8))                                                                      0.000     2.931
data arrival time                                                                                                        2.931

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.931
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.431


#Path 64
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[29].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[29].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[29].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53829 side: (RIGHT,) (6,5,0)0))                                                  0.000     1.048
| (CHANY:110736 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.109
| (CHANX:104211 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.170
| (CHANY:110192 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.231
| (IPIN:61268 side: (RIGHT,) (5,6,0)0))                                                  0.101     1.332
| (intra 'clb' routing)                                                                  0.085     1.417
rq_b[29].in[2] (.names at (5,6))                                                        -0.000     1.417
| (primitive '.names' combinational delay)                                               0.197     1.614
rq_b[29].out[0] (.names at (5,6))                                                        0.000     1.614
| (intra 'clb' routing)                                                                  0.000     1.614
| (OPIN:61217 side: (TOP,) (5,6,0)0))                                                    0.000     1.614
| (CHANX:104745 L4 length:4 (5,6,0)-> (2,6,0))                                           0.119     1.733
| (CHANY:107765 L1 length:1 (1,6,0)-> (1,6,0))                                           0.061     1.794
| (CHANX:103958 L1 length:1 (2,5,0)-> (2,5,0))                                           0.061     1.855
| (CHANY:108426 L4 length:3 (2,6,0)-> (2,8,0))                                           0.119     1.974
| (CHANY:108512 L1 length:1 (2,8,0)-> (2,8,0))                                           0.061     2.035
| (CHANX:106179 L1 length:1 (2,8,0)-> (2,8,0))                                           0.061     2.096
| (IPIN:75801 side: (TOP,) (2,8,0)0))                                                    0.101     2.196
| (intra 'io' routing)                                                                   0.733     2.929
out:rq_b[29].outpad[0] (.output at (2,8))                                                0.000     2.929
data arrival time                                                                                  2.929

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.929
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.429


#Path 65
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[24].Q[0] (dffre at (8,4) clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[24].C[0] (dffre at (8,4))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[24].Q[0] (dffre at (8,4)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:46925 side: (TOP,) (8,4,0)0))                                                    0.000     1.048
| (CHANX:103441 L4 length:4 (8,4,0)-> (5,4,0))                                           0.119     1.167
| (CHANY:110069 L1 length:1 (5,4,0)-> (5,4,0))                                           0.061     1.228
| (IPIN:46680 side: (RIGHT,) (5,4,0)0))                                                  0.101     1.329
| (intra 'clb' routing)                                                                  0.085     1.414
rq_b[24].in[2] (.names at (5,4))                                                        -0.000     1.414
| (primitive '.names' combinational delay)                                               0.197     1.611
rq_b[24].out[0] (.names at (5,4))                                                        0.000     1.611
| (intra 'clb' routing)                                                                  0.000     1.611
| (OPIN:46642 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.611
| (CHANY:110110 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.730
| (CHANY:110302 L4 length:2 (5,7,0)-> (5,8,0))                                           0.119     1.849
| (CHANX:105722 L4 length:4 (6,7,0)-> (9,7,0))                                           0.119     1.968
| (CHANY:112774 L1 length:1 (9,8,0)-> (9,8,0))                                           0.061     2.029
| (CHANX:106633 L1 length:1 (9,8,0)-> (9,8,0))                                           0.061     2.090
| (IPIN:95980 side: (TOP,) (9,8,0)0))                                                    0.101     2.190
| (intra 'io' routing)                                                                   0.733     2.923
out:rq_b[24].outpad[0] (.output at (9,8))                                                0.000     2.923
data arrival time                                                                                  2.923

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.923
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.423


#Path 66
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[6].Q[0] (dffre at (5,5) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.894     0.894
| (inter-block routing:global net)                                                      0.000     0.894
| (intra 'clb' routing)                                                                 0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[6].C[0] (dffre at (5,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                           0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[6].Q[0] (dffre at (5,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                 0.000     1.048
| (OPIN:53679 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.048
| (CHANY:110162 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     1.167
| (CHANX:104151 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     1.228
| (IPIN:53712 side: (TOP,) (5,5,0)0))                                                   0.101     1.329
| (intra 'clb' routing)                                                                 0.085     1.414
rq_b[6].in[2] (.names at (5,5))                                                        -0.000     1.414
| (primitive '.names' combinational delay)                                              0.197     1.611
rq_b[6].out[0] (.names at (5,5))                                                        0.000     1.611
| (intra 'clb' routing)                                                                 0.000     1.611
| (OPIN:53678 side: (RIGHT,) (5,5,0)0))                                                 0.000     1.611
| (CHANY:110176 L4 length:4 (5,5,0)-> (5,8,0))                                          0.119     1.730
| (CHANX:105732 L4 length:4 (6,7,0)-> (9,7,0))                                          0.119     1.849
| (CHANY:110988 L4 length:1 (6,8,0)-> (6,8,0))                                          0.119     1.968
| (CHANX:106524 L4 length:4 (7,8,0)-> (10,8,0))                                         0.119     2.087
| (IPIN:95962 side: (TOP,) (9,8,0)0))                                                   0.101     2.187
| (intra 'io' routing)                                                                  0.733     2.920
out:rq_b[6].outpad[0] (.output at (9,8))                                               -0.000     2.920
data arrival time                                                                                 2.920

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock uncertainty                                                                       0.000     2.500
output external delay                                                                  -1.000     1.500
data required time                                                                                1.500
-------------------------------------------------------------------------------------------------------
data required time                                                                                1.500
data arrival time                                                                                -2.920
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.420


#Path 67
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[17] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[35].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54477 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111494 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.249
| (CHANX:105769 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.310
| (CHANY:110709 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     1.429
| (CHANX:103489 L1 length:1 (6,4,0)-> (6,4,0))                                                                 0.061     1.490
| (IPIN:46809 side: (TOP,) (6,4,0)0))                                                                          0.101     1.591
| (intra 'clb' routing)                                                                                        0.085     1.676
rq_a[35].in[1] (.names at (6,4))                                                                              -0.000     1.676
| (primitive '.names' combinational delay)                                                                     0.099     1.775
rq_a[35].out[0] (.names at (6,4))                                                                              0.000     1.775
| (intra 'clb' routing)                                                                                        0.000     1.775
| (OPIN:46783 side: (TOP,) (6,4,0)0))                                                                          0.000     1.775
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                 0.119     1.894
| (CHANY:108336 L4 length:4 (2,5,0)-> (2,8,0))                                                                 0.119     2.013
| (CHANX:106246 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.074
| (IPIN:78699 side: (TOP,) (3,8,0)0))                                                                          0.101     2.174
| (intra 'io' routing)                                                                                         0.733     2.907
out:rq_a[35].outpad[0] (.output at (3,8))                                                                      0.000     2.907
data arrival time                                                                                                        2.907

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.907
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.407


#Path 68
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54476 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111508 L4 length:2 (7,7,0)-> (7,8,0))                                                                 0.119     1.307
| (CHANX:106341 L4 length:4 (7,8,0)-> (4,8,0))                                                                 0.119     1.426
| (CHANY:108963 L4 length:4 (3,8,0)-> (3,5,0))                                                                 0.119     1.545
| (IPIN:67796 side: (RIGHT,) (3,7,0)0))                                                                        0.101     1.646
| (intra 'clb' routing)                                                                                        0.085     1.731
rq_a[26].in[1] (.names at (3,7))                                                                               0.000     1.731
| (primitive '.names' combinational delay)                                                                     0.099     1.830
rq_a[26].out[0] (.names at (3,7))                                                                              0.000     1.830
| (intra 'clb' routing)                                                                                        0.000     1.830
| (OPIN:67731 side: (TOP,) (3,7,0)0))                                                                          0.000     1.830
| (CHANX:105542 L4 length:4 (3,7,0)-> (6,7,0))                                                                 0.119     1.949
| (CHANY:109106 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.010
| (CHANX:106229 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.071
| (IPIN:78690 side: (TOP,) (3,8,0)0))                                                                          0.101     2.171
| (intra 'io' routing)                                                                                         0.733     2.904
out:rq_a[26].outpad[0] (.output at (3,8))                                                                      0.000     2.904
data arrival time                                                                                                        2.904

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.904
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.404


#Path 69
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[26].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[26].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[26].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53839 side: (RIGHT,) (6,5,0)0))                                                  0.000     1.048
| (CHANY:110757 L1 length:1 (6,5,0)-> (6,5,0))                                           0.061     1.109
| (CHANX:103325 L4 length:4 (6,4,0)-> (3,4,0))                                           0.119     1.228
| (IPIN:46659 side: (TOP,) (5,4,0)0))                                                    0.101     1.329
| (intra 'clb' routing)                                                                  0.085     1.414
rq_b[26].in[2] (.names at (5,4))                                                        -0.000     1.414
| (primitive '.names' combinational delay)                                               0.218     1.632
rq_b[26].out[0] (.names at (5,4))                                                        0.000     1.632
| (intra 'clb' routing)                                                                  0.000     1.632
| (OPIN:46641 side: (RIGHT,) (5,4,0)0))                                                  0.000     1.632
| (CHANY:110124 L4 length:4 (5,4,0)-> (5,7,0))                                           0.119     1.751
| (CHANX:104968 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.812
| (CHANY:110904 L4 length:2 (6,7,0)-> (6,8,0))                                           0.119     1.931
| (CHANX:106538 L4 length:4 (7,8,0)-> (10,8,0))                                          0.119     2.050
| (IPIN:95982 side: (TOP,) (9,8,0)0))                                                    0.101     2.150
| (intra 'io' routing)                                                                   0.733     2.883
out:rq_b[26].outpad[0] (.output at (9,8))                                               -0.000     2.883
data arrival time                                                                                  2.883

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.883
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.383


#Path 70
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.051     0.945
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_A2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                      0.000     0.945
| (OPIN:54431 side: (TOP,) (7,6,0)0))                                                                         0.000     0.945
| (CHANX:105011 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.006
| (CHANY:110864 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.067
| (CHANX:105683 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.128
| (CHANY:110123 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.247
| (IPIN:53727 side: (RIGHT,) (5,5,0)0))                                                                       0.101     1.347
| (intra 'clb' routing)                                                                                       0.085     1.433
rq_b[19].in[1] (.names at (5,5))                                                                              0.000     1.433
| (primitive '.names' combinational delay)                                                                    0.197     1.630
rq_b[19].out[0] (.names at (5,5))                                                                             0.000     1.630
| (intra 'clb' routing)                                                                                       0.000     1.630
| (OPIN:53666 side: (TOP,) (5,5,0)0))                                                                         0.000     1.630
| (CHANX:104192 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     1.748
| (CHANX:104322 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.867
| (CHANY:112682 L4 length:3 (9,6,0)-> (9,8,0))                                                                0.119     1.986
| (CHANX:106623 L1 length:1 (9,8,0)-> (9,8,0))                                                                0.061     2.047
| (IPIN:95975 side: (TOP,) (9,8,0)0))                                                                         0.101     2.148
| (intra 'io' routing)                                                                                        0.733     2.881
out:rq_b[19].outpad[0] (.output at (9,8))                                                                     0.000     2.881
data arrival time                                                                                                       2.881

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.881
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.381


#Path 71
Startpoint: $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[32].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (10,4))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].RDATA_B2[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54473 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111518 L4 length:2 (7,7,0)-> (7,8,0))                                                                 0.119     1.307
| (CHANX:105595 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.426
| (IPIN:67920 side: (TOP,) (5,7,0)0))                                                                          0.101     1.527
| (intra 'clb' routing)                                                                                        0.085     1.612
rq_a[32].in[1] (.names at (5,7))                                                                               0.000     1.612
| (primitive '.names' combinational delay)                                                                     0.136     1.747
rq_a[32].out[0] (.names at (5,7))                                                                              0.000     1.747
| (intra 'clb' routing)                                                                                        0.000     1.747
| (OPIN:67885 side: (TOP,) (5,7,0)0))                                                                          0.000     1.747
| (CHANX:105485 L4 length:4 (5,7,0)-> (2,7,0))                                                                 0.119     1.866
| (CHANY:108520 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     1.927
| (CHANX:106260 L4 length:4 (3,8,0)-> (6,8,0))                                                                 0.119     2.046
| (IPIN:78696 side: (TOP,) (3,8,0)0))                                                                          0.101     2.147
| (intra 'io' routing)                                                                                         0.733     2.880
out:rq_a[32].outpad[0] (.output at (3,8))                                                                      0.000     2.880
data arrival time                                                                                                        2.880

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.880
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.380


#Path 72
Startpoint: $auto$memory_libmap.cc:2266:execute$3312[22].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3312[22].C[0] (dffre at (6,5))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3312[22].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:53824 side: (TOP,) (6,5,0)0))                                                    0.000     1.048
| (CHANX:104254 L4 length:4 (6,5,0)-> (9,5,0))                                           0.119     1.167
| (CHANY:110842 L4 length:3 (6,6,0)-> (6,8,0))                                           0.119     1.286
| (IPIN:61423 side: (RIGHT,) (6,6,0)0))                                                  0.101     1.387
| (intra 'clb' routing)                                                                  0.085     1.472
rq_b[22].in[2] (.names at (6,6))                                                         0.000     1.472
| (primitive '.names' combinational delay)                                               0.197     1.669
rq_b[22].out[0] (.names at (6,6))                                                        0.000     1.669
| (intra 'clb' routing)                                                                  0.000     1.669
| (OPIN:61377 side: (RIGHT,) (6,6,0)0))                                                  0.000     1.669
| (CHANY:110834 L4 length:3 (6,6,0)-> (6,8,0))                                           0.119     1.788
| (CHANY:110936 L1 length:1 (6,8,0)-> (6,8,0))                                           0.061     1.849
| (CHANX:106532 L4 length:4 (7,8,0)-> (10,8,0))                                          0.119     1.968
| (IPIN:95978 side: (TOP,) (9,8,0)0))                                                    0.101     2.068
| (intra 'io' routing)                                                                   0.733     2.801
out:rq_b[22].outpad[0] (.output at (9,8))                                                0.000     2.801
data arrival time                                                                                  2.801

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.801
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.301


#Path 73
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3320.D[0] (dffre at (3,6) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                       0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                        0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                         0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                          0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                          0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                          0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                   0.101     2.532
| (intra 'clb' routing)                                                                 0.085     2.617
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                              0.197     2.814
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                 0.000     2.814
| (OPIN:53669 side: (TOP,) (5,5,0)0))                                                   0.000     2.814
| (CHANX:104007 L4 length:4 (5,5,0)-> (2,5,0))                                          0.119     2.933
| (CHANY:108980 L1 length:1 (3,6,0)-> (3,6,0))                                          0.061     2.994
| (CHANX:104759 L1 length:1 (3,6,0)-> (3,6,0))                                          0.061     3.054
| (IPIN:61108 side: (TOP,) (3,6,0)0))                                                   0.101     3.155
| (intra 'clb' routing)                                                                 0.282     3.437
$auto$memory_libmap.cc:2267:execute$3320.D[0] (dffre at (3,6))                          0.000     3.437
data arrival time                                                                                 3.437

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                      0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing:global net)                                                      0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$3320.C[0] (dffre at (3,6))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.437
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -0.074


#Path 74
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                    0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                            0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                             0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                              0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                              0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                              0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                       0.101     2.532
| (intra 'clb' routing)                                                                                     0.085     2.617
genblk1[0].dpram_36x1024_submodule.rce_b.in[1] (.names at (5,5))                                            0.000     2.617
| (primitive '.names' combinational delay)                                                                  0.197     2.814
genblk1[0].dpram_36x1024_submodule.rce_b.out[0] (.names at (5,5))                                           0.000     2.814
| (intra 'clb' routing)                                                                                     0.000     2.814
| (OPIN:53684 side: (RIGHT,) (5,5,0)0))                                                                     0.000     2.814
| (CHANY:109981 L4 length:4 (5,5,0)-> (5,2,0))                                                              0.119     2.933
| (CHANX:103508 L4 length:4 (6,4,0)-> (9,4,0))                                                              0.119     3.051
| (CHANX:103548 L1 length:1 (7,4,0)-> (7,4,0))                                                              0.061     3.112
| (CHANY:111396 L4 length:4 (7,5,0)-> (7,8,0))                                                              0.119     3.231
| (IPIN:54648 side: (RIGHT,) (7,6,0)0))                                                                     0.101     3.332
| (intra 'bram' routing)                                                                                    0.000     3.332
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A2[0] (RS_TDP36K at (7,5))                       0.000     3.332
data arrival time                                                                                                     3.332

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.085     3.309
data required time                                                                                                    3.309
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.309
data arrival time                                                                                                    -3.332
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -0.023


#Path 75
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                    0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                            0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                             0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                              0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                              0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                              0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                       0.101     2.532
| (intra 'clb' routing)                                                                                     0.085     2.617
genblk1[0].dpram_36x1024_submodule.rce_b.in[1] (.names at (5,5))                                            0.000     2.617
| (primitive '.names' combinational delay)                                                                  0.197     2.814
genblk1[0].dpram_36x1024_submodule.rce_b.out[0] (.names at (5,5))                                           0.000     2.814
| (intra 'clb' routing)                                                                                     0.000     2.814
| (OPIN:53684 side: (RIGHT,) (5,5,0)0))                                                                     0.000     2.814
| (CHANY:109981 L4 length:4 (5,5,0)-> (5,2,0))                                                              0.119     2.933
| (CHANX:103508 L4 length:4 (6,4,0)-> (9,4,0))                                                              0.119     3.051
| (CHANX:103548 L1 length:1 (7,4,0)-> (7,4,0))                                                              0.061     3.112
| (CHANY:111396 L4 length:4 (7,5,0)-> (7,8,0))                                                              0.119     3.231
| (IPIN:54648 side: (RIGHT,) (7,6,0)0))                                                                     0.101     3.332
| (intra 'bram' routing)                                                                                    0.000     3.332
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_A1[0] (RS_TDP36K at (7,5))                       0.000     3.332
data arrival time                                                                                                     3.332

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.081     3.313
data required time                                                                                                    3.313
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.313
data arrival time                                                                                                    -3.332
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -0.019


#Path 76
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[28].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[28].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[28].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 77
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[3].E[0] (dffre at (5,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110049 L4 length:4 (5,6,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:46704 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[3].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[3].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 78
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[8].E[0] (dffre at (5,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110049 L4 length:4 (5,6,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:46704 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[8].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[8].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 79
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[9].E[0] (dffre at (5,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110049 L4 length:4 (5,6,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:46704 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[9].E[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[9].C[0] (dffre at (5,4))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 80
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[10].E[0] (dffre at (5,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110049 L4 length:4 (5,6,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:46704 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[10].E[0] (dffre at (5,4))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[10].C[0] (dffre at (5,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 81
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[13].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[13].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[13].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 82
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[27].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[27].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[27].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 83
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[29].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[29].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[29].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 84
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[31].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[31].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[31].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 85
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[30].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[30].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[30].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 86
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[32].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[32].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[32].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 87
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[33].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (CHANY:110304 L4 length:2 (5,7,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.173
| (IPIN:67958 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.274
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.359
$auto$memory_libmap.cc:2266:execute$3319[33].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.359
data arrival time                                                                                                                                                                                                                                                        3.359

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[33].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.359
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.004


#Path 88
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[24].E[0] (dffre at (8,4) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:109983 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                 0.119     2.933
| (CHANX:102780 L4 length:4 (6,3,0)-> (9,3,0))                                                                                                                                                                                                                 0.119     3.051
| (CHANY:111928 L4 length:4 (8,4,0)-> (8,7,0))                                                                                                                                                                                                                 0.119     3.170
| (IPIN:47004 side: (RIGHT,) (8,4,0)0))                                                                                                                                                                                                                        0.101     3.271
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.356
$auto$memory_libmap.cc:2266:execute$3312[24].E[0] (dffre at (8,4))                                                                                                                                                                                             0.000     3.356
data arrival time                                                                                                                                                                                                                                                        3.356

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[24].C[0] (dffre at (8,4))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.356
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.007


#Path 89
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                    0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                            0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                             0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                              0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                              0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                              0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                       0.101     2.532
| (intra 'clb' routing)                                                                                     0.085     2.617
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names at (5,5))                                            0.000     2.617
| (primitive '.names' combinational delay)                                                                  0.197     2.814
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names at (5,5))                                           0.000     2.814
| (intra 'clb' routing)                                                                                     0.000     2.814
| (OPIN:53669 side: (TOP,) (5,5,0)0))                                                                       0.000     2.814
| (CHANX:104182 L4 length:4 (5,5,0)-> (8,5,0))                                                              0.119     2.933
| (CHANX:104292 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.994
| (CHANY:111363 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     3.054
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.155
| (intra 'bram' routing)                                                                                    0.000     3.155
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B1[0] (RS_TDP36K at (7,5))                       0.000     3.155
data arrival time                                                                                                     3.155

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                          0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.140     3.254
data required time                                                                                                    3.254
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.254
data arrival time                                                                                                    -3.155
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.099


#Path 90
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                    0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                            0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                             0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                              0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                              0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                              0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                       0.101     2.532
| (intra 'clb' routing)                                                                                     0.085     2.617
genblk1[0].dpram_36x1024_submodule.rce_a.in[1] (.names at (5,5))                                            0.000     2.617
| (primitive '.names' combinational delay)                                                                  0.197     2.814
genblk1[0].dpram_36x1024_submodule.rce_a.out[0] (.names at (5,5))                                           0.000     2.814
| (intra 'clb' routing)                                                                                     0.000     2.814
| (OPIN:53669 side: (TOP,) (5,5,0)0))                                                                       0.000     2.814
| (CHANX:104182 L4 length:4 (5,5,0)-> (8,5,0))                                                              0.119     2.933
| (CHANX:104292 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     2.994
| (CHANY:111363 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     3.054
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.155
| (intra 'bram' routing)                                                                                    0.000     3.155
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].REN_B2[0] (RS_TDP36K at (7,5))                       0.000     3.155
data arrival time                                                                                                     3.155

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                          0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3886$auto$memory_libmap.cc:1859:emit_port$3324[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.121     3.273
data required time                                                                                                    3.273
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.273
data arrival time                                                                                                    -3.155
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.118


#Path 91
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[22].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[22].E[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[22].C[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 92
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[2].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[2].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[2].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 93
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[3].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[3].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[3].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 94
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[4].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[4].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[4].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 95
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[5].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[5].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[5].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 96
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[9].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[9].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[9].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 97
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[10].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[10].E[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[10].C[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 98
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[11].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[11].E[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[11].C[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 99
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3319[5].E[0] (dffre at (6,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7960$abc$4190$auto$blifparse.cc:362:parse_blif$4205.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53673 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.000     2.814
| (CHANX:104159 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANY:109596 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANX:104928 L4 length:4 (5,6,0)-> (8,6,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61416 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3319[5].E[0] (dffre at (6,6))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (10,4))                                                                                                                                                                                                                             0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3319[5].C[0] (dffre at (6,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 100
Startpoint: id[0].inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3312[18].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35300 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113032 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:102907 L4 length:3 (10,3,0)-> (8,3,0))                                                                                                                                                                                                                0.119     2.132
| (CHANX:102707 L4 length:4 (8,3,0)-> (5,3,0))                                                                                                                                                                                                                 0.119     2.251
| (CHANY:109488 L4 length:4 (4,4,0)-> (4,7,0))                                                                                                                                                                                                                 0.119     2.370
| (CHANX:104146 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.431
| (IPIN:53710 side: (TOP,) (5,5,0)0))                                                                                                                                                                                                                          0.101     2.532
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.617
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.in[1] (.names at (5,5))                        0.000     2.617
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.814
$abc$8367$techmap$techmap7352$abc$4340$auto$blifparse.cc:362:parse_blif$4376.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$7272_Y.out[0] (.names at (5,5))                       0.000     2.814
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.814
| (OPIN:53685 side: (RIGHT,) (5,5,0)0))                                                                                                                                                                                                                        0.000     2.814
| (CHANY:110143 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:103488 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110784 L4 length:4 (6,5,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:53896 side: (RIGHT,) (6,5,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3312[18].E[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3312[18].C[0] (dffre at (6,5))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#End of timing report
