// Seed: 2887706797
module module_0;
  logic id_1;
  ;
  assign module_2.id_4 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri1 id_6
    , id_9,
    input wire id_7
);
  reg id_10;
  ;
  always id_10 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd94
);
  wire id_1, _id_2;
  wire [id_2 : id_2] id_3;
  reg [-1  ?  1 : ~  -1 : -1] id_4;
  module_0 modCall_1 ();
  logic id_5;
  ;
  `define pp_6 0
  assign id_5 = `pp_6;
  always id_4 <= -1'b0 + -1;
  wor id_7;
  ;
  assign id_7 = 1;
endmodule
