// Seed: 1575784718
module module_0 #(
    parameter id_2 = 32'd56
) (
    input uwire id_0
);
  reg _id_2, id_3, id_4;
  logic [7:0][1] id_5;
  logic id_6;
  final id_4 = 1;
  wire id_7, id_8;
  logic id_9;
  parameter id_10 = 1;
  logic [id_2 : 1] id_11 = -1;
endmodule
program module_1 (
    input tri1 id_0
);
  logic id_2 = 1;
  logic id_3;
  assign id_3 = -1;
  always_latch
  `define pp_4 0
  module_0 modCall_1 (id_0);
  wire id_5;
  wire id_6;
  ;
endprogram
module module_2 (
    output wor id_0,
    input  tri id_1
);
  assign id_0 = id_1 == (-1);
  module_0 modCall_1 (id_1);
  logic id_3;
endmodule
