test_name                                                         ,architecture                          ,verilog              ,exit,max_rss(MiB),exec_time(ms),synthesis_time(ms)
hard_blocks/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm   ,k6_frac_N10_frac_chain_mem32K_40nm.xml,adder_hard_block.v   ,0   ,24.9        ,26.6         ,1.1
hard_blocks/adder_hard_block/k6_frac_N10_frac_chain_mem32K_40nm   ,k6_frac_N10_frac_chain_mem32K_40nm.xml,adder_hard_block.v   ,0   ,24.9        ,26.6         ,1.1
hard_blocks/multiply_hard_block/k6_frac_N10_frac_chain_mem32K_40nm,k6_frac_N10_frac_chain_mem32K_40nm.xml,multiply_hard_block.v,0   ,24.9        ,26.4         ,1.0
