{
  "format_verilog": [
    "path",
    "verible_bin"
  ],
  "__version__": [],
  "_LambdaPath": {
    "__init__": [
      "self"
    ]
  },
  "LambdaPDK": {
    "__init__": [
      "self"
    ]
  },
  "LambdaLibrary": {
    "__init__": [
      "self"
    ]
  },
  "get_pdks": [],
  "get_pdk_names": [],
  "get_libs": [],
  "get_lib_names": [],
  "get_docs_codeurl": [
    "file"
  ],
  "_GF180PDK": {
    "__init__": [
      "self",
      "stackup",
      "libtype"
    ]
  },
  "GF180_3LM_1TM_6K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_6K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_9K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_9K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_11K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_11K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_30K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_3LM_1TM_30K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_6K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_6K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_9K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_9K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_11K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_11K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_30K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_4LM_1TM_30K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_5LM_1TM_9K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_5LM_1TM_9K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_5LM_1TM_11K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_5LM_1TM_11K_9t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_6LM_1TM_9K_7t": {
    "__init__": [
      "self"
    ]
  },
  "GF180_6LM_1TM_9K_9t": {
    "__init__": [
      "self"
    ]
  },
  "_GF180SRAMLibrary": {
    "__init__": [
      "self",
      "config"
    ],
    "__ram_props": [
      "self"
    ],
    "get_ram_width": [
      "self"
    ],
    "get_ram_depth": [
      "self"
    ],
    "get_ram_ports": [
      "self"
    ],
    "get_ram_libcell": [
      "self"
    ]
  },
  "GF180_SRAM_64x8": {
    "__init__": [
      "self"
    ]
  },
  "GF180_SRAM_128x8": {
    "__init__": [
      "self"
    ]
  },
  "GF180_SRAM_256x8": {
    "__init__": [
      "self"
    ]
  },
  "GF180_SRAM_512x8": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_SinglePort": {
    "__init__": [
      "self"
    ]
  },
  "_GF180_MCULibrary": {
    "__init__": [
      "self",
      "libtype",
      "stackup"
    ]
  },
  "GF180_MCU_7T_3LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_7T_4LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_7T_5LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_7T_6LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_9T_3LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_9T_4LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_9T_5LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "GF180_MCU_9T_6LMLibrary": {
    "__init__": [
      "self"
    ]
  },
  "_GF180IOLibrary": {
    "__init__": [
      "self",
      "stackup"
    ]
  },
  "GF180_IO_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180_IO_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180_IO_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovdd_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iocorner_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iotxdiff_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_ioanalog_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_ioinput_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iocut_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovss_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovddio_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovssio_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovdda_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovssa_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iorxdiff_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iobidir_3LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_IO_3LM": {
    "alias": [
      "cls",
      "project"
    ]
  },
  "GF180Lambdalib_la_iovdd_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iocorner_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iotxdiff_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_ioanalog_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_ioinput_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iocut_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovss_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovddio_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovssio_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovdda_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovssa_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iorxdiff_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iobidir_4LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_IO_4LM": {
    "alias": [
      "cls",
      "project"
    ]
  },
  "GF180Lambdalib_la_iovdd_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iocorner_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iotxdiff_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_ioanalog_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_ioinput_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iocut_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovss_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovddio_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovssio_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovdda_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iovssa_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iorxdiff_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_la_iobidir_5LM": {
    "__init__": [
      "self"
    ]
  },
  "GF180Lambdalib_IO_5LM": {
    "alias": [
      "cls",
      "project"
    ]
  },
  "ASAP7PDK": {
    "__init__": [
      "self"
    ]
  },
  "FakePLL7Library": {
    "__init__": [
      "self"
    ]
  },
  "FakePLL7Lambdalib_la_pll": {
    "__init__": [
      "self"
    ]
  },
  "_FakeRAM7Library": {
    "__init__": [
      "self",
      "config"
    ],
    "__ram_props": [
      "self"
    ],
    "get_ram_width": [
      "self"
    ],
    "get_ram_depth": [
      "self"
    ],
    "get_ram_ports": [
      "self"
    ],
    "get_ram_libcell": [
      "self"
    ]
  },
  "FakeRAM7_tdp_64x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_64x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_64x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_128x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_128x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_128x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_256x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_256x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_256x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_256x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_256x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_256x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_512x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_512x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_512x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_512x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_512x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_512x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_512x128": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_512x128": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_512x128": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_1024x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_1024x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_1024x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_1024x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_1024x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_1024x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_2048x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_2048x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_2048x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_2048x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_2048x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_2048x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_4096x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_4096x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_4096x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_4096x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_4096x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_4096x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_8192x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_8192x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_8192x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_tdp_8192x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_dp_8192x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7_sp_8192x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7Lambdalib_SinglePort": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7Lambdalib_DoublePort": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM7Lambdalib_TrueDoublePort": {
    "__init__": [
      "self"
    ]
  },
  "FakeKit7Library": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Library": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iovdd": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iopoc": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iocorner": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iotxdiff": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_ioanalog": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_ioinput": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iocut": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iovss": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iovddio": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iovssio": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iovdda": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iovssa": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_ioclamp": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iorxdiff": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_la_iobidir": {
    "__init__": [
      "self"
    ]
  },
  "FakeIO7Lambdalib_IO": {
    "alias": [
      "cls",
      "project"
    ]
  },
  "_ASAP7SC7p5Base": {
    "__init__": [
      "self",
      "vt",
      "suffix"
    ]
  },
  "ASAP7SC7p5RVT": {
    "__init__": [
      "self"
    ]
  },
  "ASAP7SC7p5LVT": {
    "__init__": [
      "self"
    ]
  },
  "ASAP7SC7p5SLVT": {
    "__init__": [
      "self"
    ]
  },
  "pdk_rev": [],
  "_IHP130Path": {
    "__init__": [
      "self"
    ]
  },
  "IHP130PDK": {
    "__init__": [
      "self"
    ]
  },
  "_IHP130SRAMLibrary": {
    "__init__": [
      "self",
      "config"
    ],
    "__ram_props": [
      "self"
    ],
    "get_ram_width": [
      "self"
    ],
    "get_ram_depth": [
      "self"
    ],
    "get_ram_ports": [
      "self"
    ],
    "get_ram_libcell": [
      "self"
    ]
  },
  "IHP130_SRAM_1024x64": {
    "__init__": [
      "self"
    ]
  },
  "IHP130_SRAM_2048x64": {
    "__init__": [
      "self"
    ]
  },
  "IHP130_SRAM_256x48": {
    "__init__": [
      "self"
    ]
  },
  "IHP130_SRAM_256x64": {
    "__init__": [
      "self"
    ]
  },
  "IHP130_SRAM_512x64": {
    "__init__": [
      "self"
    ]
  },
  "IHP130_SRAM_64x64": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_SinglePort": {
    "__init__": [
      "self"
    ]
  },
  "_IHP130_IOLibrary": {
    "__init__": [
      "self",
      "voltage"
    ]
  },
  "IHP130_IO_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130_IO_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovdd_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iocorner_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iotxdiff_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_ioanalog_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_ioinput_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovss_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovddio_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovssio_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovdda_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovssa_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iorxdiff_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iobidir_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130LambdaLib_IO_1p2": {
    "alias": [
      "cls",
      "project"
    ]
  },
  "IHP130Lambdalib_la_iovdd_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iocorner_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iotxdiff_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_ioanalog_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_ioinput_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovss_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovddio_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovssio_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovdda_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iovssa_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iorxdiff_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130Lambdalib_la_iobidir_1p5": {
    "__init__": [
      "self"
    ]
  },
  "IHP130LambdaLib_IO_1p5": {
    "alias": [
      "cls",
      "project"
    ]
  },
  "_IHP130StdCell": {
    "__init__": [
      "self",
      "voltage"
    ]
  },
  "IHP130StdCell_1p2": {
    "__init__": [
      "self"
    ]
  },
  "IHP130StdCell_1p5": {
    "__init__": [
      "self"
    ]
  },
  "_Interposer": {
    "__init__": [
      "self",
      "stackup"
    ]
  },
  "Interposer_3ML_0400": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_3ML_0800": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_3ML_2000": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_3ML_0400_2000": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_4ML_0400": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_4ML_0800": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_4ML_2000": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_4ML_0400_2000": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_5ML_0400": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_5ML_0800": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_5ML_2000": {
    "__init__": [
      "self"
    ]
  },
  "Interposer_5ML_0400_2000": {
    "__init__": [
      "self"
    ]
  },
  "template_dir": [],
  "jinja2_env": [],
  "LICENSE": [],
  "__get_gds_type_name": [
    "gds_type"
  ],
  "make_metal_layer": [
    "name",
    "gds_mapping",
    "direction",
    "min_width",
    "min_spacing",
    "resistance_per_um",
    "capacitance_per_um",
    "max_width"
  ],
  "make_cut_layer": [
    "name",
    "gds_mapping",
    "width",
    "min_spacing",
    "enclosure_bot",
    "enclosure_top",
    "resistance_per_cut"
  ],
  "build_tech": [
    "layer_count",
    "name",
    "width"
  ],
  "build_layermap": [
    "tech",
    "path"
  ],
  "build_openroad_pex": [
    "tech",
    "path"
  ],
  "build_klayout_drc": [
    "tech",
    "path"
  ],
  "build_klayout_layer_properties": [
    "tech",
    "path"
  ],
  "build_lef": [
    "tech",
    "path"
  ],
  "build_openroad_fill": [
    "tech",
    "path"
  ],
  "build_readme": [
    "stackups"
  ],
  "BumpLibrary": {
    "__init__": [
      "self"
    ]
  },
  "FreePDK45PDK": {
    "__init__": [
      "self"
    ]
  },
  "_FakeRAM45Library": {
    "__init__": [
      "self",
      "config"
    ],
    "__ram_props": [
      "self"
    ],
    "get_ram_width": [
      "self"
    ],
    "get_ram_depth": [
      "self"
    ],
    "get_ram_ports": [
      "self"
    ],
    "get_ram_libcell": [
      "self"
    ]
  },
  "FakeRAM45_64x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM45_128x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM45_256x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM45_256x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM45_512x32": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM45_512x64": {
    "__init__": [
      "self"
    ]
  },
  "FakeRAM45Lambdalib_SinglePort": {
    "__init__": [
      "self"
    ]
  },
  "Nangate45": {
    "__init__": [
      "self"
    ]
  },
  "Sky130PDK": {
    "__init__": [
      "self"
    ]
  },
  "Sky130_SRAM_64x256": {
    "__init__": [
      "self"
    ],
    "__ram_props": [
      "self"
    ],
    "get_ram_width": [
      "self"
    ],
    "get_ram_depth": [
      "self"
    ],
    "get_ram_ports": [
      "self"
    ],
    "get_ram_libcell": [
      "self"
    ]
  },
  "Sky130Lambdalib_SinglePort": {
    "__init__": [
      "self"
    ]
  },
  "_Sky130_SCLibrary": {
    "__init__": [
      "self",
      "libtype",
      "slow_v"
    ]
  },
  "Sky130_SCHDLibrary": {
    "__init__": [
      "self"
    ]
  },
  "Sky130_SCHDLLLibrary": {
    "__init__": [
      "self"
    ]
  },
  "Sky130_IOLibrary": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_ioanalog": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iobidir": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_ioclamp": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iocorner": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_ioinput": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iorxdiff": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iotxdiff": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iovdd": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iovdda": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iovddio": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iovss": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iovssa": {
    "__init__": [
      "self"
    ]
  },
  "Sky130Lambdalib_la_iovssio": {
    "__init__": [
      "self"
    ]
  },
  "Sky130LambdaLib_IO": {
    "alias": [
      "cls",
      "project"
    ]
  }
}