Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 21:38:20 2022
| Host         : Eliana-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (7)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: fsmMod/timerClock/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.608        0.000                      0                 1377        0.152        0.000                      0                 1377        4.500        0.000                       0                   531  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.608        0.000                      0                 1377        0.152        0.000                      0                 1377        4.500        0.000                       0                   531  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.913ns (31.745%)  route 6.263ns (68.255%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 f  fsmMod/al/n1_carry__2/O[1]
                         net (fo=2, routed)           0.849    11.730    fsmMod/al/n1_carry__2_n_6
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.306    12.036 f  fsmMod/al/M_seqDis1_q[0]_i_5/O
                         net (fo=3, routed)           0.979    13.015    fsmMod/al/M_seqDis1_q[0]_i_5_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fsmMod/al/M_stateList_q[4]_i_13/O
                         net (fo=2, routed)           0.297    13.436    fsmMod/al/M_stateList_q_reg[0]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.560 r  fsmMod/al/M_stateList_q[4]_i_3/O
                         net (fo=1, routed)           0.154    13.714    fsmMod/al/M_stateList_q[4]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.124    13.838 r  fsmMod/al/M_stateList_q[4]_i_1/O
                         net (fo=5, routed)           0.488    14.327    fsmMod/M_stateList_d
    SLICE_X7Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.510    14.915    fsmMod/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.934    fsmMod/M_stateList_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 2.913ns (32.044%)  route 6.178ns (67.956%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 f  fsmMod/al/n1_carry__2/O[1]
                         net (fo=2, routed)           0.849    11.730    fsmMod/al/n1_carry__2_n_6
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.306    12.036 f  fsmMod/al/M_seqDis1_q[0]_i_5/O
                         net (fo=3, routed)           0.979    13.015    fsmMod/al/M_seqDis1_q[0]_i_5_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fsmMod/al/M_stateList_q[4]_i_13/O
                         net (fo=2, routed)           0.297    13.436    fsmMod/al/M_stateList_q_reg[0]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.560 r  fsmMod/al/M_stateList_q[4]_i_3/O
                         net (fo=1, routed)           0.154    13.714    fsmMod/al/M_stateList_q[4]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.124    13.838 r  fsmMod/al/M_stateList_q[4]_i_1/O
                         net (fo=5, routed)           0.403    14.241    fsmMod/M_stateList_d
    SLICE_X5Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.510    14.915    fsmMod/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.934    fsmMod/M_stateList_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 2.913ns (32.044%)  route 6.178ns (67.956%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 f  fsmMod/al/n1_carry__2/O[1]
                         net (fo=2, routed)           0.849    11.730    fsmMod/al/n1_carry__2_n_6
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.306    12.036 f  fsmMod/al/M_seqDis1_q[0]_i_5/O
                         net (fo=3, routed)           0.979    13.015    fsmMod/al/M_seqDis1_q[0]_i_5_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fsmMod/al/M_stateList_q[4]_i_13/O
                         net (fo=2, routed)           0.297    13.436    fsmMod/al/M_stateList_q_reg[0]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.560 r  fsmMod/al/M_stateList_q[4]_i_3/O
                         net (fo=1, routed)           0.154    13.714    fsmMod/al/M_stateList_q[4]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.124    13.838 r  fsmMod/al/M_stateList_q[4]_i_1/O
                         net (fo=5, routed)           0.403    14.241    fsmMod/M_stateList_d
    SLICE_X5Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.510    14.915    fsmMod/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.934    fsmMod/M_stateList_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 2.913ns (32.187%)  route 6.137ns (67.813%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 f  fsmMod/al/n1_carry__2/O[1]
                         net (fo=2, routed)           0.849    11.730    fsmMod/al/n1_carry__2_n_6
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.306    12.036 f  fsmMod/al/M_seqDis1_q[0]_i_5/O
                         net (fo=3, routed)           0.979    13.015    fsmMod/al/M_seqDis1_q[0]_i_5_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fsmMod/al/M_stateList_q[4]_i_13/O
                         net (fo=2, routed)           0.297    13.436    fsmMod/al/M_stateList_q_reg[0]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.560 r  fsmMod/al/M_stateList_q[4]_i_3/O
                         net (fo=1, routed)           0.154    13.714    fsmMod/al/M_stateList_q[4]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.124    13.838 r  fsmMod/al/M_stateList_q[4]_i_1/O
                         net (fo=5, routed)           0.362    14.201    fsmMod/M_stateList_d
    SLICE_X4Y34          FDRE                                         r  fsmMod/M_stateList_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.511    14.916    fsmMod/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  fsmMod/M_stateList_q_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X4Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.935    fsmMod/M_stateList_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 2.913ns (32.187%)  route 6.137ns (67.813%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 f  fsmMod/al/n1_carry__2/O[1]
                         net (fo=2, routed)           0.849    11.730    fsmMod/al/n1_carry__2_n_6
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.306    12.036 f  fsmMod/al/M_seqDis1_q[0]_i_5/O
                         net (fo=3, routed)           0.979    13.015    fsmMod/al/M_seqDis1_q[0]_i_5_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fsmMod/al/M_stateList_q[4]_i_13/O
                         net (fo=2, routed)           0.297    13.436    fsmMod/al/M_stateList_q_reg[0]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.124    13.560 r  fsmMod/al/M_stateList_q[4]_i_3/O
                         net (fo=1, routed)           0.154    13.714    fsmMod/al/M_stateList_q[4]_i_3_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.124    13.838 r  fsmMod/al/M_stateList_q[4]_i_1/O
                         net (fo=5, routed)           0.362    14.201    fsmMod/M_stateList_d
    SLICE_X5Y34          FDRE                                         r  fsmMod/M_stateList_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.511    14.916    fsmMod/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  fsmMod/M_stateList_q_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X5Y34          FDRE (Setup_fdre_C_CE)      -0.205    14.935    fsmMod/M_stateList_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.913ns (31.580%)  route 6.311ns (68.420%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.881 f  fsmMod/al/n1_carry__2/O[1]
                         net (fo=2, routed)           0.849    11.730    fsmMod/al/n1_carry__2_n_6
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.306    12.036 f  fsmMod/al/M_seqDis1_q[0]_i_5/O
                         net (fo=3, routed)           0.979    13.015    fsmMod/al/M_seqDis1_q[0]_i_5_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.124    13.139 r  fsmMod/al/M_stateList_q[4]_i_13/O
                         net (fo=2, routed)           0.416    13.555    fsmMod/al_n_23
    SLICE_X7Y34          LUT6 (Prop_lut6_I4_O)        0.124    13.679 r  fsmMod/M_stateList_q[2]_i_2/O
                         net (fo=1, routed)           0.571    14.251    fsmMod/al/M_stateList_q_reg[2]
    SLICE_X7Y33          LUT6 (Prop_lut6_I0_O)        0.124    14.375 r  fsmMod/al/M_stateList_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.375    fsmMod/al_n_1
    SLICE_X7Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.510    14.915    fsmMod/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  fsmMod/M_stateList_q_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031    15.170    fsmMod/M_stateList_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_seed_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 3.054ns (34.024%)  route 5.922ns (65.976%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.797 f  fsmMod/al/n1_carry__2/O[2]
                         net (fo=2, routed)           0.723    11.520    fsmMod/al/n1_carry__2_n_5
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.301    11.821 f  fsmMod/al/M_seqDis1_q[0]_i_6/O
                         net (fo=3, routed)           0.837    12.658    fsmMod/al/M_seqDis1_q[0]_i_6_n_0
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.152    12.810 f  fsmMod/al/M_seqDis1_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.965    fsmMod/al/M_seqDis1_q[0]_i_4_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.326    13.291 f  fsmMod/al/M_seqDis1_q[0]_i_2/O
                         net (fo=6, routed)           0.712    14.002    fsmMod/al/M_seqDis3_q_reg[4]
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    14.126 r  fsmMod/al/M_seed_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.126    fsmMod/M_seed_d[0]
    SLICE_X5Y35          FDRE                                         r  fsmMod/M_seed_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.512    14.917    fsmMod/clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  fsmMod/M_seed_q_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.029    15.170    fsmMod/M_seed_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_seqDis3_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 3.054ns (34.022%)  route 5.922ns (65.978%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.797 f  fsmMod/al/n1_carry__2/O[2]
                         net (fo=2, routed)           0.723    11.520    fsmMod/al/n1_carry__2_n_5
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.301    11.821 f  fsmMod/al/M_seqDis1_q[0]_i_6/O
                         net (fo=3, routed)           0.837    12.658    fsmMod/al/M_seqDis1_q[0]_i_6_n_0
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.152    12.810 f  fsmMod/al/M_seqDis1_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.965    fsmMod/al/M_seqDis1_q[0]_i_4_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.326    13.291 f  fsmMod/al/M_seqDis1_q[0]_i_2/O
                         net (fo=6, routed)           0.712    14.003    fsmMod/al/M_seqDis3_q_reg[4]
    SLICE_X7Y38          LUT5 (Prop_lut5_I1_O)        0.124    14.127 r  fsmMod/al/M_seqDis3_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.127    fsmMod/al_n_33
    SLICE_X7Y38          FDRE                                         r  fsmMod/M_seqDis3_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.514    14.919    fsmMod/clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  fsmMod/M_seqDis3_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)        0.029    15.172    fsmMod/M_seqDis3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_seqDis1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.889ns  (logic 3.054ns (34.355%)  route 5.835ns (65.645%))
  Logic Levels:           13  (CARRY4=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.797 f  fsmMod/al/n1_carry__2/O[2]
                         net (fo=2, routed)           0.723    11.520    fsmMod/al/n1_carry__2_n_5
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.301    11.821 f  fsmMod/al/M_seqDis1_q[0]_i_6/O
                         net (fo=3, routed)           0.837    12.658    fsmMod/al/M_seqDis1_q[0]_i_6_n_0
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.152    12.810 f  fsmMod/al/M_seqDis1_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.965    fsmMod/al/M_seqDis1_q[0]_i_4_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.326    13.291 f  fsmMod/al/M_seqDis1_q[0]_i_2/O
                         net (fo=6, routed)           0.625    13.916    fsmMod/al/M_seqDis3_q_reg[4]
    SLICE_X9Y39          LUT4 (Prop_lut4_I0_O)        0.124    14.040 r  fsmMod/al/M_seqDis1_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.040    fsmMod/al_n_28
    SLICE_X9Y39          FDRE                                         r  fsmMod/M_seqDis1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.448    14.853    fsmMod/clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  fsmMod/M_seqDis1_q_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)        0.032    15.123    fsmMod/M_seqDis1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 fsmMod/M_seqDis2_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_stateList_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 3.054ns (34.184%)  route 5.880ns (65.816%))
  Logic Levels:           13  (CARRY4=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.566     5.150    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  fsmMod/M_seqDis2_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  fsmMod/M_seqDis2_q_reg[2]/Q
                         net (fo=7, routed)           0.897     6.566    fsmMod/al/M_seqDis1_q_reg[10]_0[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     6.690 r  fsmMod/al/M_seqDis2_q[14]_i_9/O
                         net (fo=1, routed)           0.571     7.261    fsmMod/al/M_seqDis2_q[14]_i_9_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124     7.385 r  fsmMod/al/M_seqDis2_q[14]_i_6/O
                         net (fo=8, routed)           0.716     8.101    fsmMod/al/M_seqDis2_q_reg[14]_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I4_O)        0.124     8.225 f  fsmMod/al/M_seqDis2_q[14]_i_3/O
                         net (fo=13, routed)          0.458     8.683    fsmMod/al/M_seqDis2_q_reg[2]
    SLICE_X9Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.807 r  fsmMod/al/M_seqDis1_q[1]_i_3/O
                         net (fo=2, routed)           0.416     9.223    fsmMod/al/M_seqDis1_q[1]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I2_O)        0.124     9.347 r  fsmMod/al/n1_carry__0_i_5/O
                         net (fo=1, routed)           0.436     9.784    fsmMod/al/n1_carry__0_i_5_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I5_O)        0.124     9.908 r  fsmMod/al/n1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.908    fsmMod/al/n1_carry__0_i_3_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.441 r  fsmMod/al/n1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    fsmMod/al/n1_carry__0_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.558 r  fsmMod/al/n1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.558    fsmMod/al/n1_carry__1_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.797 f  fsmMod/al/n1_carry__2/O[2]
                         net (fo=2, routed)           0.723    11.520    fsmMod/al/n1_carry__2_n_5
    SLICE_X10Y34         LUT4 (Prop_lut4_I1_O)        0.301    11.821 f  fsmMod/al/M_seqDis1_q[0]_i_6/O
                         net (fo=3, routed)           0.837    12.658    fsmMod/al/M_seqDis1_q[0]_i_6_n_0
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.152    12.810 f  fsmMod/al/M_seqDis1_q[0]_i_4/O
                         net (fo=1, routed)           0.154    12.965    fsmMod/al/M_seqDis1_q[0]_i_4_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I3_O)        0.326    13.291 f  fsmMod/al/M_seqDis1_q[0]_i_2/O
                         net (fo=6, routed)           0.670    13.960    fsmMod/al/M_seqDis3_q_reg[4]
    SLICE_X5Y34          LUT6 (Prop_lut6_I1_O)        0.124    14.084 r  fsmMod/al/M_stateList_q[4]_i_2/O
                         net (fo=1, routed)           0.000    14.084    fsmMod/al_n_0
    SLICE_X5Y34          FDRE                                         r  fsmMod/M_stateList_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         1.511    14.916    fsmMod/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  fsmMod/M_stateList_q_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    15.171    fsmMod/M_stateList_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  1.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.561     1.505    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X13Y33         FDSE                                         r  fsmMod/pngen/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  fsmMod/pngen/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.099     1.745    fsmMod/pngen/M_x_q[30]
    SLICE_X12Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.790 r  fsmMod/pngen/M_w_q[30]_i_2/O
                         net (fo=1, routed)           0.000     1.790    fsmMod/pngen/M_w_q[30]_i_2_n_0
    SLICE_X12Y33         FDRE                                         r  fsmMod/pngen/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.829     2.019    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  fsmMod/pngen/M_w_q_reg[30]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.120     1.638    fsmMod/pngen/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_x_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_w_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.563     1.507    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X15Y37         FDSE                                         r  fsmMod/pngen/M_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  fsmMod/pngen/M_x_q_reg[16]/Q
                         net (fo=4, routed)           0.111     1.759    fsmMod/pngen/M_x_q[16]
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.804 r  fsmMod/pngen/M_w_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.804    fsmMod/pngen/M_w_q[27]_i_1_n_0
    SLICE_X14Y37         FDRE                                         r  fsmMod/pngen/M_w_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.832     2.022    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X14Y37         FDRE                                         r  fsmMod/pngen/M_w_q_reg[27]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X14Y37         FDRE (Hold_fdre_C_D)         0.120     1.640    fsmMod/pngen/M_w_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.566     1.510    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  fsmMod/pngen/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  fsmMod/pngen/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.117     1.768    fsmMod/pngen/M_x_q[26]
    SLICE_X10Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.813 r  fsmMod/pngen/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.813    fsmMod/pngen/M_w_q[26]_i_1_n_0
    SLICE_X10Y42         FDSE                                         r  fsmMod/pngen/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.835     2.025    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X10Y42         FDSE                                         r  fsmMod/pngen/M_w_q_reg[26]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X10Y42         FDSE (Hold_fdse_C_D)         0.121     1.646    fsmMod/pngen/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_x_q_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.565     1.509    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X11Y42         FDSE                                         r  fsmMod/pngen/M_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  fsmMod/pngen/M_x_q_reg[10]/Q
                         net (fo=4, routed)           0.115     1.765    fsmMod/pngen/M_x_q[10]
    SLICE_X10Y42         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  fsmMod/pngen/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.810    fsmMod/pngen/M_w_q[21]_i_1_n_0
    SLICE_X10Y42         FDSE                                         r  fsmMod/pngen/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.835     2.025    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X10Y42         FDSE                                         r  fsmMod/pngen/M_w_q_reg[21]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X10Y42         FDSE (Hold_fdse_C_D)         0.121     1.643    fsmMod/pngen/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_x_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.708%)  route 0.126ns (40.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.563     1.507    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  fsmMod/pngen/M_x_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsmMod/pngen/M_x_q_reg[27]/Q
                         net (fo=2, routed)           0.126     1.773    fsmMod/pngen/M_x_q[27]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  fsmMod/pngen/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.818    fsmMod/pngen/M_w_q[19]_i_1_n_0
    SLICE_X14Y35         FDRE                                         r  fsmMod/pngen/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.831     2.021    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  fsmMod/pngen/M_w_q_reg[19]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.121     1.642    fsmMod/pngen/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/M_seq_round2_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.743%)  route 0.148ns (44.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.565     1.509    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X11Y40         FDRE                                         r  fsmMod/pngen/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  fsmMod/pngen/M_w_q_reg[9]/Q
                         net (fo=6, routed)           0.148     1.797    fsmMod/pngen/M_pngen_num[9]
    SLICE_X8Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.842 r  fsmMod/pngen/M_seq_round2_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    fsmMod/M_seq_round2_d[1]
    SLICE_X8Y40          FDRE                                         r  fsmMod/M_seq_round2_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.835     2.025    fsmMod/clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  fsmMod/M_seq_round2_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121     1.666    fsmMod/M_seq_round2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_y_q_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_x_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.565     1.509    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X13Y40         FDSE                                         r  fsmMod/pngen/M_y_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  fsmMod/pngen/M_y_q_reg[14]/Q
                         net (fo=1, routed)           0.113     1.763    fsmMod/pngen/M_y_q[14]
    SLICE_X13Y40         FDRE                                         r  fsmMod/pngen/M_x_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.835     2.025    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X13Y40         FDRE                                         r  fsmMod/pngen/M_x_q_reg[14]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.075     1.584    fsmMod/pngen/M_x_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_y_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_x_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.565     1.509    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  fsmMod/pngen/M_y_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  fsmMod/pngen/M_y_q_reg[28]/Q
                         net (fo=1, routed)           0.113     1.763    fsmMod/pngen/M_y_q[28]
    SLICE_X11Y41         FDRE                                         r  fsmMod/pngen/M_x_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.835     2.025    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  fsmMod/pngen/M_x_q_reg[28]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.075     1.584    fsmMod/pngen/M_x_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_y_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_x_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.563     1.507    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  fsmMod/pngen/M_y_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fsmMod/pngen/M_y_q_reg[24]/Q
                         net (fo=1, routed)           0.113     1.761    fsmMod/pngen/M_y_q[24]
    SLICE_X13Y37         FDRE                                         r  fsmMod/pngen/M_x_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.832     2.022    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  fsmMod/pngen/M_x_q_reg[24]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.075     1.582    fsmMod/pngen/M_x_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 fsmMod/pngen/M_y_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsmMod/pngen/M_x_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.562     1.506    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  fsmMod/pngen/M_y_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  fsmMod/pngen/M_y_q_reg[8]/Q
                         net (fo=1, routed)           0.083     1.753    fsmMod/pngen/M_y_q[8]
    SLICE_X11Y35         FDRE                                         r  fsmMod/pngen/M_x_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=530, routed)         0.831     2.021    fsmMod/pngen/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  fsmMod/pngen/M_x_q_reg[8]/C
                         clock pessimism             -0.502     1.519    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.055     1.574    fsmMod/pngen/M_x_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34    L_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y38    btn_cond_b1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    btn_cond_b1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40    btn_cond_b1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    btn_cond_b1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    btn_cond_b2/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    btn_cond_b2/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    btn_cond_b2/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y23    btn_cond_b2/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    fsmMod/M_user_input2_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    fsmMod/M_user_input2_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    fsmMod/M_user_input2_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y44    fsmMod/M_user_input2_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    fsmMod/M_user_input2_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    fsmMod/M_user_input3_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    fsmMod/M_user_input3_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    fsmMod/M_user_input3_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    fsmMod/M_user_input3_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    fsmMod/M_user_input3_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    btn_cond_b2/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    btn_cond_b2/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    btn_cond_b2/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    btn_cond_b2/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    btn_cond_b2/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y23    btn_cond_b2/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    btn_cond_b4/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    btn_cond_b4/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    btn_cond_b4/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    btn_cond_b4/M_ctr_q_reg[13]/C



