INFO-FLOW: Workspace C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1 opened at Wed Nov 03 17:12:05 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.206 sec.
Command     ap_source done; 0.207 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.093 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.146 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.478 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.999 sec.
Execute   set_part xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.164 sec.
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.49 sec.
Execute   create_clock -period 10 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'top_matchedfilter.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top_matchedfilter.cpp as C++
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       is_encrypted top_matchedfilter.cpp 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "top_matchedfilter.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E top_matchedfilter.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp
Command       clang done; 2.64 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.926 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp"  -o "C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/useless.bc
Command       clang done; 2.249 sec.
INFO-FLOW: Done: GCC PP time: 5.8 seconds per iteration
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp std=gnu++98 -directive=C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.762 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp std=gnu++98 -directive=C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.71 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/xilinx-dataflow-lawyer.top_matchedfilter.pp.0.cpp.diag.yml C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/xilinx-dataflow-lawyer.top_matchedfilter.pp.0.cpp.out.log 2> C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/xilinx-dataflow-lawyer.top_matchedfilter.pp.0.cpp.err.log 
Command       ap_eval done; 0.718 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/tidy-3.1.top_matchedfilter.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/tidy-3.1.top_matchedfilter.pp.0.cpp.out.log 2> C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/tidy-3.1.top_matchedfilter.pp.0.cpp.err.log 
Command         ap_eval done; 1.702 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/xilinx-legacy-rewriter.top_matchedfilter.pp.0.cpp.out.log 2> C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/xilinx-legacy-rewriter.top_matchedfilter.pp.0.cpp.err.log 
Command         ap_eval done; 0.524 sec.
Command       tidy_31 done; 2.316 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.518 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.bc
Command       clang done; 2.283 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/top_matchedfilter.g.bc -hls-opt -except-internalize matmul -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 3.627 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 929.043 ; gain = 835.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 929.043 ; gain = 835.559
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.pp.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.324 sec.
Execute         llvm-ld C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.992 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.0.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.191 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 929.043 ; gain = 835.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.1.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'DiagMatMul' (top_matchedfilter.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'DiagMatMul' (top_matchedfilter.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag.1' into 'matmul' (top_matchedfilter.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real.1' into 'matmul' (top_matchedfilter.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (top_matchedfilter.cpp:60) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (top_matchedfilter.cpp:63) automatically.
Command         transform done; 0.217 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 929.043 ; gain = 835.559
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.g.1.bc to C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.1.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'matmul_loop_1' (top_matchedfilter.cpp:5) in function 'DiagMatMul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'matmul_loop_2' (top_matchedfilter.cpp:8) in function 'DiagMatMul' completely with a factor of 1024.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_real'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'rxmat._M_imag'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_real'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'xmat._M_imag'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real' (top_matchedfilter.cpp:36) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag' (top_matchedfilter.cpp:36) in dimension 1 with a block factor 4.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'matmul_.preheader120' into 'matmul' automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (top_matchedfilter.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (top_matchedfilter.cpp:52) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.0' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.1' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.2' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.3' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.0' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.1' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.2' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.3' in function 'matmul_.preheader122' (top_matchedfilter.cpp:29:29).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_real.0' in function 'matmul' (top_matchedfilter.cpp:33:28).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'xmat._M_imag.0' in function 'matmul' (top_matchedfilter.cpp:33:28).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.0' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.1' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.2' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_real.3' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.0' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.1' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.2' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'mulOut._M_imag.3' in function 'matmul' (top_matchedfilter.cpp:36:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.0' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.1' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.2' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.3' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.0' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.1' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.2' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.3' in function 'matmul' (top_matchedfilter.cpp:49:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[0]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[1]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[2]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_real[3]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[0]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[1]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[2]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C._M_imag[3]' in function 'DiagMatMul' (top_matchedfilter.cpp:11:3).
Command         transform done; 24.021 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-602] Inlining function 'matmul_.preheader122' into 'matmul' automatically.
Command         transform done; 6.564 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 929.043 ; gain = 835.559
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.2.bc -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>' to 'operator*<float>' 
WARNING: [XFORM 203-631] Renaming function 'std::complex<float>::operator+=<float>' to 'operator+=<float>' 
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_real.0' (top_matchedfilter.cpp:29:29)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_imag.0' (top_matchedfilter.cpp:29:29)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_real.0' (top_matchedfilter.cpp:33:28)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_imag.0' (top_matchedfilter.cpp:33:28)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_imag.0' (top_matchedfilter.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'rxmat._M_real.0' (top_matchedfilter.cpp:52:4)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_imag.0' (top_matchedfilter.cpp:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'xmat._M_real.0' (top_matchedfilter.cpp:63:4)
INFO: [HLS 200-472] Inferring partial write operation for 'mulOut._M_real.0' (top_matchedfilter.cpp:36:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mulOut._M_imag.0' (top_matchedfilter.cpp:36:17)
INFO: [HLS 200-472] Inferring partial write operation for 'C._M_real[0]' (top_matchedfilter.cpp:11:3)
Command         transform done; 21.072 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 929.043 ; gain = 835.559
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 53.634 sec.
Command     elaborate done; 72.048 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
Execute       ap_set_top_model matmul 
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>' to 'operator_mul_float'.
WARNING: [SYN 201-103] Legalizing function name 'operator+=<float>' to 'operator_add_assign_float'.
Execute       get_model_list matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model matmul 
Execute       preproc_iomode -model DiagMatMul 
Execute       preproc_iomode -model operator+=<float> 
Execute       preproc_iomode -model operator*<float> 
Execute       get_model_list matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: operator*<float> operator+=<float> DiagMatMul matmul
INFO-FLOW: Configuring Module : operator*<float> ...
Execute       set_default_model operator*<float> 
Execute       apply_spec_resource_limit operator*<float> 
INFO-FLOW: Configuring Module : operator+=<float> ...
Execute       set_default_model operator+=<float> 
Execute       apply_spec_resource_limit operator+=<float> 
INFO-FLOW: Configuring Module : DiagMatMul ...
Execute       set_default_model DiagMatMul 
Execute       apply_spec_resource_limit DiagMatMul 
INFO-FLOW: Configuring Module : matmul ...
Execute       set_default_model matmul 
Execute       apply_spec_resource_limit matmul 
INFO-FLOW: Model list for preprocess: operator*<float> operator+=<float> DiagMatMul matmul
INFO-FLOW: Preprocessing Module: operator*<float> ...
Execute       set_default_model operator*<float> 
Execute       cdfg_preprocess -model operator*<float> 
Execute       rtl_gen_preprocess operator*<float> 
INFO-FLOW: Preprocessing Module: operator+=<float> ...
Execute       set_default_model operator+=<float> 
Execute       cdfg_preprocess -model operator+=<float> 
Execute       rtl_gen_preprocess operator+=<float> 
INFO-FLOW: Preprocessing Module: DiagMatMul ...
Execute       set_default_model DiagMatMul 
Execute       cdfg_preprocess -model DiagMatMul 
Command       cdfg_preprocess done; 3.197 sec.
Execute       rtl_gen_preprocess DiagMatMul 
INFO-FLOW: Preprocessing Module: matmul ...
Execute       set_default_model matmul 
Execute       cdfg_preprocess -model matmul 
Execute       rtl_gen_preprocess matmul 
INFO-FLOW: Model list for synthesis: operator*<float> operator+=<float> DiagMatMul matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator*<float> 
Execute       schedule -model operator*<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 78.924 seconds; current allocated memory: 263.904 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_mul_float.verbose.sched.rpt 
Execute       db_write -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_mul_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator*<float>.
Execute       set_default_model operator*<float> 
Execute       bind -model operator*<float> 
BIND OPTION: model=operator*<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 264.000 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_mul_float.verbose.bind.rpt 
Execute       db_write -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_mul_float.bind.adb -f 
INFO-FLOW: Finish binding operator*<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_add_assign_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model operator+=<float> 
Execute       schedule -model operator+=<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator+=<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 264.152 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_add_assign_float.verbose.sched.rpt 
Execute       db_write -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_add_assign_float.sched.adb -f 
INFO-FLOW: Finish scheduling operator+=<float>.
Execute       set_default_model operator+=<float> 
Execute       bind -model operator+=<float> 
BIND OPTION: model=operator+=<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 264.213 MB.
Execute       syn_report -verbosereport -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_add_assign_float.verbose.bind.rpt 
Execute       db_write -o C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/.autopilot/db/operator_add_assign_float.bind.adb -f 
INFO-FLOW: Finish binding operator+=<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DiagMatMul 
Execute       schedule -model DiagMatMul 
INFO-FLOW: Workspace C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1 opened at Thu Nov 04 15:51:20 +0530 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.153 sec.
Command     ap_source done; 0.154 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu28dr-ffvg1517-2-e 
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data single -quiet 
Command       ap_part_info done; 1.134 sec.
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu28dr:-ffvg1517:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute         ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
Execute       ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.445 sec.
Execute     ap_part_info -data single -name xczu28dr-ffvg1517-2-e 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data resources 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 53160} {LUT 425280} {FF 850560} {DSP48E 4272} {BRAM 2160} {URAM 80} 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.853 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/testbench_matchedfilter.cpp 
Execute     is_xip C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/testbench_matchedfilter.cpp 
Execute     is_encrypted C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter.h 
Execute     is_xip C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter.h 
Execute     is_encrypted C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/top_matchedfilter.cpp 
Execute     is_xip C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/top_matchedfilter.cpp 
Execute     ap_part_info -name xczu28dr-ffvg1517-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.438 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.736 sec.
Command ap_source done; error code: 1; 7.614 sec.
Execute cleanup_all 
