.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "LAT \- Load and Toggle \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS LAT \- Load and Toggle
.SS Description:
.PP
Load one byte indirect from data space to register and toggles bits in
the data space specified by the register.
The instruction can only be used towards SRAM.
.PP
The data location is pointed to by the Z (16 bits) Pointer Register in
the Register File.
Memory access is limited to the current data segment of 64K bytes.
To access another data segment in devices with more than 64K bytes data
space, the RAMPZ in register in the I/O area has to be changed.
.PP
The Z\-pointer Register is left unchanged by the operation.
This instruction is especially suited for changing status bits stored in
SRAM.
.PP
Operation:
.PP
(Z) ← Rd ⊕ (Z), Rd ← (Z)
.PP
Syntax: Operands: Program Counter:
.PP
LAT Z, Rd 0 ≤ d ≤ 31 PC ← PC + 1
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
1001
T}@T{
.PP
000r
T}@T{
.PP
rrrr
T}@T{
.PP
0111
T}
.TE
.SS Status Register (SREG) and Boolean Formula:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}
.TE
.PP
Words:1 (2 bytes)
.PP
Cycles: 2
