library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

library UNISIM;
use UNISIM.VComponents.all;

library work;
use work.components.all;
use work.constants.all;

entity com is
  
  port (
    mclk  : in  std_logic;
    rst_b : in  std_logic;
    rx    : in  std_logic;
    tx    : out std_logic);
end com;

architecture Behavioral of com is
signal rst,tx_req, tx_end, rx_ready, par_en : std_logic;
signal rx_data, tx_data : std_logic_vector(7 downto 0);

begin  -- Behavioral
rst <=  not rst_b;
  uart_1: uart
    port map (
      clk      => clk,
      rst      => rst,
      rx       => rx,
      tx       => tx,
      par_en   => par_en,
      tx_req   => tx_req,
      tx_end   => tx_end,
      tx_data  => tx_data,
      rx_ready => rx_ready,
      rx_data  => rx_data);

end Behavioral;
