Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  7 12:48:54 2025
| Host         : pc-Warre running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file space_invaders_timing_summary_routed.rpt -pb space_invaders_timing_summary_routed.pb -rpx space_invaders_timing_summary_routed.rpx -warn_on_violation
| Design       : space_invaders
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 348 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.232        0.000                      0                  498        0.093        0.000                      0                  498        3.000        0.000                       0                   354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.232        0.000                      0                  498        0.191        0.000                      0                  498       19.500        0.000                       0                   350  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.235        0.000                      0                  498        0.191        0.000                      0                  498       19.500        0.000                       0                   350  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.232        0.000                      0                  498        0.093        0.000                      0                  498  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.232        0.000                      0                  498        0.093        0.000                      0                  498  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.659ns (21.241%)  route 9.860ns (78.759%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.023    11.643    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.875    pixel_inst/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.239ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 2.659ns (21.253%)  route 9.852ns (78.747%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.016    11.636    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.875    pixel_inst/vga_r_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 27.239    

Slack (MET) :             27.392ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 2.687ns (22.036%)  route 9.507ns (77.964%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.152    10.648 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.670    11.318    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.514    38.519    pixel_inst/clk_out1
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.985    
    SLICE_X1Y14          FDSE (Setup_fdse_C_D)       -0.275    38.710    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                 27.392    

Slack (MET) :             27.470ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 3.911ns (31.736%)  route 8.413ns (68.264%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.907    11.439    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 27.470    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 3.911ns (31.901%)  route 8.349ns (68.099%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.843    11.375    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.657ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 2.659ns (21.932%)  route 9.465ns (78.068%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           0.628    11.248    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.075    38.905    pixel_inst/vga_r_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                 27.657    

Slack (MET) :             27.679ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.134ns  (logic 3.911ns (32.231%)  route 8.223ns (67.769%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.717    11.250    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 27.679    

Slack (MET) :             27.679ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.911ns (32.223%)  route 8.226ns (67.777%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.720    11.253    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 27.679    

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.098    38.937    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.732    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.155    

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.098    38.937    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.732    bullet_inst/by_reg[3]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bullet_inst/active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y8          FDCE                                         r  bullet_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/active_reg/Q
                         net (fo=16, routed)          0.139    -0.337    bullet_inst/bullet_active
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.292 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.482    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/lives_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  game_logic_inst/lives_reg_reg[1]/Q
                         net (fo=6, routed)           0.069    -0.390    game_logic_inst/player_lives[1]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.099    -0.291 r  game_logic_inst/lives_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    game_logic_inst/lives_reg[2]_i_1_n_0
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y0           FDPE (Hold_fdpe_C_D)         0.092    -0.495    game_logic_inst/lives_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  game_logic_inst/lives_reg_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.315    game_logic_inst/player_lives[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.270    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X4Y0           FDCE (Hold_fdce_C_D)         0.091    -0.483    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT5 (Prop_lut5_I0_O)        0.049    -0.251 r  vga_sync_inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_sync_inst/vcount[8]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.107    -0.465    vga_sync_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.097%)  route 0.134ns (41.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[4]/Q
                         net (fo=37, routed)          0.134    -0.310    vga_sync_inst/vcount_reg[9]_0[4]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.480    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.085    -0.374    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.099    -0.275 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.092    -0.495    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 game_logic_inst/collision_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.024%)  route 0.140ns (42.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.588    -0.593    game_logic_inst/clk_out1
    SLICE_X3Y18          FDCE                                         r  game_logic_inst/collision_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  game_logic_inst/collision_detected_reg/Q
                         net (fo=1, routed)           0.140    -0.312    enemy_bullet_inst/eb_collision_ack
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  enemy_bullet_inst/active_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    enemy_bullet_inst/active_i_1__0_n_0
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.856    -0.834    enemy_bullet_inst/clk_out1
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091    -0.489    enemy_bullet_inst/active_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.255 r  vga_sync_inst/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_sync_inst/vcount[7]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.092    -0.480    vga_sync_inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bullet_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/move_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/move_counter_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.308    bullet_inst/move_counter_reg_n_0_[0]
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.042    -0.266 r  bullet_inst/move_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    bullet_inst/move_counter[0]
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.105    -0.511    bullet_inst/move_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.689%)  route 0.160ns (43.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.566    -0.615    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_sync_inst/hcount_reg[8]/Q
                         net (fo=54, routed)          0.160    -0.292    vga_sync_inst/Q[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  vga_sync_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_sync_inst/hcount[9]
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.836    -0.854    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.121    -0.494    vga_sync_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y8      bullet_inst/active_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y8      bullet_inst/bx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X12Y6      bullet_inst/bx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y8      bullet_inst/bx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y6      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.235ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.659ns (21.241%)  route 9.860ns (78.759%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.023    11.643    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.878    pixel_inst/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 27.235    

Slack (MET) :             27.242ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 2.659ns (21.253%)  route 9.852ns (78.747%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.016    11.636    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.878    pixel_inst/vga_r_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 27.242    

Slack (MET) :             27.395ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 2.687ns (22.036%)  route 9.507ns (77.964%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.152    10.648 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.670    11.318    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.514    38.519    pixel_inst/clk_out1
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X1Y14          FDSE (Setup_fdse_C_D)       -0.275    38.713    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                 27.395    

Slack (MET) :             27.473ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 3.911ns (31.736%)  route 8.413ns (68.264%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.907    11.439    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.081    38.912    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 27.473    

Slack (MET) :             27.551ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 3.911ns (31.901%)  route 8.349ns (68.099%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.843    11.375    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.067    38.926    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 27.551    

Slack (MET) :             27.660ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 2.659ns (21.932%)  route 9.465ns (78.068%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           0.628    11.248    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.075    38.908    pixel_inst/vga_r_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                 27.660    

Slack (MET) :             27.682ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.134ns  (logic 3.911ns (32.231%)  route 8.223ns (67.769%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.717    11.250    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.061    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 27.682    

Slack (MET) :             27.682ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.911ns (32.223%)  route 8.226ns (67.777%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.720    11.253    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.058    38.935    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.935    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 27.682    

Slack (MET) :             29.158ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.094    38.940    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.735    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.158    

Slack (MET) :             29.158ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.094    38.940    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.735    bullet_inst/by_reg[3]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bullet_inst/active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y8          FDCE                                         r  bullet_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/active_reg/Q
                         net (fo=16, routed)          0.139    -0.337    bullet_inst/bullet_active
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.292 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.482    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/lives_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  game_logic_inst/lives_reg_reg[1]/Q
                         net (fo=6, routed)           0.069    -0.390    game_logic_inst/player_lives[1]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.099    -0.291 r  game_logic_inst/lives_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    game_logic_inst/lives_reg[2]_i_1_n_0
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X5Y0           FDPE (Hold_fdpe_C_D)         0.092    -0.495    game_logic_inst/lives_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  game_logic_inst/lives_reg_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.315    game_logic_inst/player_lives[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.270    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.250    -0.574    
    SLICE_X4Y0           FDCE (Hold_fdce_C_D)         0.091    -0.483    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT5 (Prop_lut5_I0_O)        0.049    -0.251 r  vga_sync_inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_sync_inst/vcount[8]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.107    -0.465    vga_sync_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.097%)  route 0.134ns (41.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[4]/Q
                         net (fo=37, routed)          0.134    -0.310    vga_sync_inst/vcount_reg[9]_0[4]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.480    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.085    -0.374    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.099    -0.275 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.092    -0.495    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 game_logic_inst/collision_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.024%)  route 0.140ns (42.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.588    -0.593    game_logic_inst/clk_out1
    SLICE_X3Y18          FDCE                                         r  game_logic_inst/collision_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  game_logic_inst/collision_detected_reg/Q
                         net (fo=1, routed)           0.140    -0.312    enemy_bullet_inst/eb_collision_ack
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  enemy_bullet_inst/active_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    enemy_bullet_inst/active_i_1__0_n_0
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.856    -0.834    enemy_bullet_inst/clk_out1
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/C
                         clock pessimism              0.253    -0.580    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091    -0.489    enemy_bullet_inst/active_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.255 r  vga_sync_inst/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_sync_inst/vcount[7]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.092    -0.480    vga_sync_inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 bullet_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/move_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/move_counter_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.308    bullet_inst/move_counter_reg_n_0_[0]
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.042    -0.266 r  bullet_inst/move_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    bullet_inst/move_counter[0]
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.105    -0.511    bullet_inst/move_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.689%)  route 0.160ns (43.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.566    -0.615    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_sync_inst/hcount_reg[8]/Q
                         net (fo=54, routed)          0.160    -0.292    vga_sync_inst/Q[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  vga_sync_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_sync_inst/hcount[9]
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.836    -0.854    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.121    -0.494    vga_sync_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X13Y8      bullet_inst/active_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y8      bullet_inst/bx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X12Y6      bullet_inst/bx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y7      bullet_inst/bx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y8      bullet_inst/bx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y8      bullet_inst/active_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y6      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y7      bullet_inst/bx_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y8      bullet_inst/bx_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.659ns (21.241%)  route 9.860ns (78.759%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.023    11.643    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.875    pixel_inst/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.239ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 2.659ns (21.253%)  route 9.852ns (78.747%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.016    11.636    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.875    pixel_inst/vga_r_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 27.239    

Slack (MET) :             27.392ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 2.687ns (22.036%)  route 9.507ns (77.964%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.152    10.648 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.670    11.318    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.514    38.519    pixel_inst/clk_out1
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.985    
    SLICE_X1Y14          FDSE (Setup_fdse_C_D)       -0.275    38.710    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                 27.392    

Slack (MET) :             27.470ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 3.911ns (31.736%)  route 8.413ns (68.264%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.907    11.439    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 27.470    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 3.911ns (31.901%)  route 8.349ns (68.099%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.843    11.375    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.657ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 2.659ns (21.932%)  route 9.465ns (78.068%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           0.628    11.248    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.075    38.905    pixel_inst/vga_r_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                 27.657    

Slack (MET) :             27.679ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.134ns  (logic 3.911ns (32.231%)  route 8.223ns (67.769%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.717    11.250    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 27.679    

Slack (MET) :             27.679ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.911ns (32.223%)  route 8.226ns (67.777%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.720    11.253    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 27.679    

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.098    38.937    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.732    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.155    

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.098    38.937    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.732    bullet_inst/by_reg[3]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bullet_inst/active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y8          FDCE                                         r  bullet_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/active_reg/Q
                         net (fo=16, routed)          0.139    -0.337    bullet_inst/bullet_active
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.292 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.098    -0.506    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.385    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/lives_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  game_logic_inst/lives_reg_reg[1]/Q
                         net (fo=6, routed)           0.069    -0.390    game_logic_inst/player_lives[1]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.099    -0.291 r  game_logic_inst/lives_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    game_logic_inst/lives_reg[2]_i_1_n_0
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X5Y0           FDPE (Hold_fdpe_C_D)         0.092    -0.398    game_logic_inst/lives_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  game_logic_inst/lives_reg_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.315    game_logic_inst/player_lives[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.270    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X4Y0           FDCE (Hold_fdce_C_D)         0.091    -0.386    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT5 (Prop_lut5_I0_O)        0.049    -0.251 r  vga_sync_inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_sync_inst/vcount[8]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.107    -0.368    vga_sync_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.097%)  route 0.134ns (41.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[4]/Q
                         net (fo=37, routed)          0.134    -0.310    vga_sync_inst/vcount_reg[9]_0[4]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.383    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.085    -0.374    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.099    -0.275 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.092    -0.398    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game_logic_inst/collision_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.024%)  route 0.140ns (42.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.588    -0.593    game_logic_inst/clk_out1
    SLICE_X3Y18          FDCE                                         r  game_logic_inst/collision_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  game_logic_inst/collision_detected_reg/Q
                         net (fo=1, routed)           0.140    -0.312    enemy_bullet_inst/eb_collision_ack
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  enemy_bullet_inst/active_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    enemy_bullet_inst/active_i_1__0_n_0
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.856    -0.834    enemy_bullet_inst/clk_out1
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091    -0.392    enemy_bullet_inst/active_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.255 r  vga_sync_inst/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_sync_inst/vcount[7]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.092    -0.383    vga_sync_inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bullet_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/move_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/move_counter_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.308    bullet_inst/move_counter_reg_n_0_[0]
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.042    -0.266 r  bullet_inst/move_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    bullet_inst/move_counter[0]
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.105    -0.414    bullet_inst/move_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.689%)  route 0.160ns (43.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.566    -0.615    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_sync_inst/hcount_reg[8]/Q
                         net (fo=54, routed)          0.160    -0.292    vga_sync_inst/Q[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  vga_sync_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_sync_inst/hcount[9]
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.836    -0.854    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.098    -0.518    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.121    -0.397    vga_sync_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.519ns  (logic 2.659ns (21.241%)  route 9.860ns (78.759%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.023    11.643    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.875    pixel_inst/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.239ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.511ns  (logic 2.659ns (21.253%)  route 9.852ns (78.747%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           1.016    11.636    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.105    38.875    pixel_inst/vga_r_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.636    
  -------------------------------------------------------------------
                         slack                                 27.239    

Slack (MET) :             27.392ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.194ns  (logic 2.687ns (22.036%)  route 9.507ns (77.964%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.152    10.648 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.670    11.318    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.514    38.519    pixel_inst/clk_out1
    SLICE_X1Y14          FDSE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.098    38.985    
    SLICE_X1Y14          FDSE (Setup_fdse_C_D)       -0.275    38.710    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                 27.392    

Slack (MET) :             27.470ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 3.911ns (31.736%)  route 8.413ns (68.264%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.907    11.439    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                 27.470    

Slack (MET) :             27.548ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.260ns  (logic 3.911ns (31.901%)  route 8.349ns (68.099%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.843    11.375    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.375    
  -------------------------------------------------------------------
                         slack                                 27.548    

Slack (MET) :             27.657ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.124ns  (logic 2.659ns (21.932%)  route 9.465ns (78.068%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.636    -0.876    vga_sync_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.419    -0.457 r  vga_sync_inst/hcount_reg[2]/Q
                         net (fo=60, routed)          4.259     3.802    vga_sync_inst/Q[2]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.299     4.101 r  vga_sync_inst/vga_r[3]_i_233/O
                         net (fo=1, routed)           0.000     4.101    vga_sync_inst/vga_r[3]_i_233_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.481 r  vga_sync_inst/vga_r_reg[3]_i_110/CO[3]
                         net (fo=1, routed)           0.000     4.481    vga_sync_inst/vga_r_reg[3]_i_110_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.598 r  vga_sync_inst/vga_r_reg[3]_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.598    vga_sync_inst/vga_r_reg[3]_i_241_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.827 r  vga_sync_inst/vga_r_reg[3]_i_115/CO[2]
                         net (fo=33, routed)          1.215     6.043    pixel_inst/vga_r_reg[3]_i_34_0[0]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.843     6.886 r  pixel_inst/vga_r_reg[3]_i_34/CO[3]
                         net (fo=1, routed)           1.324     8.209    enemy_inst/vga_r[3]_i_3_1[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I2_O)        0.124     8.333 r  enemy_inst/vga_r[3]_i_9/O
                         net (fo=1, routed)           1.095     9.428    enemy_inst/vga_r[3]_i_9_n_0
    SLICE_X7Y14          LUT5 (Prop_lut5_I1_O)        0.124     9.552 r  enemy_inst/vga_r[3]_i_3/O
                         net (fo=3, routed)           0.944    10.496    enemy_inst/alive_reg[1]_0
    SLICE_X4Y14          LUT4 (Prop_lut4_I3_O)        0.124    10.620 r  enemy_inst/vga_r[2]_i_2/O
                         net (fo=3, routed)           0.628    11.248    pixel_inst/D[0]
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.509    38.514    pixel_inst/clk_out1
    SLICE_X0Y18          FDRE                                         r  pixel_inst/vga_r_reg[2]_lopt_replica_2/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.098    38.980    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.075    38.905    pixel_inst/vga_r_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.905    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                 27.657    

Slack (MET) :             27.679ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.134ns  (logic 3.911ns (32.231%)  route 8.223ns (67.769%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.717    11.250    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                 27.679    

Slack (MET) :             27.679ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.137ns  (logic 3.911ns (32.223%)  route 8.226ns (67.777%))
  Logic Levels:           15  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.627    -0.885    vga_sync_inst/clk_out1
    SLICE_X2Y18          FDCE                                         r  vga_sync_inst/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518    -0.367 r  vga_sync_inst/hcount_reg[1]/Q
                         net (fo=61, routed)          2.147     1.780    vga_sync_inst/Q[1]
    SLICE_X7Y2           LUT2 (Prop_lut2_I0_O)        0.124     1.904 r  vga_sync_inst/vga_g[3]_i_49/O
                         net (fo=1, routed)           0.000     1.904    vga_sync_inst/vga_g[3]_i_49_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.484 r  vga_sync_inst/vga_g_reg[3]_i_24/O[2]
                         net (fo=9, routed)           0.937     3.421    vga_sync_inst_n_91
    SLICE_X8Y2           LUT5 (Prop_lut5_I3_O)        0.302     3.723 f  vga_g[3]_i_51/O
                         net (fo=5, routed)           0.539     4.263    vga_g[3]_i_51_n_0
    SLICE_X7Y1           LUT3 (Prop_lut3_I2_O)        0.124     4.387 r  vga_g[3]_i_169/O
                         net (fo=2, routed)           0.579     4.965    vga_g[3]_i_169_n_0
    SLICE_X6Y2           LUT5 (Prop_lut5_I3_O)        0.124     5.089 r  vga_g[3]_i_165/O
                         net (fo=1, routed)           0.000     5.089    vga_g[3]_i_165_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.465 r  vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     5.465    vga_g_reg[3]_i_127_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.622 r  vga_g_reg[3]_i_83/CO[1]
                         net (fo=33, routed)          0.607     6.229    pixel_inst/vga_g_reg[3]_i_66_1[0]
    SLICE_X5Y2           LUT2 (Prop_lut2_I0_O)        0.332     6.561 r  pixel_inst/vga_g[3]_i_179/O
                         net (fo=1, routed)           0.000     6.561    pixel_inst/vga_g[3]_i_179_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  pixel_inst/vga_g_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     7.111    pixel_inst/vga_g_reg[3]_i_143_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  pixel_inst/vga_g_reg[3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     7.225    pixel_inst/vga_g_reg[3]_i_103_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.718     8.057    vga_sync_inst/vga_g[3]_i_12_2[0]
    SLICE_X6Y4           LUT4 (Prop_lut4_I2_O)        0.124     8.181 f  vga_sync_inst/vga_g[3]_i_42/O
                         net (fo=1, routed)           0.583     8.764    vga_sync_inst/vga_g[3]_i_42_n_0
    SLICE_X2Y5           LUT6 (Prop_lut6_I5_O)        0.124     8.888 f  vga_sync_inst/vga_g[3]_i_12/O
                         net (fo=1, routed)           0.961     9.849    enemy_inst/vga_g_reg[3]_1
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.124     9.973 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.435    10.408    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.124    10.532 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.720    11.253    pixel_inst/vga_g_reg[3]_0
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X0Y22          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X0Y22          FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 27.679    

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[2]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.098    38.937    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.732    bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.155    

Slack (MET) :             29.155ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.520ns  (logic 1.939ns (18.431%)  route 8.581ns (81.569%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.568    -0.944    bullet_inst/CLK
    SLICE_X10Y8          FDCE                                         r  bullet_inst/bx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.478    -0.466 r  bullet_inst/bx_reg[7]/Q
                         net (fo=15, routed)          2.302     1.836    bullet_inst/Q[7]
    SLICE_X9Y8           LUT6 (Prop_lut6_I5_O)        0.295     2.131 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          1.938     4.070    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.124     4.194 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.330     4.524    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.989 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           0.952     5.941    bullet_inst/hit221_in
    SLICE_X11Y12         LUT5 (Prop_lut5_I2_O)        0.329     6.270 r  bullet_inst/by[8]_i_11__0/O
                         net (fo=1, routed)           1.137     7.407    bullet_inst/by[8]_i_11__0_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.531 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           0.954     8.485    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.968     9.577    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         1.450    38.455    bullet_inst/CLK
    SLICE_X11Y8          FDCE                                         r  bullet_inst/by_reg[3]/C
                         clock pessimism              0.580    39.034    
                         clock uncertainty           -0.098    38.937    
    SLICE_X11Y8          FDCE (Setup_fdce_C_CE)      -0.205    38.732    bullet_inst/by_reg[3]
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                 29.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bullet_inst/active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X13Y8          FDCE                                         r  bullet_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/active_reg/Q
                         net (fo=16, routed)          0.139    -0.337    bullet_inst/bullet_active
    SLICE_X12Y8          LUT6 (Prop_lut6_I0_O)        0.045    -0.292 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X12Y8          FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.098    -0.506    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.121    -0.385    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/lives_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  game_logic_inst/lives_reg_reg[1]/Q
                         net (fo=6, routed)           0.069    -0.390    game_logic_inst/player_lives[1]
    SLICE_X5Y0           LUT4 (Prop_lut4_I3_O)        0.099    -0.291 r  game_logic_inst/lives_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    game_logic_inst/lives_reg[2]_i_1_n_0
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X5Y0           FDPE                                         r  game_logic_inst/lives_reg_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X5Y0           FDPE (Hold_fdpe_C_D)         0.092    -0.398    game_logic_inst/lives_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_logic_inst/lives_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_logic_inst/game_over_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    game_logic_inst/clk_out1
    SLICE_X5Y0           FDCE                                         r  game_logic_inst/lives_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  game_logic_inst/lives_reg_reg[0]/Q
                         net (fo=5, routed)           0.131    -0.315    game_logic_inst/player_lives[0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I3_O)        0.045    -0.270 r  game_logic_inst/game_over_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.270    game_logic_inst/game_over_reg_i_1_n_0
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    game_logic_inst/clk_out1
    SLICE_X4Y0           FDCE                                         r  game_logic_inst/game_over_reg_reg/C
                         clock pessimism              0.250    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X4Y0           FDCE (Hold_fdce_C_D)         0.091    -0.386    game_logic_inst/game_over_reg_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.828%)  route 0.144ns (43.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT5 (Prop_lut5_I0_O)        0.049    -0.251 r  vga_sync_inst/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    vga_sync_inst/vcount[8]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[8]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.107    -0.368    vga_sync_inst/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.097%)  route 0.134ns (41.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[4]/Q
                         net (fo=37, routed)          0.134    -0.310    vga_sync_inst/vcount_reg[9]_0[4]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  vga_sync_inst/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    vga_sync_inst/vcount[5]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[5]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092    -0.383    vga_sync_inst/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.760%)  route 0.085ns (27.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.594    -0.587    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.459 r  enemy_bullet_inst/by_reg[1]/Q
                         net (fo=12, routed)          0.085    -0.374    enemy_bullet_inst/by_reg_n_0_[1]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.099    -0.275 r  enemy_bullet_inst/by[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.275    enemy_bullet_inst/by[2]_i_1__0_n_0
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.865    -0.825    enemy_bullet_inst/clk_out1
    SLICE_X1Y8           FDCE                                         r  enemy_bullet_inst/by_reg[2]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.098    -0.490    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.092    -0.398    enemy_bullet_inst/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game_logic_inst/collision_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.024%)  route 0.140ns (42.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.588    -0.593    game_logic_inst/clk_out1
    SLICE_X3Y18          FDCE                                         r  game_logic_inst/collision_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  game_logic_inst/collision_detected_reg/Q
                         net (fo=1, routed)           0.140    -0.312    enemy_bullet_inst/eb_collision_ack
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  enemy_bullet_inst/active_i_1__0/O
                         net (fo=1, routed)           0.000    -0.267    enemy_bullet_inst/active_i_1__0_n_0
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.856    -0.834    enemy_bullet_inst/clk_out1
    SLICE_X0Y19          FDCE                                         r  enemy_bullet_inst/active_reg/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.098    -0.483    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.091    -0.392    enemy_bullet_inst/active_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.596    -0.585    vga_sync_inst/clk_out1
    SLICE_X1Y1           FDCE                                         r  vga_sync_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  vga_sync_inst/vcount_reg[6]/Q
                         net (fo=33, routed)          0.144    -0.300    vga_sync_inst/vcount_reg[9]_0[6]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.045    -0.255 r  vga_sync_inst/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    vga_sync_inst/vcount[7]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.867    -0.823    vga_sync_inst/clk_out1
    SLICE_X0Y1           FDCE                                         r  vga_sync_inst/vcount_reg[7]/C
                         clock pessimism              0.250    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.092    -0.383    vga_sync_inst/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bullet_inst/move_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/move_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/move_counter_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.308    bullet_inst/move_counter_reg_n_0_[0]
    SLICE_X15Y7          LUT1 (Prop_lut1_I0_O)        0.042    -0.266 r  bullet_inst/move_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.266    bullet_inst/move_counter[0]
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.835    -0.855    bullet_inst/CLK
    SLICE_X15Y7          FDCE                                         r  bullet_inst/move_counter_reg[0]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X15Y7          FDCE (Hold_fdce_C_D)         0.105    -0.414    bullet_inst/move_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.689%)  route 0.160ns (43.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.566    -0.615    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDCE (Prop_fdce_C_Q)         0.164    -0.451 r  vga_sync_inst/hcount_reg[8]/Q
                         net (fo=54, routed)          0.160    -0.292    vga_sync_inst/Q[8]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  vga_sync_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    vga_sync_inst/hcount[9]
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=348, routed)         0.836    -0.854    vga_sync_inst/clk_out1
    SLICE_X8Y5           FDCE                                         r  vga_sync_inst/hcount_reg[9]/C
                         clock pessimism              0.238    -0.615    
                         clock uncertainty            0.098    -0.518    
    SLICE_X8Y5           FDCE (Hold_fdce_C_D)         0.121    -0.397    vga_sync_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    





