# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab4Part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/XP/Documents/CPE\ 166/FPGA\ Projects/Lab4Part1 {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_4to1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:19:03 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1" C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_4to1.v 
# -- Compiling module mux4_4to1
# 
# Top level modules:
# 	mux4_4to1
# End time: 01:19:03 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/XP/Documents/CPE\ 166/FPGA\ Projects/Lab4Part1 {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:19:03 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1" C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v 
# -- Compiling module mux4_2to1
# 
# Top level modules:
# 	mux4_2to1
# End time: 01:19:03 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/XP/Documents/CPE\ 166/FPGA\ Projects/Lab4Part1 {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:19:03 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1" C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v 
# -- Compiling module dff4_ce
# 
# Top level modules:
# 	dff4_ce
# End time: 01:19:03 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/XP/Documents/CPE\ 166/FPGA\ Projects/Lab4Part1 {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/alu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:19:03 on Apr 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1" C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:19:04 on Apr 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/XP/Documents/CPE\ 166/FPGA\ Projects/Lab4Part1 {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:19:04 on Apr 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1" C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv 
# -- Compiling module datapath
# ** Warning: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv(4): (vlog-13314) Defaulting port 'm_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	datapath
# End time: 01:19:04 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/XP/Documents/CPE\ 166/FPGA\ Projects/Lab4Part1 {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:19:04 on Apr 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1" C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv 
# -- Compiling module datapath_tb
# 
# Top level modules:
# 	datapath_tb
# End time: 01:19:04 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" datapath_tb 
# Start time: 01:19:04 on Apr 25,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv(4): (vopt-13314) Defaulting port 'm_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.datapath_tb(fast)
# Loading work.datapath(fast)
# Loading work.mux4_2to1(fast)
# Loading work.dff4_ce(fast)
# Loading work.mux4_4to1(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux0 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux1 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux2 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff0 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff1 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff2 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/alu File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff3 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 26
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv(75)
#    Time: 100 ns  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv line 75
add wave -position insertpoint  \
sim:/datapath_tb/m_i \
sim:/datapath_tb/r_q
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.datapath_tb(fast)
# Loading work.datapath(fast)
# Loading work.mux4_2to1(fast)
# Loading work.dff4_ce(fast)
# Loading work.mux4_4to1(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux0 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux1 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux2 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff0 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff1 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff2 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/alu File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff3 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 26
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv(75)
#    Time: 100 ns  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv line 75
add wave -position insertpoint  \
sim:/datapath_tb/uut/y_d \
sim:/datapath_tb/uut/b_io \
sim:/datapath_tb/uut/a_q
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.datapath_tb(fast)
# Loading work.datapath(fast)
# Loading work.mux4_2to1(fast)
# Loading work.dff4_ce(fast)
# Loading work.mux4_4to1(fast)
# Loading work.alu(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux0 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux1 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/mux4_2to1.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/mux2 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 16
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff0 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff1 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff2 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'y'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/alu.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/alu File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 24
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'd'. The port definition is at: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/dff4_ce.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/uut/dff3 File: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv Line: 26
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv(75)
#    Time: 100 ns  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv line 75
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:22:32 on Apr 25,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv 
# -- Compiling module datapath
# ** Warning: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv(4): (vlog-13314) Defaulting port 'm_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	datapath
# End time: 01:22:32 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv(4): (vopt-13314) Defaulting port 'm_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.datapath_tb(fast)
# Loading work.datapath(fast)
# Loading work.mux4_2to1(fast)
# Loading work.dff4_ce(fast)
# Loading work.mux4_4to1(fast)
# Loading work.alu(fast)
run
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv(75)
#    Time: 100 ns  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv line 75
# Causality operation skipped due to absence of debug database file
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:37:55 on Apr 25,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv 
# -- Compiling module datapath
# ** Warning: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv(4): (vlog-13314) Defaulting port 'm_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	datapath
# End time: 01:37:55 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work {C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:37:55 on Apr 25,2024
# vlog -reportprogress 300 -work work C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv 
# -- Compiling module datapath_tb
# 
# Top level modules:
# 	datapath_tb
# End time: 01:37:56 on Apr 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath.sv(4): (vopt-13314) Defaulting port 'm_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.datapath_tb(fast)
# Loading work.datapath(fast)
# Loading work.mux4_2to1(fast)
# Loading work.dff4_ce(fast)
# Loading work.mux4_4to1(fast)
# Loading work.alu(fast)
run -all
# ** Note: $stop    : C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv(75)
#    Time: 100 ns  Iteration: 0  Instance: /datapath_tb
# Break in Module datapath_tb at C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4Part1/datapath_tb.sv line 75
# End time: 02:07:32 on Apr 25,2024, Elapsed time: 0:48:28
# Errors: 0, Warnings: 2
