git clone --depth 1 --no-tags https://github.com/geoneill12/zig-zag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471555338
git clone --depth 1 --no-tags https://github.com/Minahil-Naveed/AHB-LITE-Interface-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476252369
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2020_univ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476236684
git clone --depth 1 --no-tags https://github.com/Rana-Yehya/Simple-ALU-design-and-UVM-verfication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481203651
git clone --depth 1 --no-tags https://github.com/archanakatariya/AHB-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488165725
git clone --depth 1 --no-tags https://github.com/devanshi-jain/max_finder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487033763
git clone --depth 1 --no-tags https://github.com/OmarAbdelSamea/system-verilog-scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482070557
git clone --depth 1 --no-tags https://github.com/Soultopia/Heimdallr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471574454
git clone --depth 1 --no-tags https://github.com/Marcuss2/crabriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472689754
git clone --depth 1 --no-tags https://github.com/31shal/uvm-config-db-usage-in-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475760018
git clone --depth 1 --no-tags https://github.com/lild4d4/cpu_usm_v1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470699236
git clone --depth 1 --no-tags https://github.com/pulp-platform/pulp-io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481376872
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/my-uvm-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490667530
git clone --depth 1 --no-tags https://github.com/giacomovitangeli/light-hash-aes-sbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488133942
git clone --depth 1 --no-tags https://github.com/XingJiangFelix/picoMIPS_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489102695
git clone --depth 1 --no-tags https://github.com/jideoyelayo1/PongGameVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477021760
git clone --depth 1 --no-tags https://github.com/xue59/ECE437-MIPS-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485578322
git clone --depth 1 --no-tags https://github.com/robfinch/BlackWidow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484413590
git clone --depth 1 --no-tags https://github.com/tyleryouk/decodersandencoders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488057924
git clone --depth 1 --no-tags https://github.com/RevanthNandamuri1341b0/APB_SLAVE-Verification-Environment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469116466
git clone --depth 1 --no-tags https://github.com/2019-MSEE-40/Verification-of-AHB-Lite-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475836661
git clone --depth 1 --no-tags https://github.com/Ghilga/projeto-cci2-az80.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477923109
git clone --depth 1 --no-tags https://github.com/gggmmm/minmax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471980499
git clone --depth 1 --no-tags https://github.com/Nimausfi/UVM_TB_RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488335628
git clone --depth 1 --no-tags https://github.com/wjy99-c/HFuzz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490457918
git clone --depth 1 --no-tags https://github.com/WilsonHWS159/2022Digital_IC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477110656
git clone --depth 1 --no-tags https://github.com/PrashanthHC16/RISCV-Vector-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480073508
git clone --depth 1 --no-tags https://github.com/luisjo81/CE4301-ProyectoGrupal1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485568463
git clone --depth 1 --no-tags https://github.com/SerLippo/sl_apb_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484263184
git clone --depth 1 --no-tags https://github.com/ahmed192a/Digital-Verification-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480893318
git clone --depth 1 --no-tags https://github.com/redchenjs/axi_video_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477242732
git clone --depth 1 --no-tags https://github.com/GCET231/fpga_labs_21_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477955211
git clone --depth 1 --no-tags https://github.com/leoqiao18/pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479487445
git clone --depth 1 --no-tags https://github.com/oliuba/Monte-Carlo-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486313369
git clone --depth 1 --no-tags https://github.com/primitives-2011/SPI_FLASH_CONTROLLER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468686144
git clone --depth 1 --no-tags https://github.com/omartarek206/Digital-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487785407
git clone --depth 1 --no-tags https://github.com/kostas2370/svquestions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491185836
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/Serial-Peripheral-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482488313
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/uvm_framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488173617
git clone --depth 1 --no-tags https://github.com/JoseDavidSS/TDD.Single-Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487021422
git clone --depth 1 --no-tags https://github.com/ameliaaltare/DES_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467341711
git clone --depth 1 --no-tags https://github.com/SMAC-Zhang/Computer_Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471645417
git clone --depth 1 --no-tags https://github.com/joshual777/Computers_Arquictecture_Project_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485158107
git clone --depth 1 --no-tags https://github.com/ce-box/CE4302-vector-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483897471
git clone --depth 1 --no-tags https://github.com/markos-stefanidis/riscv-rv32im-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490371331
git clone --depth 1 --no-tags https://github.com/SnowWong/uart_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479453982
git clone --depth 1 --no-tags https://github.com/anttisalonen/veril.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476258681
git clone --depth 1 --no-tags https://github.com/shlomizvi09/project-A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481945959
git clone --depth 1 --no-tags https://github.com/cw1997/ethernet-switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489697146
git clone --depth 1 --no-tags https://github.com/DanielMSousa/Circuitos-logicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476000757
git clone --depth 1 --no-tags https://github.com/leemango1998/cv32e40x-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489322987
git clone --depth 1 --no-tags https://github.com/HadiaKiran/AHB_Lite_SV_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466858055
git clone --depth 1 --no-tags https://github.com/groyvstreet/ABC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467078279
git clone --depth 1 --no-tags https://github.com/dalibor-drgon/ultrasound-tof.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468405499
git clone --depth 1 --no-tags https://github.com/armanramiz/QuadCopter-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470442401
git clone --depth 1 --no-tags https://github.com/JoseDavidSS/TDD.CoffeeMachine-Prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488844285
git clone --depth 1 --no-tags https://github.com/OutOfTheVoid/fpga_tesla_coil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472928542
git clone --depth 1 --no-tags https://github.com/kashifminhas/AMBA-3-AHB-Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466731103
git clone --depth 1 --no-tags https://github.com/KinzaQamar/SV-OOP-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470896220
git clone --depth 1 --no-tags https://github.com/EricJohanssoon/statistical_machine_translation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486585255
git clone --depth 1 --no-tags https://github.com/YulunWu1102/ECE385_finalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481650147
git clone --depth 1 --no-tags https://github.com/SnowWong/jtag_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480198550
git clone --depth 1 --no-tags https://github.com/SnowWong/spi_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479452322
git clone --depth 1 --no-tags https://github.com/ZaferAttal/pulp_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482835881
git clone --depth 1 --no-tags https://github.com/danther98/Single_Cycle_Arm_Proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469228115
git clone --depth 1 --no-tags https://github.com/davidbiancolin/xrt-hwemu-firesim-tlm-bug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467271952
git clone --depth 1 --no-tags https://github.com/karenaciole/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470686715
git clone --depth 1 --no-tags https://github.com/abhay-30/Digital-Logic-and-Design-CS203.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487222132
git clone --depth 1 --no-tags https://github.com/ameenabudiak/Median-Filter-Pipelined-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487283027
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487608522
git clone --depth 1 --no-tags https://github.com/AlExx1022/BCD-up-counter-with-postive-asynchronous-reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487558966
git clone --depth 1 --no-tags https://github.com/vukasinn-vtool/LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470207281
git clone --depth 1 --no-tags https://github.com/MuntasirBabul/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471450104
git clone --depth 1 --no-tags https://github.com/wei1105/-HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474833822
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474389840
git clone --depth 1 --no-tags https://github.com/gabomora2200/systemVerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474458419
git clone --depth 1 --no-tags https://github.com/ElectronicsTinkerer/zmips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477957967
git clone --depth 1 --no-tags https://github.com/tdpham95127/sv_rnm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484529910
git clone --depth 1 --no-tags https://github.com/Radiophantom/gpio_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489387671
git clone --depth 1 --no-tags https://github.com/Jogden330/Architecture_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489756935
git clone --depth 1 --no-tags https://github.com/feipenghhq/FPGA-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486441567
git clone --depth 1 --no-tags https://github.com/antoinemadec/uvm_training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475806393
git clone --depth 1 --no-tags https://github.com/Sarah-56/Digital-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480991549
git clone --depth 1 --no-tags https://github.com/EricShelbogashev/lab_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490687914
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305FinalProjectAndrewCardenas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490851902
git clone --depth 1 --no-tags https://github.com/mcdes/alephium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489319080
git clone --depth 1 --no-tags https://github.com/don-come/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472017532
git clone --depth 1 --no-tags https://github.com/rebecamedeiros/ceci_projeto01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475600594
git clone --depth 1 --no-tags https://github.com/yizhoushen/ARC4_Cracking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478414796
git clone --depth 1 --no-tags https://github.com/LKinahan/simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478646491
git clone --depth 1 --no-tags https://github.com/supreetgulavani/bid_controller_ece593.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478848629
git clone --depth 1 --no-tags https://github.com/31shal/UART-receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479649094
git clone --depth 1 --no-tags https://github.com/henriqueeraraujo/Projeto_concepcao_estruturada_T01de_circuitos_integrados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482859823
git clone --depth 1 --no-tags https://github.com/engyK/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481931196
git clone --depth 1 --no-tags https://github.com/cse140l-sp22/lab2-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482725529
git clone --depth 1 --no-tags https://github.com/Lida89/bcd_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473662608
git clone --depth 1 --no-tags https://github.com/tmddud20/MIPS_multi_cycle_with_bne.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486933784
git clone --depth 1 --no-tags https://github.com/sage-lyon/HC-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487417100
git clone --depth 1 --no-tags https://github.com/kitune-san/KF8088.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475902357
