<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Top</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>Top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4cc399c6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>Top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4cc399c6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_Top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c6470b0b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_100M</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n_btn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_btn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>classification_result</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>an</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>seg</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n_btn_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_btn_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_debug</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire signed</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_divided</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc3_bias_mem_gen/fc3_bias_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc3_weight_mem_gen/fc3_weight_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc2_bias_mem_gen/fc2_bias_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc2_weight_mem_gen/fc2_weight_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc1_bias_mem_gen/fc1_bias_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc1_weight_mem_gen/fc1_weight_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LIF_neuron.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/SNN_Interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/SNN_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/Small_SNN_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/clk_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/clk_gen_v2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/clock_divider_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/draw_circle.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/draw_numbers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/SNN_Module/fc1_with_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/SNN_Module/fc2_without_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/SNN_Module/fc3_without_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/label_mode_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/n_count_display_with_class.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/start_debounce_limiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/text_index_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/text_mode_character_rom.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/top_vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/vga_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_bias_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_weight_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_bias_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_weight_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_bias_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_weight_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_weight_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_bias_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_weight_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_bias_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_weight_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_bias_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>5input_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/font_32x64.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/circle_display.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/font_16x32.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/CharacterROM_ASCII.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/All.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/All_only_pred.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6d813b28</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc3_bias_mem_gen/fc3_bias_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc3_weight_mem_gen/fc3_weight_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc2_bias_mem_gen/fc2_bias_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc2_weight_mem_gen/fc2_weight_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc1_bias_mem_gen/fc1_bias_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/ip/fc1_weight_mem_gen/fc1_weight_mem_gen.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LIF_neuron.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/SNN_Interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/SNN_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/Small_SNN_core.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/clk_divider.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/clk_gen_v2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/clock_divider_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/draw_circle.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/draw_numbers.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/SNN_Module/fc1_with_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/SNN_Module/fc2_without_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/SNN_Module/fc3_without_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/label_mode_buffer.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/n_count_display_with_class.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/start_debounce_limiter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/text_index_generator.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/text_mode_character_rom.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/top_vga.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/vga_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_bias_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_weight_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_bias_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_weight_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_bias_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_weight_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_weight_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc1_bias_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_weight_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc2_bias_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_weight_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fc3_bias_16bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>5input_32bit.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/font_32x64.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/circle_display.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/font_16x32.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/CharacterROM_ASCII.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/imports/IP_Small_SNN_Top_Reset/All.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/All_only_pred.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sources_1/new/Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sim_1/new/tb_Top.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/tb_small_SNN_QD_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sim_1/imports/IP_Small_SNN/input_16bit.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Small_SNN/Small_SNN.srcs/sim_1/imports/IP_Small_SNN/input.mem</spirit:name>
        <spirit:userFileType>mem</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Top_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Top_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Top_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-04-01T03:06:18Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48aec0c3_ARCHIVE_LOCATION">c:/users/bruce/documents/projects/ece532/project/ip_small_snn_top_reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e93aff_ARCHIVE_LOCATION">c:/users/bruce/documents/projects/ece532/project/ip_small_snn_top_reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532b975b_ARCHIVE_LOCATION">c:/users/bruce/documents/projects/ece532/project/ip_small_snn_top_reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffaac80_ARCHIVE_LOCATION">c:/users/bruce/documents/projects/ece532/project/ip_small_snn_top_reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1824c62d_ARCHIVE_LOCATION">c:/users/bruce/documents/projects/ece532/project/ip_small_snn_top_reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7285257f_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cd87c2_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7fd9fe_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9b178d_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d644bdd_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fa177c_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc47c7c_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e932dd_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eda0da_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f700e56_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffd8b30_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65446511_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106ec68d_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b38491_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1325021f_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8a1372_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380c4bca_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac59823_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276a7a06_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe2134f_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a0f1aa_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5316d8bf_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b583db_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645d4f49_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df27d52_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed13d4e_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78279042_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b9bf499_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3986def3_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6711aa6c_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3d2588_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15717288_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a6e7ce_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3050c7d4_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430f7157_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b421f4_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2332ec_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581f469d_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d3738f_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35bf28f4_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0d968b_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e37557_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd0f5c3_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a10aa4_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286ed8af_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e21fd7_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725a0db5_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd24d9d_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db8f0b4_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed60e3f_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e1d7036_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152b8508_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcec08a_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2af621_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4862e336_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bff4884_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b22dbb2_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faeabb0_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48481fab_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd8ae0e_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baad29d_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7d67d2_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc41c56_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdd5d80_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429063c5_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222d7f16_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449346ec_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbb6bbb_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d28b84f_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76978e51_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef29128_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a34582_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565de5f8_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556018d3_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3506363c_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2763b123_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cfd7e4_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bacafb_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f23e839_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eea12e_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8987c8_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd5c211_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d51ba86_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ca6fa1_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41966656_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d73c2f6_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa0fedf_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1781e85a_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a183d5_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121aa121_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679ce40e_ARCHIVE_LOCATION">c:/Users/bruce/Documents/Projects/ece532/Project/IP_Small_SNN_Top_Reset</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4c982614"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="50c1e64f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bdb6a363"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
