// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fcmp_32ns_32nmb6.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_out< sc_lv<12> > conv_1_out_address0;
    sc_out< sc_logic > conv_1_out_ce0;
    sc_in< sc_lv<32> > conv_1_out_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    cnn_fcmp_32ns_32nmb6<1,2,32,32,1>* cnn_fcmp_32ns_32nmb6_U56;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > f_fu_209_p2;
    sc_signal< sc_lv<3> > f_reg_505;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > zext_ln13_fu_215_p1;
    sc_signal< sc_lv<13> > zext_ln13_reg_510;
    sc_signal< sc_lv<1> > icmp_ln10_fu_203_p2;
    sc_signal< sc_lv<11> > zext_ln13_2_fu_219_p1;
    sc_signal< sc_lv<11> > zext_ln13_2_reg_515;
    sc_signal< sc_lv<8> > add_ln13_fu_223_p2;
    sc_signal< sc_lv<8> > add_ln13_reg_520;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > r_fu_235_p2;
    sc_signal< sc_lv<4> > r_reg_528;
    sc_signal< sc_lv<5> > shl_ln_fu_241_p3;
    sc_signal< sc_lv<5> > shl_ln_reg_533;
    sc_signal< sc_lv<1> > icmp_ln13_fu_229_p2;
    sc_signal< sc_lv<4> > c_fu_255_p2;
    sc_signal< sc_lv<4> > c_reg_541;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > shl_ln2_fu_261_p3;
    sc_signal< sc_lv<5> > shl_ln2_reg_546;
    sc_signal< sc_lv<1> > icmp_ln16_fu_249_p2;
    sc_signal< sc_lv<2> > mpr_fu_279_p2;
    sc_signal< sc_lv<2> > mpr_reg_554;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > mul_ln29_fu_294_p2;
    sc_signal< sc_lv<10> > mul_ln29_reg_559;
    sc_signal< sc_lv<1> > icmp_ln20_fu_273_p2;
    sc_signal< sc_lv<2> > mpc_fu_356_p2;
    sc_signal< sc_lv<2> > mpc_reg_567;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln23_fu_350_p2;
    sc_signal< sc_lv<32> > max_reg_577;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > max_3_fu_495_p3;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<3> > f_0_reg_104;
    sc_signal< sc_lv<4> > r_0_reg_115;
    sc_signal< sc_lv<8> > phi_mul_reg_126;
    sc_signal< sc_lv<4> > c_0_reg_138;
    sc_signal< sc_lv<32> > max_0_reg_150;
    sc_signal< sc_lv<2> > mpr_0_reg_163;
    sc_signal< sc_lv<32> > max_1_reg_174;
    sc_signal< sc_lv<2> > mpc_0_reg_186;
    sc_signal< sc_lv<64> > zext_ln36_5_fu_341_p1;
    sc_signal< sc_lv<64> > zext_ln29_5_fu_407_p1;
    sc_signal< sc_lv<5> > zext_ln20_fu_269_p1;
    sc_signal< sc_lv<5> > i_fu_285_p2;
    sc_signal< sc_lv<5> > mul_ln29_fu_294_p0;
    sc_signal< sc_lv<8> > zext_ln36_fu_300_p1;
    sc_signal< sc_lv<8> > add_ln36_fu_304_p2;
    sc_signal< sc_lv<9> > tmp_1_fu_318_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_310_p3;
    sc_signal< sc_lv<11> > zext_ln36_4_fu_326_p1;
    sc_signal< sc_lv<11> > sub_ln36_fu_330_p2;
    sc_signal< sc_lv<11> > add_ln36_3_fu_336_p2;
    sc_signal< sc_lv<5> > zext_ln23_fu_346_p1;
    sc_signal< sc_lv<5> > j_fu_362_p2;
    sc_signal< sc_lv<10> > zext_ln29_3_fu_367_p1;
    sc_signal< sc_lv<10> > add_ln29_fu_371_p2;
    sc_signal< sc_lv<11> > tmp_2_fu_384_p3;
    sc_signal< sc_lv<13> > p_shl_cast_fu_376_p3;
    sc_signal< sc_lv<13> > zext_ln29_4_fu_392_p1;
    sc_signal< sc_lv<13> > sub_ln29_fu_396_p2;
    sc_signal< sc_lv<13> > add_ln29_2_fu_402_p2;
    sc_signal< sc_lv<32> > bitcast_ln29_fu_412_p1;
    sc_signal< sc_lv<32> > bitcast_ln29_2_fu_429_p1;
    sc_signal< sc_lv<8> > tmp_fu_415_p4;
    sc_signal< sc_lv<23> > trunc_ln29_fu_425_p1;
    sc_signal< sc_lv<1> > icmp_ln29_4_fu_453_p2;
    sc_signal< sc_lv<1> > icmp_ln29_fu_447_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_433_p4;
    sc_signal< sc_lv<23> > trunc_ln29_2_fu_443_p1;
    sc_signal< sc_lv<1> > icmp_ln29_6_fu_471_p2;
    sc_signal< sc_lv<1> > icmp_ln29_5_fu_465_p2;
    sc_signal< sc_lv<1> > or_ln29_fu_459_p2;
    sc_signal< sc_lv<1> > or_ln29_2_fu_477_p2;
    sc_signal< sc_lv<1> > and_ln29_fu_483_p2;
    sc_signal< sc_lv<1> > grp_fu_197_p2;
    sc_signal< sc_lv<1> > and_ln29_2_fu_489_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_lv<10> > mul_ln29_fu_294_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln13_fu_223_p2();
    void thread_add_ln29_2_fu_402_p2();
    void thread_add_ln29_fu_371_p2();
    void thread_add_ln36_3_fu_336_p2();
    void thread_add_ln36_fu_304_p2();
    void thread_and_ln29_2_fu_489_p2();
    void thread_and_ln29_fu_483_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bitcast_ln29_2_fu_429_p1();
    void thread_bitcast_ln29_fu_412_p1();
    void thread_c_fu_255_p2();
    void thread_conv_1_out_address0();
    void thread_conv_1_out_ce0();
    void thread_f_fu_209_p2();
    void thread_i_fu_285_p2();
    void thread_icmp_ln10_fu_203_p2();
    void thread_icmp_ln13_fu_229_p2();
    void thread_icmp_ln16_fu_249_p2();
    void thread_icmp_ln20_fu_273_p2();
    void thread_icmp_ln23_fu_350_p2();
    void thread_icmp_ln29_4_fu_453_p2();
    void thread_icmp_ln29_5_fu_465_p2();
    void thread_icmp_ln29_6_fu_471_p2();
    void thread_icmp_ln29_fu_447_p2();
    void thread_j_fu_362_p2();
    void thread_max_3_fu_495_p3();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mpc_fu_356_p2();
    void thread_mpr_fu_279_p2();
    void thread_mul_ln29_fu_294_p0();
    void thread_mul_ln29_fu_294_p00();
    void thread_mul_ln29_fu_294_p2();
    void thread_or_ln29_2_fu_477_p2();
    void thread_or_ln29_fu_459_p2();
    void thread_p_shl2_cast_fu_310_p3();
    void thread_p_shl_cast_fu_376_p3();
    void thread_r_fu_235_p2();
    void thread_shl_ln2_fu_261_p3();
    void thread_shl_ln_fu_241_p3();
    void thread_sub_ln29_fu_396_p2();
    void thread_sub_ln36_fu_330_p2();
    void thread_tmp_1_fu_318_p3();
    void thread_tmp_2_fu_384_p3();
    void thread_tmp_9_fu_433_p4();
    void thread_tmp_fu_415_p4();
    void thread_trunc_ln29_2_fu_443_p1();
    void thread_trunc_ln29_fu_425_p1();
    void thread_zext_ln13_2_fu_219_p1();
    void thread_zext_ln13_fu_215_p1();
    void thread_zext_ln20_fu_269_p1();
    void thread_zext_ln23_fu_346_p1();
    void thread_zext_ln29_3_fu_367_p1();
    void thread_zext_ln29_4_fu_392_p1();
    void thread_zext_ln29_5_fu_407_p1();
    void thread_zext_ln36_4_fu_326_p1();
    void thread_zext_ln36_5_fu_341_p1();
    void thread_zext_ln36_fu_300_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
