# Design  
set design_name	"TOP_DIG_19"
set cells_name	"TOP_DIG_19"

set vnet_files	"./net/${design_name}_net.v"

set mw_logic0_net	VSSD
set mw_logic1_net	VDDD

set core_to_top   	5.0
set core_to_left	5.0
set core_to_right	5.0
set core_to_bottom	5.0
