var spi__common__v2_8h =
[
    [ "SPI1_DR8", "group__spi__defines.html#ga35c65ed66e29b539d9a14e833c491802", null ],
    [ "SPI2_DR8", "group__spi__defines.html#ga3f8cf94759e3be7e95a888bbb3bc3ef2", null ],
    [ "SPI3_DR8", "group__spi__defines.html#gae72e26e42994989e86d115ced180c4cd", null ],
    [ "SPI_CR1_CRCL", "group__spi__defines.html#ga3828b6114d16fada0dea07b902377a5c", null ],
    [ "SPI_CR1_CRCL_16BIT", "group__spi__crcl.html#gac80232620cca93d658564d903847114f", null ],
    [ "SPI_CR1_CRCL_8BIT", "group__spi__crcl.html#gad769555cf6f2bec4ef81a92fbc57d4c3", null ],
    [ "SPI_CR2_DS_10BIT", "group__spi__ds.html#gac57738e200cff901c2249520d6348902", null ],
    [ "SPI_CR2_DS_11BIT", "group__spi__ds.html#gab1adfb895458566636e09354858a96a5", null ],
    [ "SPI_CR2_DS_12BIT", "group__spi__ds.html#ga83792f6295819967ac2d5064ce066b10", null ],
    [ "SPI_CR2_DS_13BIT", "group__spi__ds.html#gaa5f8732361558bcba0c6c2166d60da76", null ],
    [ "SPI_CR2_DS_14BIT", "group__spi__ds.html#gaf195cd233bc8ead5afb115a1d75bc3f4", null ],
    [ "SPI_CR2_DS_15BIT", "group__spi__ds.html#gae7ff246f2beef0f54e2edd61567f016d", null ],
    [ "SPI_CR2_DS_16BIT", "group__spi__ds.html#gabac925cb4499066dd10dbd1eba3ee060", null ],
    [ "SPI_CR2_DS_4BIT", "group__spi__ds.html#gac6ac22b3c106ed11cd66cab53ca80ea3", null ],
    [ "SPI_CR2_DS_5BIT", "group__spi__ds.html#ga3489b5c590d4d9a35c5d7628e076c381", null ],
    [ "SPI_CR2_DS_6BIT", "group__spi__ds.html#gaf0e65ead878fc6931d8d5705dd1fb153", null ],
    [ "SPI_CR2_DS_7BIT", "group__spi__ds.html#ga17f4dda477f97cb4f983a039c3cca582", null ],
    [ "SPI_CR2_DS_8BIT", "group__spi__ds.html#ga1477624af2e50f6ec6f64eb3edc82942", null ],
    [ "SPI_CR2_DS_9BIT", "group__spi__ds.html#ga5208c8007f5e73249a912950803b2f40", null ],
    [ "SPI_CR2_DS_MASK", "group__spi__defines.html#ga2fe0744a4f6de1a1d94b27ed231fcb50", null ],
    [ "SPI_CR2_FRF", "group__spi__defines.html#ga09e3f41fa2150831afaac191046087f2", null ],
    [ "SPI_CR2_FRF_MOTOROLA_MODE", "group__spi__defines.html#gacc303987f723bd4d0b8daf13eb7083d7", null ],
    [ "SPI_CR2_FRF_TI_MODE", "group__spi__defines.html#gabd8fa5531425075a91e5da35a6f53e2a", null ],
    [ "SPI_CR2_FRXTH", "group__spi__defines.html#ga6e02994914afef4270508bc3219db477", null ],
    [ "SPI_CR2_LDMA_RX", "group__spi__defines.html#ga4b7c17fc8f097e728aaff746356d8de3", null ],
    [ "SPI_CR2_LDMA_TX", "group__spi__defines.html#ga39deb4ca947b12a999046e9a182c5df7", null ],
    [ "SPI_CR2_NSSP", "group__spi__defines.html#ga2e7d9d05424a68e6b02b82280541dbd2", null ],
    [ "SPI_DR8", "group__spi__defines.html#gae77ec10f2c95483ec8b4f460401ba101", null ],
    [ "SPI_SR_FRE", "group__spi__defines.html#gace2c7cac9431231663af42e6f5aabce6", null ],
    [ "SPI_SR_FRLVL_FIFO_EMPTY", "group__spi__defines.html#ga30b4760cc554e7207e0ed0fe7516460b", null ],
    [ "SPI_SR_FRLVL_FIFO_FULL", "group__spi__defines.html#ga7b1c503ecf5888ada9c06b9a06bc12c0", null ],
    [ "SPI_SR_FRLVL_HALF_FIFO", "group__spi__defines.html#gacbe4df524cfaa4f13e8022bba3b25bba", null ],
    [ "SPI_SR_FRLVL_QUARTER_FIFO", "group__spi__defines.html#ga5154ec573d83e855d8eeec4e969a11e5", null ],
    [ "SPI_SR_FTLVL_FIFO_EMPTY", "group__spi__defines.html#gae25303e2e8db0ba27d42ccb7a713006b", null ],
    [ "SPI_SR_FTLVL_FIFO_FULL", "group__spi__defines.html#gae4ec0feec9d85ca1aec1a7c722f74673", null ],
    [ "SPI_SR_FTLVL_HALF_FIFO", "group__spi__defines.html#ga857ca08eaa608d403dffea43d41e7a6d", null ],
    [ "SPI_SR_FTLVL_QUARTER_FIFO", "group__spi__defines.html#ga11f429f104120334ca27ca4f75913aeb", null ],
    [ "spi_fifo_reception_threshold_16bit", "group__spi__defines.html#ga9dc4ebbea2dc313a7e0f5e3ba3754caf", null ],
    [ "spi_fifo_reception_threshold_8bit", "group__spi__defines.html#gab28610e17dfebd2fb0c51a0d7b462d95", null ],
    [ "spi_i2s_mode_spi_mode", "group__spi__defines.html#ga3106545d2b06f1a49911a48853a61fbe", null ],
    [ "spi_init_master", "group__spi__defines.html#ga518b699786d9c7e006716ed36688b5ff", null ],
    [ "spi_read8", "group__spi__defines.html#ga678fc0899ce572786e0ee3f875b80e91", null ],
    [ "spi_send8", "group__spi__defines.html#ga4307af8c6b3812b86dfea621f1f40d37", null ],
    [ "spi_set_crcl_16bit", "group__spi__defines.html#ga3735b851c421eb116e1e946cc0c7b9c3", null ],
    [ "spi_set_crcl_8bit", "group__spi__defines.html#ga5d8532c0b265671ccc8e88eb8276a9f7", null ],
    [ "spi_set_data_size", "group__spi__defines.html#ga285ede0085fb67dd93f5f03835ffd508", null ]
];