create libxil.a
addlib /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/uartlite/src/libuartlite.a
addlib /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/tmrctr/src/libtmrctr.a
addlib /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/intc/src/libintc.a
addlib /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/vitis_ws_new_mult/platform/microblaze_0/standalone_microblaze_0/bsp/libsrc/build_configs/gen_bsp/libsrc/gpio/src/libgpio.a
save
end
