{"vcs1":{"timestamp_begin":1738060206.014557571, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1738060206.334141843, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1738060206.644352619, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738060205.785506315}
{"VCS_COMP_START_TIME": 1738060205.785506315}
{"VCS_COMP_END_TIME": 1738060206.857894306}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150344}}
