/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[12] | in_data[161]);
  assign celloutsig_0_4z = ~in_data[93];
  assign celloutsig_1_7z = ~celloutsig_1_0z[5];
  assign celloutsig_0_3z = ~((in_data[84] | celloutsig_0_0z[3]) & (in_data[67] | celloutsig_0_2z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_0z[5] | celloutsig_0_4z));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | in_data[82]) & (celloutsig_0_3z | celloutsig_0_6z[7]));
  assign celloutsig_0_7z = celloutsig_0_5z | ~(celloutsig_0_1z[13]);
  assign celloutsig_1_6z = celloutsig_1_0z[13] | ~(celloutsig_1_5z[14]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z ^ celloutsig_0_0z[0]);
  assign celloutsig_1_0z = in_data[120:107] & in_data[184:171];
  assign celloutsig_1_5z = { celloutsig_1_3z[2], celloutsig_1_0z } & { celloutsig_1_0z[6], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_5z[14:1], celloutsig_1_3z } & { in_data[128:121], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_2z = ! celloutsig_0_1z[13:11];
  assign celloutsig_1_4z = celloutsig_1_2z[3:0] || in_data[99:96];
  assign celloutsig_0_1z = in_data[26:12] * in_data[86:72];
  assign celloutsig_1_13z = { celloutsig_1_11z[9:2], celloutsig_1_8z, celloutsig_1_4z } !== { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_15z = celloutsig_0_7z & celloutsig_0_11z;
  assign celloutsig_0_11z = ~^ { celloutsig_0_1z[5:2], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_18z = ^ { celloutsig_1_10z[8], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_9z = ^ { in_data[69:41], celloutsig_0_8z };
  assign celloutsig_1_8z = ^ celloutsig_1_2z[6:1];
  assign celloutsig_1_19z = in_data[151:147] >> { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_10z = { celloutsig_0_0z[7:1], celloutsig_0_5z } >> celloutsig_0_6z[9:2];
  assign celloutsig_1_2z = celloutsig_1_0z[8:2] >> celloutsig_1_0z[11:5];
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_3z } >> { in_data[145], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_10z[8:3], celloutsig_1_2z } - celloutsig_1_0z[13:1];
  always_latch
    if (!clkin_data[64]) celloutsig_0_0z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[84:77];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_6z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_1z[12:5], celloutsig_0_3z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_3z = in_data[187:184];
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
