Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 17 00:01:41 2018
| Host         : PONIAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v_axis_gen_timing_summary_routed.rpt -rpx v_axis_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : v_axis_gen
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 373 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.299        0.000                      0                 1015        0.053        0.000                      0                 1015        3.000        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK_I                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         30.299        0.000                      0                  912        0.217        0.000                      0                  912       19.363        0.000                       0                   376  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       30.314        0.000                      0                  912        0.217        0.000                      0                  912       19.363        0.000                       0                   376  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         30.299        0.000                      0                  912        0.053        0.000                      0                  912  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       30.299        0.000                      0                  912        0.053        0.000                      0                  912  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         31.769        0.000                      0                  103        1.720        0.000                      0                  103  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         31.769        0.000                      0                  103        1.556        0.000                      0                  103  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       31.769        0.000                      0                  103        1.556        0.000                      0                  103  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       31.785        0.000                      0                  103        1.720        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.598ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 1.151ns (10.016%)  route 10.340ns (89.984%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.885    10.468    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.592 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.592    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.032    41.190    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         41.190    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 30.598    

Slack (MET) :             30.787ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.301ns  (logic 1.151ns (10.185%)  route 10.150ns (89.815%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.695    10.278    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.402    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.031    41.189    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         41.189    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 30.787    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.597%)  route 0.114ns (33.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.562     0.465    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.128     0.593 f  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/Q
                         net (fo=1, routed)           0.114     0.707    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     0.806 r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.829     0.570    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/C
                         clock pessimism             -0.072     0.498    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     0.589    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.552     0.455    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     0.619 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.138     0.757    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X46Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.802 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.802    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.819     0.560    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.105     0.455    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121     0.576    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.378%)  route 0.126ns (37.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/Q
                         net (fo=9, routed)           0.126     0.747    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1/O
                         net (fo=1, routed)           0.000     0.792    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/C
                         clock pessimism             -0.092     0.471    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.092     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.352%)  route 0.186ns (49.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.048    -0.207 r  resetgen_i1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    resetgen_i1/p_0_in[8]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.438    resetgen_i1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.681%)  route 0.180ns (52.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/Q
                         net (fo=2, routed)           0.180     0.808    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.832     0.573    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                         clock pessimism             -0.072     0.501    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.075     0.576    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  resetgen_i1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    resetgen_i1/p_0_in[7]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.449    resetgen_i1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.213ns (54.487%)  route 0.178ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=5, routed)           0.178     0.806    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.049     0.855 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.855    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1_n_0
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.831     0.572    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/C
                         clock pessimism             -0.092     0.480    
    SLICE_X42Y39         FDSE (Hold_fdse_C_D)         0.131     0.611    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.557     0.460    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/Q
                         net (fo=3, routed)           0.168     0.770    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg__0[6]
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.042     0.812 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     0.812    v_axi4s_vid_out_0_i1/inst/SYNC_INST/p_0_in[7]
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.826     0.567    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/C
                         clock pessimism             -0.107     0.460    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.107     0.567    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.550     0.453    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.594 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.170     0.764    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.042     0.806 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1_n_0
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.817     0.558    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.105     0.453    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.107     0.560    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.141     0.762    v_axi4s_vid_out_0_i1/inst/SYNC_INST/state[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.093     0.470    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.091     0.561    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         39.725      36.781     RAMB36_X1Y5      v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB36_X1Y5      v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clk_wiz_0_i1/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    resetgen_i1/BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X30Y26     axisviout2vga_i1/vga_green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X30Y26     axisviout2vga_i1/vga_green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y29     axisviout2vga_i1/vga_hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y29     axisviout2vga_i1/vga_hsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y25     test_pattern_gen_i1/counter_col_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y25     test_pattern_gen_i1/counter_col_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y33     test_pattern_gen_i1/counter_col_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y30     test_pattern_gen_i1/counter_row_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y30     test_pattern_gen_i1/counter_row_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X41Y28     test_pattern_gen_i1/counter_col_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y31     test_pattern_gen_i1/counter_row_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y31     test_pattern_gen_i1/counter_row_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_i1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.314ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.148    41.189    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.760    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.760    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.314    

Slack (MET) :             30.314ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.148    41.189    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.760    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.760    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.314    

Slack (MET) :             30.314ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.148    41.189    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.760    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.760    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.314    

Slack (MET) :             30.314ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.148    41.189    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.760    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.760    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.314    

Slack (MET) :             30.614ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 1.151ns (10.016%)  route 10.340ns (89.984%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.885    10.468    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.592 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.592    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.148    41.174    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.032    41.206    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         41.206    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 30.614    

Slack (MET) :             30.803ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.301ns  (logic 1.151ns (10.185%)  route 10.150ns (89.815%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.695    10.278    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.402    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.148    41.174    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.031    41.205    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         41.205    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 30.803    

Slack (MET) :             30.887ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.759    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.887    

Slack (MET) :             30.887ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.759    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.887    

Slack (MET) :             30.887ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.759    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.887    

Slack (MET) :             30.887ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.759    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.759    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.597%)  route 0.114ns (33.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.562     0.465    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.128     0.593 f  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/Q
                         net (fo=1, routed)           0.114     0.707    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     0.806 r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.829     0.570    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/C
                         clock pessimism             -0.072     0.498    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     0.589    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.552     0.455    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     0.619 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.138     0.757    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X46Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.802 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.802    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.819     0.560    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.105     0.455    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121     0.576    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.378%)  route 0.126ns (37.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/Q
                         net (fo=9, routed)           0.126     0.747    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1/O
                         net (fo=1, routed)           0.000     0.792    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/C
                         clock pessimism             -0.092     0.471    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.092     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.352%)  route 0.186ns (49.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.048    -0.207 r  resetgen_i1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    resetgen_i1/p_0_in[8]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.438    resetgen_i1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.681%)  route 0.180ns (52.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/Q
                         net (fo=2, routed)           0.180     0.808    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.832     0.573    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                         clock pessimism             -0.072     0.501    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.075     0.576    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  resetgen_i1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    resetgen_i1/p_0_in[7]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.449    resetgen_i1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.213ns (54.487%)  route 0.178ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=5, routed)           0.178     0.806    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.049     0.855 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.855    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1_n_0
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.831     0.572    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/C
                         clock pessimism             -0.092     0.480    
    SLICE_X42Y39         FDSE (Hold_fdse_C_D)         0.131     0.611    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.557     0.460    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/Q
                         net (fo=3, routed)           0.168     0.770    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg__0[6]
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.042     0.812 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     0.812    v_axi4s_vid_out_0_i1/inst/SYNC_INST/p_0_in[7]
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.826     0.567    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/C
                         clock pessimism             -0.107     0.460    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.107     0.567    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.550     0.453    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.594 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.170     0.764    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.042     0.806 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1_n_0
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.817     0.558    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.105     0.453    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.107     0.560    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.141     0.762    v_axi4s_vid_out_0_i1/inst/SYNC_INST/state[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.093     0.470    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.091     0.561    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         39.725      36.781     RAMB36_X1Y5      v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.725      37.149     RAMB36_X1Y5      v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   clk_wiz_0_i1/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    resetgen_i1/BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X30Y26     axisviout2vga_i1/vga_green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y33     axisviout2vga_i1/vga_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X30Y26     axisviout2vga_i1/vga_green_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y29     axisviout2vga_i1/vga_hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y29     axisviout2vga_i1/vga_hsync_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y25     test_pattern_gen_i1/counter_col_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y25     test_pattern_gen_i1/counter_col_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X39Y33     test_pattern_gen_i1/counter_col_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y30     test_pattern_gen_i1/counter_row_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y30     test_pattern_gen_i1/counter_row_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X32Y30     axisviout2vga_i1/vga_blue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X41Y28     test_pattern_gen_i1/counter_col_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X40Y28     test_pattern_gen_i1/counter_col_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y31     test_pattern_gen_i1/counter_row_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X35Y31     test_pattern_gen_i1/counter_row_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_wiz_0_i1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.598ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 1.151ns (10.016%)  route 10.340ns (89.984%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.885    10.468    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.592 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.592    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.032    41.190    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         41.190    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 30.598    

Slack (MET) :             30.787ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.301ns  (logic 1.151ns (10.185%)  route 10.150ns (89.815%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.695    10.278    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.402    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.031    41.189    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         41.189    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 30.787    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.597%)  route 0.114ns (33.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.562     0.465    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.128     0.593 f  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/Q
                         net (fo=1, routed)           0.114     0.707    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     0.806 r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.829     0.570    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/C
                         clock pessimism             -0.072     0.498    
                         clock uncertainty            0.164     0.662    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     0.753    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.552     0.455    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     0.619 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.138     0.757    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X46Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.802 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.802    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.819     0.560    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.105     0.455    
                         clock uncertainty            0.164     0.619    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121     0.740    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.378%)  route 0.126ns (37.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/Q
                         net (fo=9, routed)           0.126     0.747    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1/O
                         net (fo=1, routed)           0.000     0.792    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/C
                         clock pessimism             -0.092     0.471    
                         clock uncertainty            0.164     0.635    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.092     0.727    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.352%)  route 0.186ns (49.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.048    -0.207 r  resetgen_i1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    resetgen_i1/p_0_in[8]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.164    -0.405    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.274    resetgen_i1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.681%)  route 0.180ns (52.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/Q
                         net (fo=2, routed)           0.180     0.808    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.832     0.573    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                         clock pessimism             -0.072     0.501    
                         clock uncertainty            0.164     0.665    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.075     0.740    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  resetgen_i1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    resetgen_i1/p_0_in[7]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.164    -0.405    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.285    resetgen_i1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.213ns (54.487%)  route 0.178ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=5, routed)           0.178     0.806    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.049     0.855 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.855    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1_n_0
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.831     0.572    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/C
                         clock pessimism             -0.092     0.480    
                         clock uncertainty            0.164     0.644    
    SLICE_X42Y39         FDSE (Hold_fdse_C_D)         0.131     0.775    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.557     0.460    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/Q
                         net (fo=3, routed)           0.168     0.770    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg__0[6]
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.042     0.812 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     0.812    v_axi4s_vid_out_0_i1/inst/SYNC_INST/p_0_in[7]
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.826     0.567    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/C
                         clock pessimism             -0.107     0.460    
                         clock uncertainty            0.164     0.624    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.107     0.731    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.550     0.453    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.594 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.170     0.764    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.042     0.806 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1_n_0
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.817     0.558    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.105     0.453    
                         clock uncertainty            0.164     0.617    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.107     0.724    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.141     0.762    v_axi4s_vid_out_0_i1/inst/SYNC_INST/state[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.093     0.470    
                         clock uncertainty            0.164     0.634    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.091     0.725    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 0.704ns (6.205%)  route 10.641ns (93.795%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 40.852 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          2.349    10.446    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.446    40.852    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.485    41.337    
                         clock uncertainty           -0.164    41.173    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    40.744    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.598ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 1.151ns (10.016%)  route 10.340ns (89.984%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.885    10.468    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.592 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    10.592    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.032    41.190    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         41.190    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 30.598    

Slack (MET) :             30.787ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.301ns  (logic 1.151ns (10.185%)  route 10.150ns (89.815%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 40.837 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.243     4.800    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/aresetn
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.120     4.920 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst_i_2/O
                         net (fo=3, routed)           1.218     6.138    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.327     6.465 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=29, routed)          1.994     8.458    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124     8.582 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0/O
                         net (fo=2, routed)           1.695    10.278    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.402 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.402    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.431    40.837    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X44Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.485    41.322    
                         clock uncertainty           -0.164    41.158    
    SLICE_X44Y24         FDRE (Setup_fdre_C_D)        0.031    41.189    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         41.189    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 30.787    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    

Slack (MET) :             30.872ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.771ns  (logic 0.704ns (6.536%)  route 10.067ns (93.464%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 f  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          4.861     4.417    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.541 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=22, routed)          3.431     7.972    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I0_O)        0.124     8.096 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1/O
                         net (fo=10, routed)          1.775     9.871    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[9]_i_1_n_0
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X47Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X47Y38         FDRE (Setup_fdre_C_R)       -0.429    40.743    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         40.743    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                 30.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.597%)  route 0.114ns (33.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.562     0.465    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.128     0.593 f  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/Q
                         net (fo=1, routed)           0.114     0.707    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.099     0.806 r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_i_1_n_0
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.829     0.570    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X43Y37         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg/C
                         clock pessimism             -0.072     0.498    
                         clock uncertainty            0.164     0.662    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     0.753    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vblank_rising_reg
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.297%)  route 0.138ns (39.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.455ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.552     0.455    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     0.619 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.138     0.757    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/Q[5]
    SLICE_X46Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.802 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.802    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1_n_0
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.819     0.560    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X46Y23         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.105     0.455    
                         clock uncertainty            0.164     0.619    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.121     0.740    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.378%)  route 0.126ns (37.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly_reg/Q
                         net (fo=9, routed)           0.126     0.747    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_de_dly
    SLICE_X45Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1/O
                         net (fo=1, routed)           0.000     0.792    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_i_1_n_0
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X45Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg/C
                         clock pessimism             -0.092     0.471    
                         clock uncertainty            0.164     0.635    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.092     0.727    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_vsync_bp_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.352%)  route 0.186ns (49.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I2_O)        0.048    -0.207 r  resetgen_i1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    resetgen_i1/p_0_in[8]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[8]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.164    -0.405    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131    -0.274    resetgen_i1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.681%)  route 0.180ns (52.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/Q
                         net (fo=2, routed)           0.180     0.808    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.832     0.573    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/aclk
    SLICE_X45Y38         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg/C
                         clock pessimism             -0.072     0.501    
                         clock uncertainty            0.164     0.665    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.075     0.740    v_axi4s_vid_out_0_i1/inst/FORMATTER_INST/vtg_vblank_1_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            resetgen_i1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.952%)  route 0.186ns (50.048%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X39Y46         FDRE                                         r  resetgen_i1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/counter_reg[5]/Q
                         net (fo=6, routed)           0.186    -0.255    resetgen_i1/counter_reg__0[5]
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.210 r  resetgen_i1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    resetgen_i1/p_0_in[7]
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.834    -0.821    resetgen_i1/clk_out1
    SLICE_X38Y46         FDRE                                         r  resetgen_i1/counter_reg[7]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.164    -0.405    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120    -0.285    resetgen_i1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.213ns (54.487%)  route 0.178ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.464ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.561     0.464    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y38         FDRE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDRE (Prop_fdre_C_Q)         0.164     0.628 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=5, routed)           0.178     0.806    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.049     0.855 r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.855    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[9]_i_1_n_0
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.831     0.572    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X42Y39         FDSE                                         r  v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]/C
                         clock pessimism             -0.092     0.480    
                         clock uncertainty            0.164     0.644    
    SLICE_X42Y39         FDSE (Hold_fdse_C_D)         0.131     0.775    v_tc_0_i1/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.557     0.460    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[6]/Q
                         net (fo=3, routed)           0.168     0.770    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg__0[6]
    SLICE_X51Y29         LUT3 (Prop_lut3_I1_O)        0.042     0.812 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt[7]_i_3/O
                         net (fo=1, routed)           0.000     0.812    v_axi4s_vid_out_0_i1/inst/SYNC_INST/p_0_in[7]
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.826     0.567    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X51Y29         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]/C
                         clock pessimism             -0.107     0.460    
                         clock uncertainty            0.164     0.624    
    SLICE_X51Y29         FDRE (Hold_fdre_C_D)         0.107     0.731    v_axi4s_vid_out_0_i1/inst/SYNC_INST/vtg_sof_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.550     0.453    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.594 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.170     0.764    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.042     0.806 r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.806    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1_n_0
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.817     0.558    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X43Y24         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.105     0.453    
                         clock uncertainty            0.164     0.617    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.107     0.724    v_axi4s_vid_out_0_i1/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.713    -0.433    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.388 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.122    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.096 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.554     0.457    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X46Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.621 f  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.141     0.762    v_axi4s_vid_out_0_i1/inst/SYNC_INST/state[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.807 r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.807    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state[1]_i_1_n_0
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.822     0.563    v_axi4s_vid_out_0_i1/inst/SYNC_INST/aclk
    SLICE_X47Y28         FDRE                                         r  v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.093     0.470    
                         clock uncertainty            0.164     0.634    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.091     0.725    v_axi4s_vid_out_0_i1/inst/SYNC_INST/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[28]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[29]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[30]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[31]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[24]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[25]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[26]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[27]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[20]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.164    41.170    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.765    test_pattern_gen_i1/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         40.765    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.206    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[21]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.164    41.170    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.765    test_pattern_gen_i1/delay_reg[21]
  -------------------------------------------------------------------
                         required time                         40.765    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.186ns (5.671%)  route 3.094ns (94.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.633     2.697    test_pattern_gen_i1/resetn_reg
    SLICE_X43Y27         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X43Y27         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tvalid_reg/C
                         clock pessimism              0.508     1.069    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/m_axis_video_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.707     2.771    test_pattern_gen_i1/resetn_reg
    SLICE_X42Y26         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.818     0.559    test_pattern_gen_i1/clock_i
    SLICE_X42Y26         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tlast_reg/C
                         clock pessimism              0.508     1.067    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.000    test_pattern_gen_i1/m_axis_video_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[14]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[15]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[16]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[17]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[22]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[27]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[18]/C
                         clock pessimism              0.508     1.070    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    test_pattern_gen_i1/counter_col_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[19]/C
                         clock pessimism              0.508     1.070    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    test_pattern_gen_i1/counter_col_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.808    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[28]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[29]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[30]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[31]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[24]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[25]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[26]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[27]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[20]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.164    41.170    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.765    test_pattern_gen_i1/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         40.765    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.206    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[21]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.164    41.170    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.765    test_pattern_gen_i1/delay_reg[21]
  -------------------------------------------------------------------
                         required time                         40.765    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.186ns (5.671%)  route 3.094ns (94.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.633     2.697    test_pattern_gen_i1/resetn_reg
    SLICE_X43Y27         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X43Y27         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tvalid_reg/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/m_axis_video_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.607ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.707     2.771    test_pattern_gen_i1/resetn_reg
    SLICE_X42Y26         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.818     0.559    test_pattern_gen_i1/clock_i
    SLICE_X42Y26         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tlast_reg/C
                         clock pessimism              0.508     1.067    
                         clock uncertainty            0.164     1.231    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.164    test_pattern_gen_i1/m_axis_video_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[14]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[15]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[16]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[17]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[22]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[27]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[18]/C
                         clock pessimism              0.508     1.070    
                         clock uncertainty            0.164     1.234    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.142    test_pattern_gen_i1/counter_col_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[19]/C
                         clock pessimism              0.508     1.070    
                         clock uncertainty            0.164     1.234    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.142    test_pattern_gen_i1/counter_col_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[28]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[29]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[30]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             31.769ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[31]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.164    41.172    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.767    test_pattern_gen_i1/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         40.767    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.769    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[24]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[25]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[26]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.059ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[27]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.164    41.171    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.766    test_pattern_gen_i1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         40.766    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.059    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[20]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.164    41.170    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.765    test_pattern_gen_i1/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         40.765    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.206    

Slack (MET) :             32.206ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[21]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.164    41.170    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.765    test_pattern_gen_i1/delay_reg[21]
  -------------------------------------------------------------------
                         required time                         40.765    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.186ns (5.671%)  route 3.094ns (94.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.633     2.697    test_pattern_gen_i1/resetn_reg
    SLICE_X43Y27         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X43Y27         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tvalid_reg/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/m_axis_video_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.607ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.707     2.771    test_pattern_gen_i1/resetn_reg
    SLICE_X42Y26         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.818     0.559    test_pattern_gen_i1/clock_i
    SLICE_X42Y26         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tlast_reg/C
                         clock pessimism              0.508     1.067    
                         clock uncertainty            0.164     1.231    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.164    test_pattern_gen_i1/m_axis_video_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[14]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[15]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[16]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[17]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[22]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[27]/C
                         clock pessimism              0.508     1.069    
                         clock uncertainty            0.164     1.233    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.141    test_pattern_gen_i1/counter_col_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[18]/C
                         clock pessimism              0.508     1.070    
                         clock uncertainty            0.164     1.234    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.142    test_pattern_gen_i1/counter_col_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[19]/C
                         clock pessimism              0.508     1.070    
                         clock uncertainty            0.164     1.234    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     1.142    test_pattern_gen_i1/counter_col_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.644    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[28]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.783    test_pattern_gen_i1/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         40.783    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[29]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.783    test_pattern_gen_i1/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         40.783    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[30]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.783    test_pattern_gen_i1/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         40.783    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             31.785ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 0.580ns (5.860%)  route 9.318ns (94.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.126ns = ( 40.851 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.672     8.998    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y38         FDCE                                         f  test_pattern_gen_i1/delay_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.445    40.851    test_pattern_gen_i1/clock_i
    SLICE_X44Y38         FDCE                                         r  test_pattern_gen_i1/delay_reg[31]/C
                         clock pessimism              0.485    41.336    
                         clock uncertainty           -0.148    41.188    
    SLICE_X44Y38         FDCE (Recov_fdce_C_CLR)     -0.405    40.783    test_pattern_gen_i1/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         40.783    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 31.785    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[24]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.148    41.187    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.782    test_pattern_gen_i1/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         40.782    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[25]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.148    41.187    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.782    test_pattern_gen_i1/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         40.782    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[26]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.148    41.187    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.782    test_pattern_gen_i1/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         40.782    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.074ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.580ns (6.037%)  route 9.027ns (93.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.125ns = ( 40.850 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.382     8.707    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y37         FDCE                                         f  test_pattern_gen_i1/delay_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.444    40.850    test_pattern_gen_i1/clock_i
    SLICE_X44Y37         FDCE                                         r  test_pattern_gen_i1/delay_reg[27]/C
                         clock pessimism              0.485    41.335    
                         clock uncertainty           -0.148    41.187    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405    40.782    test_pattern_gen_i1/delay_reg[27]
  -------------------------------------------------------------------
                         required time                         40.782    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 32.074    

Slack (MET) :             32.222ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[20]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.148    41.186    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.781    test_pattern_gen_i1/delay_reg[20]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.222    

Slack (MET) :             32.222ns  (required time - arrival time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/delay_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0_1 rise@39.725ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.580ns (6.132%)  route 8.879ns (93.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.124ns = ( 40.849 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.567    -0.900    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          5.645     5.202    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         3.233     8.559    test_pattern_gen_i1/resetn_reg
    SLICE_X44Y36         FDCE                                         f  test_pattern_gen_i1/delay_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK_I (IN)
                         net (fo=0)                   0.000    39.725    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.143 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.305    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.101 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.683    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.774 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.803    38.577    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.100    38.677 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    39.315    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.406 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         1.443    40.849    test_pattern_gen_i1/clock_i
    SLICE_X44Y36         FDCE                                         r  test_pattern_gen_i1/delay_reg[21]/C
                         clock pessimism              0.485    41.334    
                         clock uncertainty           -0.148    41.186    
    SLICE_X44Y36         FDCE (Recov_fdce_C_CLR)     -0.405    40.781    test_pattern_gen_i1/delay_reg[21]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 32.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.186ns (5.671%)  route 3.094ns (94.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.633     2.697    test_pattern_gen_i1/resetn_reg
    SLICE_X43Y27         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X43Y27         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tvalid_reg/C
                         clock pessimism              0.508     1.069    
    SLICE_X43Y27         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/m_axis_video_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.707     2.771    test_pattern_gen_i1/resetn_reg
    SLICE_X42Y26         FDCE                                         f  test_pattern_gen_i1/m_axis_video_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.818     0.559    test_pattern_gen_i1/clock_i
    SLICE_X42Y26         FDCE                                         r  test_pattern_gen_i1/m_axis_video_tlast_reg/C
                         clock pessimism              0.508     1.067    
    SLICE_X42Y26         FDCE (Remov_fdce_C_CLR)     -0.067     1.000    test_pattern_gen_i1/m_axis_video_tlast_reg
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[14]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[15]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[16]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[17]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[22]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.186ns (5.569%)  route 3.154ns (94.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.561ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.693     2.758    test_pattern_gen_i1/resetn_reg
    SLICE_X39Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.820     0.561    test_pattern_gen_i1/clock_i
    SLICE_X39Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[27]/C
                         clock pessimism              0.508     1.069    
    SLICE_X39Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.977    test_pattern_gen_i1/counter_col_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[18]/C
                         clock pessimism              0.508     1.070    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    test_pattern_gen_i1/counter_col_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 resetgen_i1/resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            test_pattern_gen_i1/counter_col_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.186ns (5.521%)  route 3.183ns (94.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          0.565    -0.582    resetgen_i1/clk_out1
    SLICE_X37Y46         FDRE                                         r  resetgen_i1/resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  resetgen_i1/resetn_reg/Q
                         net (fo=24, routed)          2.460     2.019    resetgen_i1/enable_i
    SLICE_X43Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.064 f  resetgen_i1/counter_row[31]_i_3/O
                         net (fo=103, routed)         0.722     2.786    test_pattern_gen_i1/resetn_reg
    SLICE_X41Y28         FDCE                                         f  test_pattern_gen_i1/counter_col_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_i1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_i1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_i1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_i1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=13, routed)          1.012    -0.642    resetgen_i1/clk_out1
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.586 r  resetgen_i1/BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.287    resetgen_i1/clock_local
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.258 r  resetgen_i1/BUFG_inst/O
                         net (fo=361, routed)         0.821     0.562    test_pattern_gen_i1/clock_i
    SLICE_X41Y28         FDCE                                         r  test_pattern_gen_i1/counter_col_reg[19]/C
                         clock pessimism              0.508     1.070    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.978    test_pattern_gen_i1/counter_col_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  1.808    





