$date
	Sat Oct 22 23:37:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#976193
b1000 !
1"
#976194
b1000 &
b1000 %
1$
#976195
0"
#976198
b100 &
b100 %
#976202
b10 &
b10 %
#976206
b1 &
1#
b1 %
#976210
b0 &
b0 %
0#
0$
#1945821
b10011 !
1"
#1945822
b10011 &
b10011 %
1$
#1945823
0"
#1945826
b111010 &
b111010 %
#1945830
b11101 &
b11101 %
#1945834
b1011000 &
b1011000 %
#1945838
b101100 &
b101100 %
#1945842
b10110 &
b10110 %
#1945846
b1011 &
b1011 %
#1945850
b100010 &
b100010 %
#1945854
b10001 &
b10001 %
#1945858
b110100 &
b110100 %
#1945862
b11010 &
b11010 %
#1945866
b1101 &
b1101 %
#1945870
b101000 &
b101000 %
#1945874
b10100 &
b10100 %
#1945878
b1010 &
b1010 %
#1945882
b101 &
b101 %
#1945886
b10000 &
b10000 %
#1945890
b1000 &
b1000 %
#1945894
b100 &
b100 %
#1945898
b10 &
b10 %
#1945902
b1 &
1#
b1 %
#1945906
b0 &
b0 %
0#
0$
#2991836
b1100 !
1"
#2991838
b1100 &
b1100 %
1$
#2991839
0"
#2991842
b110 &
b110 %
#2991846
b11 &
b11 %
#2991850
b1010 &
b1010 %
#2991854
b101 &
b101 %
#2991858
b10000 &
b10000 %
#2991862
b1000 &
b1000 %
#2991866
b100 &
b100 %
#2991870
b10 &
b10 %
#2991874
b1 &
b1 %
1#
#2991878
b0 &
0#
b0 %
0$
#4500012
