$date
	Fri Mar 22 21:57:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_cnt_one $end
$scope module u0 $end
$var wire 4 ! rega [3:0] $end
$var reg 3 " count [2:0] $end
$var reg 4 # temp_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b100 "
b1111 !
$end
#20000
b0 #
b11 "
b1110 !
#40000
b0 #
b11 "
b1101 !
#41000
