ENTITY PRINCIPAL IS
PORT(CLK: IN BIT;
DISPLAY O: OUT BIT (VECTORC 6 DOWNTO 0));
END PRINCIPAL;

ARCHITECTURE ONE OF PRINCIPAL IS
SIGNAL AUX: BIT;
SIGNAL AUX_1: INTEGER RANGE O TO 9;

COMPONENT DIV CLK IS
PORT(IN_CLK:IN BIT;
OUT_CLK: OUT BIT);
END COMPONENT;

COMPONENT CONT 9 IS
PORT(IN_CLK, RESET: IN BIT;
SAIDA: OUT INTEGER RANGE O TO 9;
COUT:OUT BIT);
END COMPONENT;

COMPONENT DECODIFICADOR 7SEG IS
PORT(DISPLAY: OUT BIT_VECTOR(6 DOWNTO O);
IN_DEC: IN INTEGER RANGE O TO 9);
END COMPONENT;
BEGIN

CHIP1: DIV_CLK PORT MAP(IN_CLK=> CLK, OUT_CLK=> AUX);
CHIP2: CONT_9 PORT MAP ( IN_CLK=> AUX, RESET=>'0"',SAIDA=>AUX_1);
CHIP3: DECODIFICADOR_7SEG PORT MAP(DISPLAY=>DISPLAY_O,IN_DEC=> AUX_1);
END ONE*

