Analysis & Synthesis report for RTRT
Sun Apr 24 12:04:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |RTRT|sdram:SDRAM|m_next
 11. State Machine - |RTRT|sdram:SDRAM|m_state
 12. State Machine - |RTRT|sdram:SDRAM|i_next
 13. State Machine - |RTRT|sdram:SDRAM|i_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram:SDRAM
 20. Source assignments for ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated
 21. Parameter Settings for User Entity Instance: sdram_pll:SDRAM_PLL|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: ocm:ONCHIP|altsyncram:altsyncram_component
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "ocm:ONCHIP"
 26. Port Connectivity Checks: "sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module"
 27. Port Connectivity Checks: "sdram:SDRAM"
 28. Port Connectivity Checks: "HexDriver:hex0"
 29. Port Connectivity Checks: "sdram_pll:SDRAM_PLL"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 24 12:04:22 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; RTRT                                        ;
; Top-level Entity Name              ; RTRT                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 474                                         ;
;     Total combinational functions  ; 389                                         ;
;     Dedicated logic registers      ; 276                                         ;
; Total registers                    ; 276                                         ;
; Total pins                         ; 124                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; RTRT               ; RTRT               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; HexDriver.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/as85/Desktop/RTRT/HexDriver.sv                                      ;         ;
; sdram.v                          ; yes             ; User Verilog HDL File        ; C:/Users/as85/Desktop/RTRT/sdram.v                                           ;         ;
; RTRT.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/as85/Desktop/RTRT/RTRT.sv                                           ;         ;
; sdram_pll.v                      ; yes             ; User Wizard-Generated File   ; C:/Users/as85/Desktop/RTRT/sdram_pll.v                                       ;         ;
; ocm.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/as85/Desktop/RTRT/ocm.v                                             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/sdram_pll_altpll1.v           ; yes             ; Auto-Generated Megafunction  ; C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_aeg2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf                            ;         ;
; db/decode_h7a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/as85/Desktop/RTRT/db/decode_h7a.tdf                                 ;         ;
; db/mux_g3b.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/as85/Desktop/RTRT/db/mux_g3b.tdf                                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 474                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 389                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 179                                                                                           ;
;     -- 3 input functions                    ; 105                                                                                           ;
;     -- <=2 input functions                  ; 105                                                                                           ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 323                                                                                           ;
;     -- arithmetic mode                      ; 66                                                                                            ;
;                                             ;                                                                                               ;
; Total registers                             ; 276                                                                                           ;
;     -- Dedicated logic registers            ; 276                                                                                           ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 124                                                                                           ;
; Total memory bits                           ; 196608                                                                                        ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 302                                                                                           ;
; Total fan-out                               ; 2662                                                                                          ;
; Average fan-out                             ; 2.79                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                ; Entity Name              ; Library Name ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |RTRT                                                                  ; 389 (111)           ; 276 (68)                  ; 196608      ; 0          ; 0            ; 0       ; 0         ; 124  ; 0            ; 0          ; |RTRT                                                                                              ; RTRT                     ; work         ;
;    |HexDriver:hex0|                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|HexDriver:hex0                                                                               ; HexDriver                ; work         ;
;    |ocm:ONCHIP|                                                        ; 23 (0)              ; 3 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|ocm:ONCHIP                                                                                   ; ocm                      ; work         ;
;       |altsyncram:altsyncram_component|                                ; 23 (0)              ; 3 (0)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|ocm:ONCHIP|altsyncram:altsyncram_component                                                   ; altsyncram               ; work         ;
;          |altsyncram_aeg2:auto_generated|                              ; 23 (0)              ; 3 (3)                     ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated                    ; altsyncram_aeg2          ; work         ;
;             |decode_h7a:decode2|                                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|decode_h7a:decode2 ; decode_h7a               ; work         ;
;             |mux_g3b:mux4|                                             ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|mux_g3b:mux4       ; mux_g3b                  ; work         ;
;    |sdram:SDRAM|                                                       ; 248 (207)           ; 205 (135)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|sdram:SDRAM                                                                                  ; sdram                    ; work         ;
;       |sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module| ; 41 (41)             ; 70 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module                   ; sdram_input_efifo_module ; work         ;
;    |sdram_pll:SDRAM_PLL|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|sdram_pll:SDRAM_PLL                                                                          ; sdram_pll                ; work         ;
;       |altpll:altpll_component|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|sdram_pll:SDRAM_PLL|altpll:altpll_component                                                  ; altpll                   ; work         ;
;          |sdram_pll_altpll1:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |RTRT|sdram_pll:SDRAM_PLL|altpll:altpll_component|sdram_pll_altpll1:auto_generated                 ; sdram_pll_altpll1        ; work         ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; None ;
+--------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |RTRT|ocm:ONCHIP          ; ocm.v           ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |RTRT|sdram_pll:SDRAM_PLL ; sdram_pll.v     ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |RTRT|sdram:SDRAM|m_next                                                     ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RTRT|sdram:SDRAM|m_state                                                                                                                                                             ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |RTRT|sdram:SDRAM|i_next                       ;
+------------+------------+------------+------------+------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000 ;
+------------+------------+------------+------------+------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0          ;
; i_next.010 ; 0          ; 0          ; 1          ; 1          ;
; i_next.101 ; 0          ; 1          ; 0          ; 1          ;
; i_next.111 ; 1          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |RTRT|sdram:SDRAM|i_state                                                       ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+--------------------------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                                    ; Reason for Removal                      ;
+--------------------------------------------------------------------------------------------------+-----------------------------------------+
; DRAM_ADDRESS[16..24]                                                                             ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|i_addr[4,5]                                                                          ; Stuck at VCC due to stuck port data_in  ;
; DRAM_READ_ENABLE                                                                                 ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[16,17,34..42] ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[16,17,34..42] ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|i_addr[0..3,6..11]                                                                   ; Merged with sdram:SDRAM|i_addr[12]      ;
; sdram:SDRAM|active_addr[17..24]                                                                  ; Merged with sdram:SDRAM|active_addr[16] ;
; sdram:SDRAM|active_dqm[0,1]                                                                      ; Merged with sdram:SDRAM|active_addr[16] ;
; sdram:SDRAM|active_addr[16]                                                                      ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|m_bank[1]                                                                            ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|m_dqm[0,1]                                                                           ; Stuck at GND due to stuck port data_in  ;
; sdram:SDRAM|m_next~9                                                                             ; Lost fanout                             ;
; sdram:SDRAM|m_next~10                                                                            ; Lost fanout                             ;
; sdram:SDRAM|m_next~13                                                                            ; Lost fanout                             ;
; sdram:SDRAM|m_next~14                                                                            ; Lost fanout                             ;
; sdram:SDRAM|m_next~16                                                                            ; Lost fanout                             ;
; sdram:SDRAM|i_next~4                                                                             ; Lost fanout                             ;
; sdram:SDRAM|i_next~5                                                                             ; Lost fanout                             ;
; sdram:SDRAM|i_next~6                                                                             ; Lost fanout                             ;
; sdram:SDRAM|i_state~14                                                                           ; Lost fanout                             ;
; sdram:SDRAM|i_state~15                                                                           ; Lost fanout                             ;
; sdram:SDRAM|i_state~16                                                                           ; Lost fanout                             ;
; sdram:SDRAM|m_count[2]                                                                           ; Stuck at GND due to stuck port data_in  ;
; Total Number of Removed Registers = 70                                                           ;                                         ;
+--------------------------------------------------------------------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+------------------+---------------------------+-----------------------------------------------------------------------------------------+
; DRAM_READ_ENABLE ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[16], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[17], ;
;                  ;                           ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[16], ;
;                  ;                           ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[17], ;
;                  ;                           ; sdram:SDRAM|m_dqm[0], sdram:SDRAM|m_dqm[1]                                              ;
; DRAM_ADDRESS[16] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[34], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[34], ;
;                  ;                           ; sdram:SDRAM|active_addr[16], sdram:SDRAM|m_bank[1], sdram:SDRAM|m_count[2]              ;
; DRAM_ADDRESS[24] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[42], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[42]  ;
; DRAM_ADDRESS[23] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[41], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[41]  ;
; DRAM_ADDRESS[22] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[40], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[40]  ;
; DRAM_ADDRESS[21] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[39], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[39]  ;
; DRAM_ADDRESS[20] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[38], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[38]  ;
; DRAM_ADDRESS[19] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[37], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[37]  ;
; DRAM_ADDRESS[18] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[36], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[36]  ;
; DRAM_ADDRESS[17] ; Stuck at GND              ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_0[35], ;
;                  ; due to stuck port data_in ; sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entry_1[35]  ;
+------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 276   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 102   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 151   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; sdram:SDRAM|m_cmd[3]                    ; 1       ;
; sdram:SDRAM|m_cmd[0]                    ; 2       ;
; sdram:SDRAM|m_cmd[1]                    ; 2       ;
; sdram:SDRAM|m_cmd[2]                    ; 2       ;
; sdram:SDRAM|i_addr[12]                  ; 9       ;
; sdram:SDRAM|i_cmd[3]                    ; 2       ;
; sdram:SDRAM|i_cmd[0]                    ; 2       ;
; sdram:SDRAM|i_cmd[1]                    ; 2       ;
; sdram:SDRAM|i_cmd[2]                    ; 2       ;
; sdram:SDRAM|refresh_counter[13]         ; 2       ;
; sdram:SDRAM|refresh_counter[10]         ; 2       ;
; sdram:SDRAM|refresh_counter[9]          ; 2       ;
; sdram:SDRAM|refresh_counter[8]          ; 2       ;
; sdram:SDRAM|refresh_counter[4]          ; 2       ;
; Total number of inverted registers = 14 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |RTRT|counter[17]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RTRT|LEDR[0]~reg0                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|m_dqm[0]                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module|entries[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|i_count[1]                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|m_addr[11]                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|m_addr[4]                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|m_addr[0]                                                                 ;
; 7:1                ; 33 bits   ; 132 LEs       ; 0 LEs                ; 132 LEs                ; Yes        ; |RTRT|sdram:SDRAM|active_addr[11]                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RTRT|sdram:SDRAM|m_data[12]                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |RTRT|sdram:SDRAM|Selector35                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |RTRT|sdram:SDRAM|Selector27                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for sdram:SDRAM                            ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:SDRAM_PLL|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------+
; Parameter Name                ; Value                       ; Type                       ;
+-------------------------------+-----------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                    ;
; PLL_TYPE                      ; AUTO                        ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                    ;
; LOCK_HIGH                     ; 1                           ; Untyped                    ;
; LOCK_LOW                      ; 1                           ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                    ;
; SKIP_VCO                      ; OFF                         ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                    ;
; BANDWIDTH                     ; 0                           ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                    ;
; DOWN_SPREAD                   ; 0                           ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 1000                        ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                    ;
; DPA_DIVIDER                   ; 0                           ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                    ;
; VCO_MIN                       ; 0                           ; Untyped                    ;
; VCO_MAX                       ; 0                           ; Untyped                    ;
; VCO_CENTER                    ; 0                           ; Untyped                    ;
; PFD_MIN                       ; 0                           ; Untyped                    ;
; PFD_MAX                       ; 0                           ; Untyped                    ;
; M_INITIAL                     ; 0                           ; Untyped                    ;
; M                             ; 0                           ; Untyped                    ;
; N                             ; 1                           ; Untyped                    ;
; M2                            ; 1                           ; Untyped                    ;
; N2                            ; 1                           ; Untyped                    ;
; SS                            ; 1                           ; Untyped                    ;
; C0_HIGH                       ; 0                           ; Untyped                    ;
; C1_HIGH                       ; 0                           ; Untyped                    ;
; C2_HIGH                       ; 0                           ; Untyped                    ;
; C3_HIGH                       ; 0                           ; Untyped                    ;
; C4_HIGH                       ; 0                           ; Untyped                    ;
; C5_HIGH                       ; 0                           ; Untyped                    ;
; C6_HIGH                       ; 0                           ; Untyped                    ;
; C7_HIGH                       ; 0                           ; Untyped                    ;
; C8_HIGH                       ; 0                           ; Untyped                    ;
; C9_HIGH                       ; 0                           ; Untyped                    ;
; C0_LOW                        ; 0                           ; Untyped                    ;
; C1_LOW                        ; 0                           ; Untyped                    ;
; C2_LOW                        ; 0                           ; Untyped                    ;
; C3_LOW                        ; 0                           ; Untyped                    ;
; C4_LOW                        ; 0                           ; Untyped                    ;
; C5_LOW                        ; 0                           ; Untyped                    ;
; C6_LOW                        ; 0                           ; Untyped                    ;
; C7_LOW                        ; 0                           ; Untyped                    ;
; C8_LOW                        ; 0                           ; Untyped                    ;
; C9_LOW                        ; 0                           ; Untyped                    ;
; C0_INITIAL                    ; 0                           ; Untyped                    ;
; C1_INITIAL                    ; 0                           ; Untyped                    ;
; C2_INITIAL                    ; 0                           ; Untyped                    ;
; C3_INITIAL                    ; 0                           ; Untyped                    ;
; C4_INITIAL                    ; 0                           ; Untyped                    ;
; C5_INITIAL                    ; 0                           ; Untyped                    ;
; C6_INITIAL                    ; 0                           ; Untyped                    ;
; C7_INITIAL                    ; 0                           ; Untyped                    ;
; C8_INITIAL                    ; 0                           ; Untyped                    ;
; C9_INITIAL                    ; 0                           ; Untyped                    ;
; C0_MODE                       ; BYPASS                      ; Untyped                    ;
; C1_MODE                       ; BYPASS                      ; Untyped                    ;
; C2_MODE                       ; BYPASS                      ; Untyped                    ;
; C3_MODE                       ; BYPASS                      ; Untyped                    ;
; C4_MODE                       ; BYPASS                      ; Untyped                    ;
; C5_MODE                       ; BYPASS                      ; Untyped                    ;
; C6_MODE                       ; BYPASS                      ; Untyped                    ;
; C7_MODE                       ; BYPASS                      ; Untyped                    ;
; C8_MODE                       ; BYPASS                      ; Untyped                    ;
; C9_MODE                       ; BYPASS                      ; Untyped                    ;
; C0_PH                         ; 0                           ; Untyped                    ;
; C1_PH                         ; 0                           ; Untyped                    ;
; C2_PH                         ; 0                           ; Untyped                    ;
; C3_PH                         ; 0                           ; Untyped                    ;
; C4_PH                         ; 0                           ; Untyped                    ;
; C5_PH                         ; 0                           ; Untyped                    ;
; C6_PH                         ; 0                           ; Untyped                    ;
; C7_PH                         ; 0                           ; Untyped                    ;
; C8_PH                         ; 0                           ; Untyped                    ;
; C9_PH                         ; 0                           ; Untyped                    ;
; L0_HIGH                       ; 1                           ; Untyped                    ;
; L1_HIGH                       ; 1                           ; Untyped                    ;
; G0_HIGH                       ; 1                           ; Untyped                    ;
; G1_HIGH                       ; 1                           ; Untyped                    ;
; G2_HIGH                       ; 1                           ; Untyped                    ;
; G3_HIGH                       ; 1                           ; Untyped                    ;
; E0_HIGH                       ; 1                           ; Untyped                    ;
; E1_HIGH                       ; 1                           ; Untyped                    ;
; E2_HIGH                       ; 1                           ; Untyped                    ;
; E3_HIGH                       ; 1                           ; Untyped                    ;
; L0_LOW                        ; 1                           ; Untyped                    ;
; L1_LOW                        ; 1                           ; Untyped                    ;
; G0_LOW                        ; 1                           ; Untyped                    ;
; G1_LOW                        ; 1                           ; Untyped                    ;
; G2_LOW                        ; 1                           ; Untyped                    ;
; G3_LOW                        ; 1                           ; Untyped                    ;
; E0_LOW                        ; 1                           ; Untyped                    ;
; E1_LOW                        ; 1                           ; Untyped                    ;
; E2_LOW                        ; 1                           ; Untyped                    ;
; E3_LOW                        ; 1                           ; Untyped                    ;
; L0_INITIAL                    ; 1                           ; Untyped                    ;
; L1_INITIAL                    ; 1                           ; Untyped                    ;
; G0_INITIAL                    ; 1                           ; Untyped                    ;
; G1_INITIAL                    ; 1                           ; Untyped                    ;
; G2_INITIAL                    ; 1                           ; Untyped                    ;
; G3_INITIAL                    ; 1                           ; Untyped                    ;
; E0_INITIAL                    ; 1                           ; Untyped                    ;
; E1_INITIAL                    ; 1                           ; Untyped                    ;
; E2_INITIAL                    ; 1                           ; Untyped                    ;
; E3_INITIAL                    ; 1                           ; Untyped                    ;
; L0_MODE                       ; BYPASS                      ; Untyped                    ;
; L1_MODE                       ; BYPASS                      ; Untyped                    ;
; G0_MODE                       ; BYPASS                      ; Untyped                    ;
; G1_MODE                       ; BYPASS                      ; Untyped                    ;
; G2_MODE                       ; BYPASS                      ; Untyped                    ;
; G3_MODE                       ; BYPASS                      ; Untyped                    ;
; E0_MODE                       ; BYPASS                      ; Untyped                    ;
; E1_MODE                       ; BYPASS                      ; Untyped                    ;
; E2_MODE                       ; BYPASS                      ; Untyped                    ;
; E3_MODE                       ; BYPASS                      ; Untyped                    ;
; L0_PH                         ; 0                           ; Untyped                    ;
; L1_PH                         ; 0                           ; Untyped                    ;
; G0_PH                         ; 0                           ; Untyped                    ;
; G1_PH                         ; 0                           ; Untyped                    ;
; G2_PH                         ; 0                           ; Untyped                    ;
; G3_PH                         ; 0                           ; Untyped                    ;
; E0_PH                         ; 0                           ; Untyped                    ;
; E1_PH                         ; 0                           ; Untyped                    ;
; E2_PH                         ; 0                           ; Untyped                    ;
; E3_PH                         ; 0                           ; Untyped                    ;
; M_PH                          ; 0                           ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                    ;
; CLK0_COUNTER                  ; G0                          ; Untyped                    ;
; CLK1_COUNTER                  ; G0                          ; Untyped                    ;
; CLK2_COUNTER                  ; G0                          ; Untyped                    ;
; CLK3_COUNTER                  ; G0                          ; Untyped                    ;
; CLK4_COUNTER                  ; G0                          ; Untyped                    ;
; CLK5_COUNTER                  ; G0                          ; Untyped                    ;
; CLK6_COUNTER                  ; E0                          ; Untyped                    ;
; CLK7_COUNTER                  ; E1                          ; Untyped                    ;
; CLK8_COUNTER                  ; E2                          ; Untyped                    ;
; CLK9_COUNTER                  ; E3                          ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                    ;
; M_TIME_DELAY                  ; 0                           ; Untyped                    ;
; N_TIME_DELAY                  ; 0                           ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                    ;
; VCO_POST_SCALE                ; 0                           ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                    ;
; CBXI_PARAMETER                ; sdram_pll_altpll1           ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                    ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE             ;
+-------------------------------+-----------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ocm:ONCHIP|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+----------------------------------+
; Parameter Name                     ; Value           ; Type                             ;
+------------------------------------+-----------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                          ;
; WIDTH_A                            ; 16              ; Signed Integer                   ;
; WIDTHAD_A                          ; 16              ; Signed Integer                   ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                          ;
; WIDTH_B                            ; 16              ; Signed Integer                   ;
; WIDTHAD_B                          ; 16              ; Signed Integer                   ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                          ;
; BYTE_SIZE                          ; 8               ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                          ;
; INIT_FILE                          ; UNUSED          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                          ;
; ENABLE_ECC                         ; FALSE           ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                          ;
; DEVICE_FAMILY                      ; MAX 10          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_aeg2 ; Untyped                          ;
+------------------------------------+-----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                ;
+-------------------------------+---------------------------------------------+
; Name                          ; Value                                       ;
+-------------------------------+---------------------------------------------+
; Number of entity instances    ; 1                                           ;
; Entity Instance               ; sdram_pll:SDRAM_PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                      ;
;     -- PLL_TYPE               ; AUTO                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                           ;
+-------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; ocm:ONCHIP|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                            ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 65536                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 16                                         ;
;     -- NUMWORDS_B                         ; 65536                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                   ;
+-------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ocm:ONCHIP"                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; wren_a     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a[15..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module"                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:SDRAM"                                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; az_be_n        ; Input  ; Info     ; Stuck at GND                                                                        ;
; az_cs          ; Input  ; Info     ; Stuck at GND                                                                        ;
; za_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:hex0"                                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (9 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:SDRAM_PLL"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 124                         ;
; cycloneiii_ff         ; 276                         ;
;     CLR               ; 84                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 134                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 10                          ;
;     SCLR              ; 14                          ;
;     plain             ; 26                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 395                         ;
;     arith             ; 66                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 329                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 91                          ;
;         4 data inputs ; 179                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Apr 24 12:04:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RTRT -c RTRT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/as85/Desktop/RTRT/HexDriver.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sdram.v
    Info (12023): Found entity 1: sdram_input_efifo_module File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 21
    Info (12023): Found entity 2: sdram File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file rtrt.sv
    Info (12023): Found entity 1: RTRT File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/as85/Desktop/RTRT/sdram_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ocm.v
    Info (12023): Found entity 1: ocm File: C:/Users/as85/Desktop/RTRT/ocm.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at sdram.v(318): conditional expression evaluates to a constant File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram.v(328): conditional expression evaluates to a constant File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram.v(338): conditional expression evaluates to a constant File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram.v(682): conditional expression evaluates to a constant File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 682
Info (12127): Elaborating entity "RTRT" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at RTRT.sv(80): truncated value with size 32 to match size of target (25) File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 80
Warning (10230): Verilog HDL assignment warning at RTRT.sv(96): truncated value with size 32 to match size of target (16) File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 96
Warning (10230): Verilog HDL assignment warning at RTRT.sv(99): truncated value with size 32 to match size of target (25) File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 99
Warning (10034): Output port "HEX1" at RTRT.sv(16) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
Warning (10034): Output port "HEX2" at RTRT.sv(17) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
Warning (10034): Output port "HEX3" at RTRT.sv(18) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
Warning (10034): Output port "HEX4" at RTRT.sv(19) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
Warning (10034): Output port "HEX5" at RTRT.sv(20) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
Warning (10034): Output port "VGA_G" at RTRT.sv(39) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 39
Warning (10034): Output port "VGA_B" at RTRT.sv(41) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 41
Warning (10034): Output port "VGA_HS" at RTRT.sv(36) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 36
Warning (10034): Output port "VGA_VS" at RTRT.sv(37) has no driver File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 37
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:SDRAM_PLL" File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 55
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:SDRAM_PLL|altpll:altpll_component" File: C:/Users/as85/Desktop/RTRT/sdram_pll.v Line: 107
Info (12130): Elaborated megafunction instantiation "sdram_pll:SDRAM_PLL|altpll:altpll_component" File: C:/Users/as85/Desktop/RTRT/sdram_pll.v Line: 107
Info (12133): Instantiated megafunction "sdram_pll:SDRAM_PLL|altpll:altpll_component" with the following parameter: File: C:/Users/as85/Desktop/RTRT/sdram_pll.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "1000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll1.v
    Info (12023): Found entity 1: sdram_pll_altpll1 File: C:/Users/as85/Desktop/RTRT/db/sdram_pll_altpll1.v Line: 30
Info (12128): Elaborating entity "sdram_pll_altpll1" for hierarchy "sdram_pll:SDRAM_PLL|altpll:altpll_component|sdram_pll_altpll1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex0" File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 110
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:SDRAM" File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 135
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "sdram:SDRAM|sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module" File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 298
Info (12128): Elaborating entity "ocm" for hierarchy "ocm:ONCHIP" File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "ocm:ONCHIP|altsyncram:altsyncram_component" File: C:/Users/as85/Desktop/RTRT/ocm.v Line: 97
Info (12130): Elaborated megafunction instantiation "ocm:ONCHIP|altsyncram:altsyncram_component" File: C:/Users/as85/Desktop/RTRT/ocm.v Line: 97
Info (12133): Instantiated megafunction "ocm:ONCHIP|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/as85/Desktop/RTRT/ocm.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aeg2.tdf
    Info (12023): Found entity 1: altsyncram_aeg2 File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_aeg2" for hierarchy "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf
    Info (12023): Found entity 1: decode_h7a File: C:/Users/as85/Desktop/RTRT/db/decode_h7a.tdf Line: 22
Info (12128): Elaborating entity "decode_h7a" for hierarchy "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|decode_h7a:decode2" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf
    Info (12023): Found entity 1: mux_g3b File: C:/Users/as85/Desktop/RTRT/db/mux_g3b.tdf Line: 22
Info (12128): Elaborating entity "mux_g3b" for hierarchy "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|mux_g3b:mux4" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 48
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a3" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 149
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a4" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 182
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a5" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 215
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a6" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 248
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a7" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 281
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a8" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 314
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a9" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 347
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a10" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 380
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a11" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 413
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a12" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 446
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a13" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 479
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a14" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 512
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a15" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 545
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a19" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 677
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a20" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 710
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a21" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 743
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a22" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 776
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a23" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 809
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a24" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 842
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a25" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 875
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a26" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 908
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a27" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 941
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a28" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 974
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a29" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1007
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a30" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1040
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a31" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1073
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a35" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1205
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a36" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1238
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a37" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1271
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a38" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1304
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a39" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1337
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a40" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1370
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a41" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1403
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a42" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1436
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a43" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1469
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a44" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1502
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a45" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1535
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a46" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1568
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a47" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1601
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a51" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1733
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a52" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1766
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a53" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1799
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a54" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1832
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a55" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1865
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a56" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1898
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a57" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1931
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a58" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1964
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a59" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 1997
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a60" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2030
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a61" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2063
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a62" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2096
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a63" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2129
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a67" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2261
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a68" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2294
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a69" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2327
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a70" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2360
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a71" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2393
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a72" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2426
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a73" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2459
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a74" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2492
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a75" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2525
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a76" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2558
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a77" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2591
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a78" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2624
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a79" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2657
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a83" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2789
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a84" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2822
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a85" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2855
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a86" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2888
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a87" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2921
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a88" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2954
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a89" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 2987
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a90" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3020
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a91" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3053
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a92" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3086
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a93" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3119
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a94" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3152
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a95" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3185
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a99" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3317
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a100" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3350
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a101" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3383
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a102" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3416
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a103" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3449
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a104" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3482
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a105" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3515
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a106" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3548
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a107" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3581
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a108" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3614
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a109" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3647
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a110" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3680
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a111" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3713
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a115" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3845
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a116" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3878
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a117" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3911
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a118" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3944
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a119" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 3977
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a120" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4010
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a121" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4043
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a122" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4076
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a123" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4109
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a124" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4142
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a125" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4175
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a126" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4208
        Warning (14320): Synthesized away node "ocm:ONCHIP|altsyncram:altsyncram_component|altsyncram_aeg2:auto_generated|ram_block1a127" File: C:/Users/as85/Desktop/RTRT/db/altsyncram_aeg2.tdf Line: 4241
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/as85/Desktop/RTRT/sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 15
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 20
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 24
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 26
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 28
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 29
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 36
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 37
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 38
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 39
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 39
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 39
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 39
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 41
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 41
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 41
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab7" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab7 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab7 -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/as85/Desktop/RTRT/output_files/RTRT.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/as85/Desktop/RTRT/RTRT.sv Line: 6
Info (21057): Implemented 654 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 95 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 505 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Sun Apr 24 12:04:22 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/as85/Desktop/RTRT/output_files/RTRT.map.smsg.


