Analysis & Synthesis report for RISC_V_Pipeline
Fri May 12 16:36:31 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state
  9. State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Data_Path:DataPath
 16. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:jalr_mux
 17. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:IF_mux
 18. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_param:Pc
 19. Parameter Settings for User Entity Instance: Data_Path:DataPath|Program_Memory:ROM
 20. Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Add_IF
 21. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file
 22. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero
 23. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:ra
 24. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp
 25. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:gp
 26. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:tp
 27. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t0
 28. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t1
 29. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t2
 30. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s0
 31. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s1
 32. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a0
 33. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a1
 34. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a2
 35. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a3
 36. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a4
 37. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a5
 38. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a6
 39. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a7
 40. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s2
 41. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s3
 42. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s4
 43. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s5
 44. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s6
 45. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s7
 46. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s8
 47. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s9
 48. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s10
 49. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s11
 50. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t3
 51. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t4
 52. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t5
 53. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6
 54. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_1
 55. Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_2
 56. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:forwardMuxA
 57. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:srcamux
 58. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:forwardMuxB
 59. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:srcbmux
 60. Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Adder_EX
 61. Parameter Settings for User Entity Instance: Data_Path:DataPath|Memory_Controller:MemCtrl
 62. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:peripheral_mux
 63. Parameter Settings for User Entity Instance: Data_Path:DataPath|Data_Memory:RAM
 64. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:TXReg
 65. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:RXReg
 66. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx
 67. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx
 68. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx
 69. Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx
 70. Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:InReg
 71. Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:OutReg
 72. Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:Write_data_mux
 73. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:Write_data_mux"
 74. Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:OutReg"
 75. Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:InReg"
 76. Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0"
 77. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF"
 78. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF"
 79. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR"
 80. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:RXReg"
 81. Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:TXReg"
 82. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:peripheral_mux"
 83. Port Connectivity Checks: "Data_Path:DataPath|ALU:Adder_EX"
 84. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:srcbmux"
 85. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:forwardMuxB"
 86. Port Connectivity Checks: "Data_Path:DataPath|Mux2x1:srcamux"
 87. Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:forwardMuxA"
 88. Port Connectivity Checks: "Data_Path:DataPath|ID_IEx:pip_reg1"
 89. Port Connectivity Checks: "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero"
 90. Port Connectivity Checks: "Data_Path:DataPath|ALU:Add_IF"
 91. Port Connectivity Checks: "Data_Path:DataPath"
 92. Port Connectivity Checks: "controller:control"
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages
 96. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 12 16:36:31 2023       ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                   ; RISC_V_Pipeline                             ;
; Top-level Entity Name           ; RISC_V_Pipeline                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3395                                        ;
; Total pins                      ; 21                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; RISC_V_Pipeline    ; RISC_V_Pipeline    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+-----------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type              ; File Name with Absolute Path                                          ; Library ;
+-----------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+---------+
; ../src/RISC_V_Pipeline.v                                              ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v      ;         ;
; ../src/UART_TX.v                                                      ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v              ;         ;
; ../src/UART_RX.v                                                      ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v              ;         ;
; ../src/UART.v                                                         ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v                 ;         ;
; ../src/TXshift_register.v                                             ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v     ;         ;
; ../src/RXshift_register.v                                             ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RXshift_register.v     ;         ;
; ../src/rv32i_imm_gen.v                                                ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/rv32i_imm_gen.v        ;         ;
; ../src/Register.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Register.v             ;         ;
; ../src/Reg_param.v                                                    ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_param.v            ;         ;
; ../src/Reg_File.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v             ;         ;
; ../src/Program_Memory.v                                               ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v       ;         ;
; ../src/Mux4x1.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux4x1.v               ;         ;
; ../src/Mux2x1.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v               ;         ;
; ../src/Mux.v                                                          ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v                  ;         ;
; ../src/Memory_Controller.v                                            ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Memory_Controller.v    ;         ;
; ../src/GPIO.v                                                         ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/GPIO.v                 ;         ;
; ../src/FSM_UART_tx.v                                                  ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_tx.v          ;         ;
; ../src/FSM_UART_rx.v                                                  ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v          ;         ;
; ../src/FF_D_enable.v                                                  ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_enable.v          ;         ;
; ../src/FF_D_2enable.v                                                 ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_2enable.v         ;         ;
; ../src/Decoder_Onehot.v                                               ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v       ;         ;
; ../src/Data_Path.v                                                    ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v            ;         ;
; ../src/Data_Memory.v                                                  ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v          ;         ;
; ../src/Counter_Param.v                                                ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Counter_Param.v        ;         ;
; ../src/Bit_Rate_Pulse.v                                               ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Bit_Rate_Pulse.v       ;         ;
; ../src/IF_ID.v                                                        ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v                ;         ;
; ../src/ID_IEx.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v               ;         ;
; ../src/IEx_IMem.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IEx_IMem.v             ;         ;
; ../src/IMem_IWB.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IMem_IWB.v             ;         ;
; ../src/c_ID_IEx.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_ID_IEx.v             ;         ;
; ../src/c_IEx_IM.v                                                     ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_IEx_IM.v             ;         ;
; ../src/c_IM_IW.v                                                      ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_IM_IW.v              ;         ;
; ../src/control_signals.v                                              ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/control_signals.v      ;         ;
; ../src/aludec.v                                                       ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/aludec.v               ;         ;
; ../src/controller.v                                                   ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v           ;         ;
; ../src/ALU.v                                                          ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU.v                  ;         ;
; ../src/alu2.v                                                         ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/alu2.v                 ;         ;
; ../src/hazardunit.v                                                   ; yes             ; User Verilog HDL File  ; C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/hazardunit.v           ;         ;
; /my_designs/quartusprime/risc_v_pipeline/assembly_code/load_stall.txt ; yes             ; Auto-Found File        ; /my_designs/quartusprime/risc_v_pipeline/assembly_code/load_stall.txt ;         ;
+-----------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2520      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2030      ;
;     -- 7 input functions                    ; 81        ;
;     -- 6 input functions                    ; 1417      ;
;     -- 5 input functions                    ; 180       ;
;     -- 4 input functions                    ; 106       ;
;     -- <=3 input functions                  ; 246       ;
;                                             ;           ;
; Dedicated logic registers                   ; 3395      ;
;                                             ;           ;
; I/O pins                                    ; 21        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3396      ;
; Total fan-out                               ; 22430     ;
; Average fan-out                             ; 4.10      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name       ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |RISC_V_Pipeline                            ; 2030 (0)            ; 3395 (0)                  ; 0                 ; 0          ; 21   ; 0            ; |RISC_V_Pipeline                                                                                      ; RISC_V_Pipeline   ; work         ;
;    |Data_Path:DataPath|                     ; 2011 (0)            ; 3384 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath                                                                   ; Data_Path         ; work         ;
;       |ALU:Add_IF|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|ALU:Add_IF                                                        ; ALU               ; work         ;
;       |Data_Memory:RAM|                     ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Data_Memory:RAM                                                   ; Data_Memory       ; work         ;
;       |GPIO:gpio_0|                         ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|GPIO:gpio_0                                                       ; GPIO              ; work         ;
;          |Register:InReg|                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|GPIO:gpio_0|Register:InReg                                        ; Register          ; work         ;
;       |ID_IEx:pip_reg1|                     ; 562 (562)           ; 87 (87)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|ID_IEx:pip_reg1                                                   ; ID_IEx            ; work         ;
;       |IEx_IMem:pipreg2|                    ; 4 (4)               ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|IEx_IMem:pipreg2                                                  ; IEx_IMem          ; work         ;
;       |IF_ID:pip_reg0|                      ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|IF_ID:pip_reg0                                                    ; IF_ID             ; work         ;
;       |IMem_IWB:pipreg3|                    ; 7 (7)               ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|IMem_IWB:pipreg3                                                  ; IMem_IWB          ; work         ;
;       |Memory_Controller:MemCtrl|           ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Memory_Controller:MemCtrl                                         ; Memory_Controller ; work         ;
;       |Mux4x1:Write_data_mux|               ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:Write_data_mux                                             ; Mux4x1            ; work         ;
;       |Mux4x1:forwardMuxA|                  ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:forwardMuxA                                                ; Mux4x1            ; work         ;
;       |Mux4x1:forwardMuxB|                  ; 56 (56)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:forwardMuxB                                                ; Mux4x1            ; work         ;
;       |Mux4x1:peripheral_mux|               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:peripheral_mux                                             ; Mux4x1            ; work         ;
;       |Mux4x1:srcbmux|                      ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:srcbmux                                                    ; Mux4x1            ; work         ;
;       |Program_Memory:ROM|                  ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Program_Memory:ROM                                                ; Program_Memory    ; work         ;
;       |Reg_File:Reg_file|                   ; 65 (0)              ; 992 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file                                                 ; Reg_File          ; work         ;
;          |Decoder_Onehot:dec|               ; 37 (37)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Decoder_Onehot:dec                              ; Decoder_Onehot    ; work         ;
;          |Reg_param:a0|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a0                                    ; Reg_param         ; work         ;
;          |Reg_param:a1|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a1                                    ; Reg_param         ; work         ;
;          |Reg_param:a2|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a2                                    ; Reg_param         ; work         ;
;          |Reg_param:a3|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a3                                    ; Reg_param         ; work         ;
;          |Reg_param:a4|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a4                                    ; Reg_param         ; work         ;
;          |Reg_param:a5|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a5                                    ; Reg_param         ; work         ;
;          |Reg_param:a6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a6                                    ; Reg_param         ; work         ;
;          |Reg_param:a7|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a7                                    ; Reg_param         ; work         ;
;          |Reg_param:gp|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:gp                                    ; Reg_param         ; work         ;
;          |Reg_param:ra|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:ra                                    ; Reg_param         ; work         ;
;          |Reg_param:s0|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s0                                    ; Reg_param         ; work         ;
;          |Reg_param:s10|                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s10                                   ; Reg_param         ; work         ;
;          |Reg_param:s11|                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s11                                   ; Reg_param         ; work         ;
;          |Reg_param:s1|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s1                                    ; Reg_param         ; work         ;
;          |Reg_param:s2|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s2                                    ; Reg_param         ; work         ;
;          |Reg_param:s3|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s3                                    ; Reg_param         ; work         ;
;          |Reg_param:s4|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s4                                    ; Reg_param         ; work         ;
;          |Reg_param:s5|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s5                                    ; Reg_param         ; work         ;
;          |Reg_param:s6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s6                                    ; Reg_param         ; work         ;
;          |Reg_param:s7|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s7                                    ; Reg_param         ; work         ;
;          |Reg_param:s8|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s8                                    ; Reg_param         ; work         ;
;          |Reg_param:s9|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s9                                    ; Reg_param         ; work         ;
;          |Reg_param:sp|                     ; 28 (28)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp                                    ; Reg_param         ; work         ;
;          |Reg_param:t0|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t0                                    ; Reg_param         ; work         ;
;          |Reg_param:t1|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t1                                    ; Reg_param         ; work         ;
;          |Reg_param:t2|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t2                                    ; Reg_param         ; work         ;
;          |Reg_param:t3|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t3                                    ; Reg_param         ; work         ;
;          |Reg_param:t4|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t4                                    ; Reg_param         ; work         ;
;          |Reg_param:t5|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t5                                    ; Reg_param         ; work         ;
;          |Reg_param:t6|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6                                    ; Reg_param         ; work         ;
;          |Reg_param:tp|                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_File:Reg_file|Reg_param:tp                                    ; Reg_param         ; work         ;
;       |Reg_param:Pc|                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|Reg_param:Pc                                                      ; Reg_param         ; work         ;
;       |UART:uart_0|                         ; 76 (3)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0                                                       ; UART              ; work         ;
;          |Register:RXReg|                   ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|Register:RXReg                                        ; Register          ; work         ;
;          |Register:TXReg|                   ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|Register:TXReg                                        ; Register          ; work         ;
;          |UART_RX:RX|                       ; 32 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX                                            ; UART_RX           ; work         ;
;             |Bit_Rate_Pulse:BR_pulse_rx|    ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx                 ; Bit_Rate_Pulse    ; work         ;
;             |Counter_Param:Counter_bits_rx| ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx              ; Counter_Param     ; work         ;
;             |FSM_UART_rx:FSM_rx|            ; 12 (11)             ; 7 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx                         ; FSM_UART_rx       ; work         ;
;                |FF_D_enable:Sampling|       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling    ; FF_D_enable       ; work         ;
;             |RXshift_register:SR|           ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR                        ; RXshift_register  ; work         ;
;                |FF_D_enable:FF_[1].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[1].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[2].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[2].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[3].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[3].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[4].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[4].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[5].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[5].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[6].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[6].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[7].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[7].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[8].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[8].FF  ; FF_D_enable       ; work         ;
;                |FF_D_enable:FF_[9].FF|      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[9].FF  ; FF_D_enable       ; work         ;
;          |UART_TX:TX|                       ; 41 (1)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX                                            ; UART_TX           ; work         ;
;             |Bit_Rate_Pulse:BR_pulse_tx|    ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx                 ; Bit_Rate_Pulse    ; work         ;
;             |Counter_Param:Counter_bits_tx| ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx              ; Counter_Param     ; work         ;
;             |FSM_UART_tx:FSM_tx|            ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx                         ; FSM_UART_tx       ; work         ;
;             |TXshift_register:SR|           ; 11 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR                        ; TXshift_register  ; work         ;
;                |FF_D_2enable:FF_[0].FF|     ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[1].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[2].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[3].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[4].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[5].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[6].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[7].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[8].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF ; FF_D_2enable      ; work         ;
;                |FF_D_2enable:FF_[9].FF|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF ; FF_D_2enable      ; work         ;
;       |alu2:Alu0|                           ; 258 (258)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0                                                         ; alu2              ; work         ;
;    |controller:control|                     ; 6 (0)               ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|controller:control                                                                   ; controller        ; work         ;
;       |c_ID_IEx:c_pipreg0|                  ; 2 (2)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|controller:control|c_ID_IEx:c_pipreg0                                                ; c_ID_IEx          ; work         ;
;       |c_IEx_IM:c_pipreg1|                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|controller:control|c_IEx_IM:c_pipreg1                                                ; c_IEx_IM          ; work         ;
;       |c_IM_IW:c_pipreg2|                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|controller:control|c_IM_IW:c_pipreg2                                                 ; c_IM_IW           ; work         ;
;       |control_signals:ctl_sig|             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|controller:control|control_signals:ctl_sig                                           ; control_signals   ; work         ;
;    |hazardunit:h|                           ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Pipeline|hazardunit:h                                                                         ; hazardunit        ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state                            ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+
; Name               ; Rx_state.STOP ; Rx_state.RX_BITS ; Rx_state.RESET_TIM ; Rx_state.WAIT_RX ; Rx_state.START_R ; Rx_state.INI_R ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+
; Rx_state.INI_R     ; 0             ; 0                ; 0                  ; 0                ; 0                ; 0              ;
; Rx_state.START_R   ; 0             ; 0                ; 0                  ; 0                ; 1                ; 1              ;
; Rx_state.WAIT_RX   ; 0             ; 0                ; 0                  ; 1                ; 0                ; 1              ;
; Rx_state.RESET_TIM ; 0             ; 0                ; 1                  ; 0                ; 0                ; 1              ;
; Rx_state.RX_BITS   ; 0             ; 1                ; 0                  ; 0                ; 0                ; 1              ;
; Rx_state.STOP      ; 1             ; 0                ; 0                  ; 0                ; 0                ; 1              ;
+--------------------+---------------+------------------+--------------------+------------------+------------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state           ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Name               ; Tx_state.WAIT_TX ; Tx_state.TX_BITS_T ; Tx_state.START_T ; Tx_state.INI_T ; Tx_state.STOP_T ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+
; Tx_state.INI_T     ; 0                ; 0                  ; 0                ; 0              ; 0               ;
; Tx_state.START_T   ; 0                ; 0                  ; 1                ; 1              ; 0               ;
; Tx_state.TX_BITS_T ; 0                ; 1                  ; 0                ; 1              ; 0               ;
; Tx_state.WAIT_TX   ; 1                ; 0                  ; 0                ; 1              ; 0               ;
; Tx_state.STOP_T    ; 0                ; 0                  ; 0                ; 1              ; 1               ;
+--------------------+------------------+--------------------+------------------+----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                         ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                               ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+
; Data_Path:DataPath|GPIO:gpio_0|Register:OutReg|Q[0..31]                 ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|GPIO:gpio_0|Register:InReg|Q[8..31]                  ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|UART:uart_0|Register:RXReg|Q[10..31]                 ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|UART:uart_0|Register:TXReg|Q[2..23]                  ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero|Q[0..31]            ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[1]                          ; Merged with Data_Path:DataPath|ID_IEx:pip_reg1|PCE[1]            ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[0]                          ; Merged with Data_Path:DataPath|ID_IEx:pip_reg1|PCE[0]            ;
; controller:control|c_ID_IEx:c_pipreg0|ResultSrcE[1]                     ; Merged with controller:control|c_ID_IEx:c_pipreg0|JumpE          ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[1]                           ; Merged with Data_Path:DataPath|IF_ID:pip_reg0|PCD[1]             ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[0]                           ; Merged with Data_Path:DataPath|IF_ID:pip_reg0|PCD[0]             ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[2,3,6,25..31]                  ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_ID_IEx:c_pipreg0|ALUSrcAE                          ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_ID_IEx:c_pipreg0|ALUSrcBE[1]                       ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[31]                          ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_ID_IEx:c_pipreg0|JumpE                             ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_ID_IEx:c_pipreg0|BranchE                           ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_ID_IEx:c_pipreg0|BranchnE                          ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_IEx_IM:c_pipreg1|ResultSrcM[1]                     ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[31]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[31]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[30]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[30]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[29]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[29]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[28]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[28]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[27]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[27]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[26]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[26]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[25]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[25]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[24]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[24]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[23]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[23]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[22]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[22]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[21]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[21]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[20]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[20]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[19]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[19]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[18]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[18]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[17]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[17]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[16]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[16]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[15]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[15]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[14]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[14]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[13]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[13]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[12]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[12]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[11]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[11]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[10]                              ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[10]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[9]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[9]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[8]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[8]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[7]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[7]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[6]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[6]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[5]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[5]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[4]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[4]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[3]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[3]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[2]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[2]                                ; Lost fanout                                                      ;
; controller:control|c_IM_IW:c_pipreg2|ResultSrcW[1]                      ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[0]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[0]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[0]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[0]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[31]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[31]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[31]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[31]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[30]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[30]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[30]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[30]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[29]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[29]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[29]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[29]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[28]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[28]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[28]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[28]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[27]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[27]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[27]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[27]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[26]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[26]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[26]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[26]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[25]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[25]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[25]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[25]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[24]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[24]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[24]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[24]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[23]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[23]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[23]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[23]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[22]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[22]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[22]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[22]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[21]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[21]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[21]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[21]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[20]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[20]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[20]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[20]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[19]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[19]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[19]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[19]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[18]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[18]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[18]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[18]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[17]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[17]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[17]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[17]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[16]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[16]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[16]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[16]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[15]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[15]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[15]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[15]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[14]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[14]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[14]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[14]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[13]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[13]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[13]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[13]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[12]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[12]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[12]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[12]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[11]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[11]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[11]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[11]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[10]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[10]                        ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[10]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[10]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[9]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[9]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[9]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[9]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[8]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[8]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[8]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[8]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[7]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[7]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[7]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[7]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[6]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[6]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[6]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[6]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[5]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[5]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[5]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[5]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[4]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[4]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[4]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[4]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[3]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[3]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[3]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[3]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[2]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[2]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[2]                          ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[2]                           ; Lost fanout                                                      ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[1]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[1]                         ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[1]                               ; Lost fanout                                                      ;
; Data_Path:DataPath|IF_ID:pip_reg0|PCD[1]                                ; Lost fanout                                                      ;
; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[5,6,12..30]                  ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|Reg_param:Pc|Q[0,1]                                  ; Stuck at GND due to stuck port data_in                           ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[11]                            ; Merged with Data_Path:DataPath|IF_ID:pip_reg0|InstrD[19]         ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[15]                            ; Merged with Data_Path:DataPath|IF_ID:pip_reg0|InstrD[17]         ;
; Data_Path:DataPath|ID_IEx:pip_reg1|Rs1E[4]                              ; Merged with Data_Path:DataPath|ID_IEx:pip_reg1|RdE[4]            ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[1]                             ; Merged with Data_Path:DataPath|IF_ID:pip_reg0|InstrD[0]          ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[12]                            ; Merged with Data_Path:DataPath|IF_ID:pip_reg0|InstrD[14]         ;
; Data_Path:DataPath|ID_IEx:pip_reg1|Rs1E[0]                              ; Merged with Data_Path:DataPath|ID_IEx:pip_reg1|Rs1E[2]           ;
; controller:control|c_ID_IEx:c_pipreg0|ALUControlE[3]                    ; Stuck at GND due to stuck port data_in                           ;
; controller:control|c_ID_IEx:c_pipreg0|ALUControlE[0]                    ; Merged with controller:control|c_ID_IEx:c_pipreg0|ALUControlE[2] ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~7 ; Lost fanout                                                      ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~8 ; Lost fanout                                                      ;
; Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|Rx_state~9 ; Lost fanout                                                      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~5 ; Lost fanout                                                      ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx|Tx_state~6 ; Lost fanout                                                      ;
; Data_Path:DataPath|Reg_param:Pc|Q[10..31]                               ; Lost fanout                                                      ;
; Total Number of Removed Registers = 401                                 ;                                                                  ;
+-------------------------------------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                        ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[6]      ; Stuck at GND              ; controller:control|c_ID_IEx:c_pipreg0|ALUSrcAE,                                     ;
;                                                  ; due to stuck port data_in ; controller:control|c_ID_IEx:c_pipreg0|ALUSrcBE[1],                                  ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[31],                                     ;
;                                                  ;                           ; controller:control|c_ID_IEx:c_pipreg0|BranchnE,                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[31],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[30],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[29],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[28],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[27],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[26],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[25],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[24],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[23],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[22],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[21],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[20],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[19],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[18],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[17],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[16],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[15],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[14],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[13],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[12],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[11],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[10],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[9], Data_Path:DataPath|IF_ID:pip_reg0|PCD[8], ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[7], Data_Path:DataPath|IF_ID:pip_reg0|PCD[6], ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[5], Data_Path:DataPath|IF_ID:pip_reg0|PCD[4], ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[3], Data_Path:DataPath|IF_ID:pip_reg0|PCD[2], ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[0],                                           ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[31],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[30],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[29],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[28],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[27],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[26],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[25],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[24],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[23],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[22],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[21],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[20],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[19],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[18],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[17],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[16],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[15],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[14],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[13],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[12],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[11],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[10],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[9],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[8],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[7],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[6],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[5],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[4],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[3],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCPlus4D[2],                                      ;
;                                                  ;                           ; Data_Path:DataPath|IF_ID:pip_reg0|PCD[1],                                           ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[30],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[29],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[28],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[27],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[26],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[25],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[24],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[23],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[22],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[21],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[20],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[19],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[18],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[17],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[16],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[15],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[14],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[13],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[12],                                     ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[6],                                      ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[5],                                      ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[1], Data_Path:DataPath|Reg_param:Pc|Q[0],         ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[10], Data_Path:DataPath|Reg_param:Pc|Q[11],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[12], Data_Path:DataPath|Reg_param:Pc|Q[13],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[14], Data_Path:DataPath|Reg_param:Pc|Q[15],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[16], Data_Path:DataPath|Reg_param:Pc|Q[17],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[18], Data_Path:DataPath|Reg_param:Pc|Q[19],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[20], Data_Path:DataPath|Reg_param:Pc|Q[21],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[22], Data_Path:DataPath|Reg_param:Pc|Q[23],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[24], Data_Path:DataPath|Reg_param:Pc|Q[25],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[26], Data_Path:DataPath|Reg_param:Pc|Q[27],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[28], Data_Path:DataPath|Reg_param:Pc|Q[29],       ;
;                                                  ;                           ; Data_Path:DataPath|Reg_param:Pc|Q[30], Data_Path:DataPath|Reg_param:Pc|Q[31]        ;
; controller:control|c_ID_IEx:c_pipreg0|JumpE      ; Stuck at GND              ; controller:control|c_IEx_IM:c_pipreg1|ResultSrcM[1],                                ;
;                                                  ; due to stuck port data_in ; controller:control|c_IM_IW:c_pipreg2|ResultSrcW[1],                                 ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[0],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[0],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[0],                                          ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[31],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[31],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[31],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[29],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[29],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[29],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[28],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[28],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[28],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[27],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[27],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[27],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[26],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[26],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[26],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[25],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[25],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[25],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[24],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[24],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[24],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[23],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[23],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[23],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[22],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[22],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[22],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[21],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[21],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[21],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[20],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[20],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[20],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[19],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[19],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[19],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[17],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[17],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[17],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[16],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[16],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[16],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[15],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[15],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[15],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[14],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[14],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[14],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[13],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[13],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[13],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[12],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[12],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[12],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[11],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[11],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[11],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[10],                                   ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[10],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[10],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[9],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[9],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[9],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[8],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[8],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[8],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[7],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[7],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[7],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[6],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[6],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[6],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[5],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[5],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[5],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[4],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[4],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[4],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[3],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[3],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[3],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[2],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[2],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[2],                                     ;
;                                                  ;                           ; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[1],                                    ;
;                                                  ;                           ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[1],                                    ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCE[1]                                           ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[30] ; Lost Fanouts              ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[30],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[30]                                     ;
; Data_Path:DataPath|IMem_IWB:pipreg3|PCPlus4W[18] ; Lost Fanouts              ; Data_Path:DataPath|IEx_IMem:pipreg2|PCPlus4M[18],                                   ;
;                                                  ;                           ; Data_Path:DataPath|ID_IEx:pip_reg1|PCPlus4E[18]                                     ;
; Data_Path:DataPath|IF_ID:pip_reg0|InstrD[30]     ; Stuck at GND              ; controller:control|c_ID_IEx:c_pipreg0|ALUControlE[3]                                ;
;                                                  ; due to stuck port data_in ;                                                                                     ;
+--------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3395  ;
; Number of registers using Synchronous Clear  ; 161   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 1347  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3122  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[9].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[8].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[7].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[6].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q ; 1       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[24]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[3]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[2]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[4]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[7]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[18]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[17]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[16]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[15]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[14]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[13]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[23]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[22]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[21]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[20]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[19]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[11]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[27]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[26]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[25]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[8]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[30]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[29]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[28]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[10]                                ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[9]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[6]                                 ; 2       ;
; Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp|Q[5]                                 ; 2       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[4].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[3].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[2].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[1].FF|q ; 1       ;
; Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF|q ; 1       ;
; Total number of inverted registers = 38                                                ;         ;
+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[11]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IMem_IWB:pipreg3|ReadDataW[25]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IMem_IWB:pipreg3|ReadDataW[8]                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IMem_IWB:pipreg3|ReadDataW[3]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IMem_IWB:pipreg3|ReadDataW[1]                                       ;
; 17:1               ; 5 bits    ; 55 LEs        ; 30 LEs               ; 25 LEs                 ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|ID_IEx:pip_reg1|ImmExtE[3]                                          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|ID_IEx:pip_reg1|RD1E[4]                                             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|ID_IEx:pip_reg1|RD2E[18]                                            ;
; 16:1               ; 12 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IEx_IMem:pipreg2|ALUResultM[23]                                     ;
; 16:1               ; 12 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IEx_IMem:pipreg2|ALUResultM[11]                                     ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IEx_IMem:pipreg2|ALUResultM[30]                                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|IEx_IMem:pipreg2|ALUResultM[1]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISC_V_Pipeline|Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[5].FF|q ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:forwardMuxB|Mux29                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|Mux4x1:forwardMuxA|Mux14                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0|ShiftLeft0                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0|ShiftRight0                                               ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0|ShiftRight0                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0|ShiftRight0                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0|ShiftRight0                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|alu2:Alu0|ShiftRight0                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RISC_V_Pipeline|Data_Path:DataPath|Memory_Controller:MemCtrl|ADDROut[2]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:jalr_mux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:IF_mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_param:Pc ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; width          ; 32                               ; Signed Integer           ;
; reset_value    ; 00000000010000000000000000000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Program_Memory:ROM ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; MEMORY_DEPTH   ; 256   ; Signed Integer                                            ;
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Add_IF ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ADDR_WIDTH     ; 5     ; Signed Integer                                           ;
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
; reset_value    ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:ra ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; width          ; 32                               ; Signed Integer                             ;
; reset_value    ; 01111111111111111110111111111100 ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:gp ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:tp ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:a7 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s7 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s8 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s9 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s10 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
; reset_value    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:s11 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                         ;
; reset_value    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Reg_param:t6 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; reset_value    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:forwardMuxA ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux2x1:srcamux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:forwardMuxB ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:srcbmux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|ALU:Adder_EX ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Memory_Controller:MemCtrl ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:peripheral_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Data_Memory:RAM ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:TXReg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|Register:RXReg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; delay_counts   ; 5208  ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; delay_counts   ; 2604  ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|UART:uart_0|UART_RX:RX|Counter_Param:Counter_bits_rx ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:InReg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|GPIO:gpio_0|Register:OutReg ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Path:DataPath|Mux4x1:Write_data_mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:Write_data_mux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; I_3  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:OutReg" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; RST_D ; Input ; Info     ; Stuck at GND                                    ;
+-------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0|Register:InReg" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; D[31..8] ; Input ; Info     ; Stuck at GND                                ;
; RST_D    ; Input ; Info     ; Stuck at GND                                ;
; en       ; Input ; Info     ; Stuck at VCC                                ;
+----------+-------+----------+---------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|GPIO:gpio_0" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; DataToOut ; Input ; Info     ; Explicitly unconnected      ;
+-----------+-------+----------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR|FF_D_enable:FF_[0].FF" ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                              ;
+------+--------+----------+--------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR" ;
+-------+-------+----------+----------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                        ;
+-------+-------+----------+----------------------------------------------------------------+
; Sw[0] ; Input ; Info     ; Stuck at GND                                                   ;
+-------+-------+----------+----------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:RXReg" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; D[31..10] ; Input ; Info     ; Stuck at GND                               ;
; RST_D     ; Input ; Info     ; Stuck at GND                               ;
; en        ; Input ; Info     ; Stuck at VCC                               ;
+-----------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|UART:uart_0|Register:TXReg" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; D[23..2] ; Input ; Info     ; Stuck at GND                                ;
; RST_D    ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:peripheral_mux" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; I_3  ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|ALU:Adder_EX" ;
+---------+-------+----------+--------------------------------+
; Port    ; Type  ; Severity ; Details                        ;
+---------+-------+----------+--------------------------------+
; Control ; Input ; Info     ; Stuck at GND                   ;
+---------+-------+----------+--------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:srcbmux" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; I_3  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:forwardMuxB" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; I_3  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux2x1:srcamux" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; I_1  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Mux4x1:forwardMuxA" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; I_3  ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|ID_IEx:pip_reg1"                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RdD     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; OpE     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Funct7E ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; Funct3E ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath|ALU:Add_IF" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; Control  ; Input ; Info     ; Stuck at GND                ;
; B[31..3] ; Input ; Info     ; Stuck at GND                ;
; B[1..0]  ; Input ; Info     ; Stuck at GND                ;
; B[2]     ; Input ; Info     ; Stuck at VCC                ;
+----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Data_Path:DataPath"                                                                                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Funct7D[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Funct7D[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; Mux_IF_sel    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "controller:control"       ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; ImmSrcD ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3395                        ;
;     CLR               ; 146                         ;
;     CLR SCLR          ; 119                         ;
;     CLR SCLR SLD      ; 8                           ;
;     ENA               ; 2048                        ;
;     ENA CLR           ; 1040                        ;
;     ENA CLR SCLR      ; 34                          ;
; arriav_lcell_comb     ; 2032                        ;
;     arith             ; 67                          ;
;         1 data inputs ; 35                          ;
;         4 data inputs ; 22                          ;
;         5 data inputs ; 10                          ;
;     extend            ; 81                          ;
;         7 data inputs ; 81                          ;
;     normal            ; 1884                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 87                          ;
;         4 data inputs ; 84                          ;
;         5 data inputs ; 170                         ;
;         6 data inputs ; 1417                        ;
; boundary_port         ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 4.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri May 12 16:36:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Pipeline -c RISC_V_Pipeline
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline.v
    Info (12023): Found entity 1: RISC_V_Pipeline File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_tx.v
    Info (12023): Found entity 1: UART_TX File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/uart.v
    Info (12023): Found entity 1: UART File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/txshift_register.v
    Info (12023): Found entity 1: TXshift_register File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/shift_left_one.v
    Info (12023): Found entity 1: shift_left_one File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/shift_left_one.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rxshift_register.v
    Info (12023): Found entity 1: RXshift_register File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RXshift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/rv32i_imm_gen.v
    Info (12023): Found entity 1: rv32i_imm_gen File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/rv32i_imm_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/register.v
    Info (12023): Found entity 1: Register File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Register.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_param.v
    Info (12023): Found entity 1: Reg_param File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_param.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/reg_file.v
    Info (12023): Found entity 1: Reg_File File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/program_memory.v
    Info (12023): Found entity 1: Program_Memory File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux4x1.v
    Info (12023): Found entity 1: Mux4x1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux4x1.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v Line: 7
Warning (12090): Entity "Mux" obtained from "../src/Mux.v" instead of from Quartus Prime megafunction library File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/mux.v
    Info (12023): Found entity 1: Mux File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/memory_controller.v
    Info (12023): Found entity 1: Memory_Controller File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Memory_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/gpio.v
    Info (12023): Found entity 1: GPIO File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/GPIO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_tx.v
    Info (12023): Found entity 1: FSM_UART_tx File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_tx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_rx File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/ff_d_2enable.v
    Info (12023): Found entity 1: FF_D_2enable File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FF_D_2enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/decoder_onehot.v
    Info (12023): Found entity 1: Decoder_Onehot File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_path.v
    Info (12023): Found entity 1: Data_Path File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/data_memory.v
    Info (12023): Found entity 1: Data_Memory File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Counter_Param.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/if_id.v
    Info (12023): Found entity 1: IF_ID File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IF_ID.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/id_iex.v
    Info (12023): Found entity 1: ID_IEx File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/iex_imem.v
    Info (12023): Found entity 1: IEx_IMem File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IEx_IMem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/imem_iwb.v
    Info (12023): Found entity 1: IMem_IWB File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/IMem_IWB.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/c_id_iex.v
    Info (12023): Found entity 1: c_ID_IEx File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_ID_IEx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/c_iex_im.v
    Info (12023): Found entity 1: c_IEx_IM File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_IEx_IM.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/c_im_iw.v
    Info (12023): Found entity 1: c_IM_IW File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/c_IM_IW.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/control_signals.v
    Info (12023): Found entity 1: control_signals File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/control_signals.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/aludec.v
    Info (12023): Found entity 1: aludec File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/aludec.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/controller.v
    Info (12023): Found entity 1: controller File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu.v
    Info (12023): Found entity 1: ALU File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ALU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/alu2.v
    Info (12023): Found entity 1: alu2 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/alu2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/risc_v_pipeline_tb.v
    Info (12023): Found entity 1: RISC_V_Pipeline_tb File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /my_designs/quartusprime/risc_v_pipeline/src/hazardunit.v
    Info (12023): Found entity 1: hazardunit File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/hazardunit.v Line: 7
Info (12127): Elaborating entity "RISC_V_Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:control" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 74
Warning (10230): Verilog HDL assignment warning at controller.v(128): truncated value with size 32 to match size of target (1) File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 128
Info (12128): Elaborating entity "control_signals" for hierarchy "controller:control|control_signals:ctl_sig" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 55
Info (12128): Elaborating entity "aludec" for hierarchy "controller:control|aludec:aludec" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 67
Info (12128): Elaborating entity "c_ID_IEx" for hierarchy "controller:control|c_ID_IEx:c_pipreg0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 90
Info (12128): Elaborating entity "c_IEx_IM" for hierarchy "controller:control|c_IEx_IM:c_pipreg1" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 101
Info (12128): Elaborating entity "c_IM_IW" for hierarchy "controller:control|c_IM_IW:c_pipreg2" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 110
Info (12128): Elaborating entity "hazardunit" for hierarchy "hazardunit:h" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 85
Info (12128): Elaborating entity "Data_Path" for hierarchy "Data_Path:DataPath" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 137
Info (12128): Elaborating entity "Mux2x1" for hierarchy "Data_Path:DataPath|Mux2x1:jalr_mux" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 125
Info (12128): Elaborating entity "Reg_param" for hierarchy "Data_Path:DataPath|Reg_param:Pc" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 148
Info (12128): Elaborating entity "Program_Memory" for hierarchy "Data_Path:DataPath|Program_Memory:ROM" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 154
Warning (10850): Verilog HDL warning at Program_Memory.v(41): number of words (11) in memory file does not match the number of elements in the address range [0:255] File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at Program_Memory.v(53): variable "ADDRIn" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 53
Warning (10030): Net "rom.data_a" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0' File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 18
Warning (10030): Net "rom.waddr_a" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0' File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 18
Warning (10030): Net "rom.we_a" at Program_Memory.v(18) has no driver or initial value, using a default initial value '0' File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v Line: 18
Info (12128): Elaborating entity "ALU" for hierarchy "Data_Path:DataPath|ALU:Add_IF" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 163
Info (12128): Elaborating entity "IF_ID" for hierarchy "Data_Path:DataPath|IF_ID:pip_reg0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 178
Info (12128): Elaborating entity "rv32i_imm_gen" for hierarchy "Data_Path:DataPath|rv32i_imm_gen:imm_gen" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 201
Info (12128): Elaborating entity "Reg_File" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 213
Info (12128): Elaborating entity "Decoder_Onehot" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Decoder_Onehot:dec" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 19
Info (12128): Elaborating entity "Reg_param" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:zero" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 21
Info (12128): Elaborating entity "Reg_param" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Reg_param:sp" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 23
Info (12128): Elaborating entity "Mux" for hierarchy "Data_Path:DataPath|Reg_File:Reg_file|Mux:Mux1to32_1" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Reg_File.v Line: 93
Info (12128): Elaborating entity "ID_IEx" for hierarchy "Data_Path:DataPath|ID_IEx:pip_reg1" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 247
Info (12128): Elaborating entity "Mux4x1" for hierarchy "Data_Path:DataPath|Mux4x1:forwardMuxA" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 259
Info (12128): Elaborating entity "alu2" for hierarchy "Data_Path:DataPath|alu2:Alu0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 306
Warning (10036): Verilog HDL or VHDL warning at alu2.v(16): object "Overflow" assigned a value but never read File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/alu2.v Line: 16
Info (12128): Elaborating entity "IEx_IMem" for hierarchy "Data_Path:DataPath|IEx_IMem:pipreg2" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 325
Info (12128): Elaborating entity "Memory_Controller" for hierarchy "Data_Path:DataPath|Memory_Controller:MemCtrl" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 345
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Path:DataPath|Data_Memory:RAM" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 363
Info (12128): Elaborating entity "UART" for hierarchy "Data_Path:DataPath|UART:uart_0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 374
Info (12128): Elaborating entity "Register" for hierarchy "Data_Path:DataPath|UART:uart_0|Register:TXReg" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 27
Info (12128): Elaborating entity "UART_TX" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 46
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|Bit_Rate_Pulse:BR_pulse_tx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 30
Info (12128): Elaborating entity "FSM_UART_tx" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|FSM_UART_tx:FSM_tx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 48
Info (12128): Elaborating entity "Counter_Param" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|Counter_Param:Counter_bits_tx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 56
Info (12128): Elaborating entity "TXshift_register" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_TX.v Line: 66
Info (12128): Elaborating entity "FF_D_2enable" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_TX:TX|TXshift_register:SR|FF_D_2enable:FF_[0].FF" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/TXshift_register.v Line: 26
Info (12128): Elaborating entity "UART_RX" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART.v Line: 54
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|Bit_Rate_Pulse:BR_pulse_rx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 19
Info (12128): Elaborating entity "FSM_UART_rx" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 34
Info (12128): Elaborating entity "FF_D_enable" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|FSM_UART_rx:FSM_rx|FF_D_enable:Sampling" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/FSM_UART_rx.v Line: 160
Info (12128): Elaborating entity "RXshift_register" for hierarchy "Data_Path:DataPath|UART:uart_0|UART_RX:RX|RXshift_register:SR" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/UART_RX.v Line: 50
Info (12128): Elaborating entity "GPIO" for hierarchy "Data_Path:DataPath|GPIO:gpio_0" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 385
Info (12128): Elaborating entity "IMem_IWB" for hierarchy "Data_Path:DataPath|IMem_IWB:pipreg3" File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 401
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (286030): Timing-Driven Synthesis is running
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "Data_Path:DataPath|Data_Memory:RAM|ram" is uninferred due to asynchronous read logic File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Memory.v Line: 25
    Info (276004): RAM logic "Data_Path:DataPath|Reg_File:Reg_file|Decoder_Onehot:dec|Ram0" is uninferred due to inappropriate RAM size File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Decoder_Onehot.v Line: 15
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/db/RISC_V_Pipeline.ram0_Program_Memory_ea1e9648.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_out[0]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[1]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[2]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[3]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[4]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[5]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[6]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
    Warning (13410): Pin "GPIO_out[7]" is stuck at GND File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v Line: 15
Info (17049): 215 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5190 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 5169 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Fri May 12 16:36:31 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_quartus/output_files/RISC_V_Pipeline.map.smsg.


