<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: User interrupts for STM32 G0 series</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CM3__nvic__defines__irqs.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">User interrupts for STM32 G0 series<div class="ingroups"><a class="el" href="group__CM3__defines.html">CM3 Defines</a> &raquo; <a class="el" href="group__CM3__nvic__defines.html">Cortex-M NVIC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for User interrupts for STM32 G0 series:</div>
<div class="dyncontent">
<div class="center"><img src="group__CM3__nvic__defines__irqs.png" border="0" usemap="#agroup____CM3____nvic____defines____irqs" alt=""/></div>
<map name="agroup____CM3____nvic____defines____irqs" id="agroup____CM3____nvic____defines____irqs">
<area shape="rect" href="group__CM3__nvic__defines.html" title="libopencm3 Cortex Nested Vectored Interrupt Controller" alt="" coords="5,13,176,38"/>
<area shape="rect" title=" " alt="" coords="224,5,365,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">NVIC_WWDG_IRQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga641965f6b9e53cf17ea72c1d3e659aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">NVIC_PVD_IRQ</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga75bc2b9f83bb6fd3194686cc203c8aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga358a9c37a5ce70672a01c45c9d99bc1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga358a9c37a5ce70672a01c45c9d99bc1e">NVIC_RTC_IRQ</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga358a9c37a5ce70672a01c45c9d99bc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefe8073a5858048d96f19f1c411f571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">NVIC_FLASH_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaeefe8073a5858048d96f19f1c411f571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5c5c77472e09a23c30813762ce6de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">NVIC_RCC_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe5c5c77472e09a23c30813762ce6de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0c7567e46afbbc5e94eb5b924e4548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9d0c7567e46afbbc5e94eb5b924e4548">NVIC_EXTI0_1_IRQ</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9d0c7567e46afbbc5e94eb5b924e4548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf93b55c60bc720a0d25f99397073d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1cf93b55c60bc720a0d25f99397073d8">NVIC_EXTI2_3_IRQ</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga1cf93b55c60bc720a0d25f99397073d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fae5a568095b4cd3fe47f5de2d63d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaf6fae5a568095b4cd3fe47f5de2d63d8">NVIC_EXTI4_15_IRQ</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf6fae5a568095b4cd3fe47f5de2d63d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa323acb0eb86e85d93e065ff1040007d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa323acb0eb86e85d93e065ff1040007d">NVIC_UCPD1_UCPD2_IRQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaa323acb0eb86e85d93e065ff1040007d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae5733a4fe236b6e63c59e7190b5674bd">NVIC_DMA1_CHANNEL1_IRQ</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae5733a4fe236b6e63c59e7190b5674bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bc8bede5772f30a4ca7d1b3f89c055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga19bc8bede5772f30a4ca7d1b3f89c055">NVIC_DMA1_CHANNEL2_3_IRQ</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga19bc8bede5772f30a4ca7d1b3f89c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga273b488b5cc4e13a13c87ec93b9f29e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga273b488b5cc4e13a13c87ec93b9f29e1">NVIC_DMA1_CHANNEL4_7_DMAMUX_IRQ</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga273b488b5cc4e13a13c87ec93b9f29e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32e0ffdcae439c752e3060a6e0d65cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gae32e0ffdcae439c752e3060a6e0d65cf">NVIC_ADC_COMP_IRQ</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gae32e0ffdcae439c752e3060a6e0d65cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b66d6717b9ee0fbf1a62c2f0ce5c2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9b66d6717b9ee0fbf1a62c2f0ce5c2ce">NVIC_TIM1_BRK_UP_TRG_COM_IRQ</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga9b66d6717b9ee0fbf1a62c2f0ce5c2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1165591628dac653b24190fa4ba33e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">NVIC_TIM1_CC_IRQ</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa1165591628dac653b24190fa4ba33e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">NVIC_TIM2_IRQ</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga603b1515c321bb05f5e3b9cf8ab3e457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03d900a7d5d4477c7f629e416f1e6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab03d900a7d5d4477c7f629e416f1e6fa">NVIC_TIM34_IRQ</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gab03d900a7d5d4477c7f629e416f1e6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b93d5e3b9f3e5653c4d09ff929fdff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga45b93d5e3b9f3e5653c4d09ff929fdff">NVIC_TIM6_DAC_LPTIM1_IRQ</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga45b93d5e3b9f3e5653c4d09ff929fdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74283b69d4cfabc6ddb221afde63a5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga74283b69d4cfabc6ddb221afde63a5a4">NVIC_TIM7_LPTIM2_IRQ</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga74283b69d4cfabc6ddb221afde63a5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2987e9990321b8639f37cfd0ca71d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga4a2987e9990321b8639f37cfd0ca71d0">NVIC_TIM14_IRQ</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga4a2987e9990321b8639f37cfd0ca71d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407ee390bb135697352f4b3a03685d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga407ee390bb135697352f4b3a03685d11">NVIC_TIM15_IRQ</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga407ee390bb135697352f4b3a03685d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7833b3dc088dc6534cd5e89a8ae2673b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga7833b3dc088dc6534cd5e89a8ae2673b">NVIC_TIM16_FDCAN_IT0_IRQ</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga7833b3dc088dc6534cd5e89a8ae2673b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16181c69df06900ca472e40c4f20d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab16181c69df06900ca472e40c4f20d74">NVIC_TIM17_FDCAN_IT1_IRQ</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gab16181c69df06900ca472e40c4f20d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e643ccd295e56f1c1d1dae3e50b3108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3e643ccd295e56f1c1d1dae3e50b3108">NVIC_I2C1_IRQ</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga3e643ccd295e56f1c1d1dae3e50b3108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff078663d91e99fad0b0ea63f9ffb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga3ff078663d91e99fad0b0ea63f9ffb3c">NVIC_I2C23_IRQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga3ff078663d91e99fad0b0ea63f9ffb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa566ccef412683674023b8efafc6ea06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">NVIC_SPI1_IRQ</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gaa566ccef412683674023b8efafc6ea06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c3a370a55b57b02df3e870fda09892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga87c3a370a55b57b02df3e870fda09892">NVIC_SPI23_IRQ</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga87c3a370a55b57b02df3e870fda09892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017897ad38787de92f90354bcaa6b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">NVIC_USART1_IRQ</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga1017897ad38787de92f90354bcaa6b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9484bb9872be4619b13c04b6236f94df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga9484bb9872be4619b13c04b6236f94df">NVIC_USART2_LPUART2_IRQ</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga9484bb9872be4619b13c04b6236f94df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36110f642dee1fdf21b17a4902e6dfb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga36110f642dee1fdf21b17a4902e6dfb3">NVIC_USART3456_LPUART1_IRQ</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga36110f642dee1fdf21b17a4902e6dfb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a1b3ee42b3884ac09ea68c4fb020f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#ga10a1b3ee42b3884ac09ea68c4fb020f5">NVIC_CEC_IRQ</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga10a1b3ee42b3884ac09ea68c4fb020f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdc23ab5b05ca71382bc6c99621634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gadbdc23ab5b05ca71382bc6c99621634e">NVIC_AES_RNG_IRQ</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gadbdc23ab5b05ca71382bc6c99621634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gab5735bab073d7a2c893b4c0b85fc5357"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae32e0ffdcae439c752e3060a6e0d65cf" name="gae32e0ffdcae439c752e3060a6e0d65cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae32e0ffdcae439c752e3060a6e0d65cf">&#9670;&nbsp;</a></span>NVIC_ADC_COMP_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ADC_COMP_IRQ&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00028">28</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gadbdc23ab5b05ca71382bc6c99621634e" name="gadbdc23ab5b05ca71382bc6c99621634e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbdc23ab5b05ca71382bc6c99621634e">&#9670;&nbsp;</a></span>NVIC_AES_RNG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_AES_RNG_IRQ&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00047">47</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga10a1b3ee42b3884ac09ea68c4fb020f5" name="ga10a1b3ee42b3884ac09ea68c4fb020f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10a1b3ee42b3884ac09ea68c4fb020f5">&#9670;&nbsp;</a></span>NVIC_CEC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CEC_IRQ&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00046">46</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gae5733a4fe236b6e63c59e7190b5674bd" name="gae5733a4fe236b6e63c59e7190b5674bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5733a4fe236b6e63c59e7190b5674bd">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL1_IRQ&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00025">25</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga19bc8bede5772f30a4ca7d1b3f89c055" name="ga19bc8bede5772f30a4ca7d1b3f89c055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19bc8bede5772f30a4ca7d1b3f89c055">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL2_3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL2_3_IRQ&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00026">26</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga273b488b5cc4e13a13c87ec93b9f29e1" name="ga273b488b5cc4e13a13c87ec93b9f29e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga273b488b5cc4e13a13c87ec93b9f29e1">&#9670;&nbsp;</a></span>NVIC_DMA1_CHANNEL4_7_DMAMUX_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DMA1_CHANNEL4_7_DMAMUX_IRQ&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00027">27</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga9d0c7567e46afbbc5e94eb5b924e4548" name="ga9d0c7567e46afbbc5e94eb5b924e4548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0c7567e46afbbc5e94eb5b924e4548">&#9670;&nbsp;</a></span>NVIC_EXTI0_1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI0_1_IRQ&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00021">21</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga1cf93b55c60bc720a0d25f99397073d8" name="ga1cf93b55c60bc720a0d25f99397073d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cf93b55c60bc720a0d25f99397073d8">&#9670;&nbsp;</a></span>NVIC_EXTI2_3_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI2_3_IRQ&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00022">22</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gaf6fae5a568095b4cd3fe47f5de2d63d8" name="gaf6fae5a568095b4cd3fe47f5de2d63d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6fae5a568095b4cd3fe47f5de2d63d8">&#9670;&nbsp;</a></span>NVIC_EXTI4_15_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EXTI4_15_IRQ&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00023">23</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gaeefe8073a5858048d96f19f1c411f571" name="gaeefe8073a5858048d96f19f1c411f571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeefe8073a5858048d96f19f1c411f571">&#9670;&nbsp;</a></span>NVIC_FLASH_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FLASH_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00019">19</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga3e643ccd295e56f1c1d1dae3e50b3108" name="ga3e643ccd295e56f1c1d1dae3e50b3108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e643ccd295e56f1c1d1dae3e50b3108">&#9670;&nbsp;</a></span>NVIC_I2C1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C1_IRQ&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00039">39</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga3ff078663d91e99fad0b0ea63f9ffb3c" name="ga3ff078663d91e99fad0b0ea63f9ffb3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ff078663d91e99fad0b0ea63f9ffb3c">&#9670;&nbsp;</a></span>NVIC_I2C23_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_I2C23_IRQ&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00040">40</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gab5735bab073d7a2c893b4c0b85fc5357" name="gab5735bab073d7a2c893b4c0b85fc5357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5735bab073d7a2c893b4c0b85fc5357">&#9670;&nbsp;</a></span>NVIC_IRQ_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_IRQ_COUNT&#160;&#160;&#160;32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00049">49</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga75bc2b9f83bb6fd3194686cc203c8aef" name="ga75bc2b9f83bb6fd3194686cc203c8aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75bc2b9f83bb6fd3194686cc203c8aef">&#9670;&nbsp;</a></span>NVIC_PVD_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PVD_IRQ&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00017">17</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gabe5c5c77472e09a23c30813762ce6de2" name="gabe5c5c77472e09a23c30813762ce6de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe5c5c77472e09a23c30813762ce6de2">&#9670;&nbsp;</a></span>NVIC_RCC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RCC_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00020">20</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga358a9c37a5ce70672a01c45c9d99bc1e" name="ga358a9c37a5ce70672a01c45c9d99bc1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga358a9c37a5ce70672a01c45c9d99bc1e">&#9670;&nbsp;</a></span>NVIC_RTC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_RTC_IRQ&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00018">18</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gaa566ccef412683674023b8efafc6ea06" name="gaa566ccef412683674023b8efafc6ea06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa566ccef412683674023b8efafc6ea06">&#9670;&nbsp;</a></span>NVIC_SPI1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI1_IRQ&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00041">41</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga87c3a370a55b57b02df3e870fda09892" name="ga87c3a370a55b57b02df3e870fda09892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c3a370a55b57b02df3e870fda09892">&#9670;&nbsp;</a></span>NVIC_SPI23_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SPI23_IRQ&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00042">42</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga4a2987e9990321b8639f37cfd0ca71d0" name="ga4a2987e9990321b8639f37cfd0ca71d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a2987e9990321b8639f37cfd0ca71d0">&#9670;&nbsp;</a></span>NVIC_TIM14_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM14_IRQ&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00035">35</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga407ee390bb135697352f4b3a03685d11" name="ga407ee390bb135697352f4b3a03685d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga407ee390bb135697352f4b3a03685d11">&#9670;&nbsp;</a></span>NVIC_TIM15_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM15_IRQ&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00036">36</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga7833b3dc088dc6534cd5e89a8ae2673b" name="ga7833b3dc088dc6534cd5e89a8ae2673b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7833b3dc088dc6534cd5e89a8ae2673b">&#9670;&nbsp;</a></span>NVIC_TIM16_FDCAN_IT0_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM16_FDCAN_IT0_IRQ&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00037">37</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gab16181c69df06900ca472e40c4f20d74" name="gab16181c69df06900ca472e40c4f20d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab16181c69df06900ca472e40c4f20d74">&#9670;&nbsp;</a></span>NVIC_TIM17_FDCAN_IT1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM17_FDCAN_IT1_IRQ&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00038">38</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga9b66d6717b9ee0fbf1a62c2f0ce5c2ce" name="ga9b66d6717b9ee0fbf1a62c2f0ce5c2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b66d6717b9ee0fbf1a62c2f0ce5c2ce">&#9670;&nbsp;</a></span>NVIC_TIM1_BRK_UP_TRG_COM_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_BRK_UP_TRG_COM_IRQ&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00029">29</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gaa1165591628dac653b24190fa4ba33e9" name="gaa1165591628dac653b24190fa4ba33e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1165591628dac653b24190fa4ba33e9">&#9670;&nbsp;</a></span>NVIC_TIM1_CC_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM1_CC_IRQ&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00030">30</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga603b1515c321bb05f5e3b9cf8ab3e457" name="ga603b1515c321bb05f5e3b9cf8ab3e457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603b1515c321bb05f5e3b9cf8ab3e457">&#9670;&nbsp;</a></span>NVIC_TIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM2_IRQ&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00031">31</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gab03d900a7d5d4477c7f629e416f1e6fa" name="gab03d900a7d5d4477c7f629e416f1e6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab03d900a7d5d4477c7f629e416f1e6fa">&#9670;&nbsp;</a></span>NVIC_TIM34_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM34_IRQ&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00032">32</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga45b93d5e3b9f3e5653c4d09ff929fdff" name="ga45b93d5e3b9f3e5653c4d09ff929fdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45b93d5e3b9f3e5653c4d09ff929fdff">&#9670;&nbsp;</a></span>NVIC_TIM6_DAC_LPTIM1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM6_DAC_LPTIM1_IRQ&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00033">33</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga74283b69d4cfabc6ddb221afde63a5a4" name="ga74283b69d4cfabc6ddb221afde63a5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74283b69d4cfabc6ddb221afde63a5a4">&#9670;&nbsp;</a></span>NVIC_TIM7_LPTIM2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_TIM7_LPTIM2_IRQ&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00034">34</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="gaa323acb0eb86e85d93e065ff1040007d" name="gaa323acb0eb86e85d93e065ff1040007d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa323acb0eb86e85d93e065ff1040007d">&#9670;&nbsp;</a></span>NVIC_UCPD1_UCPD2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UCPD1_UCPD2_IRQ&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00024">24</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga1017897ad38787de92f90354bcaa6b43" name="ga1017897ad38787de92f90354bcaa6b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1017897ad38787de92f90354bcaa6b43">&#9670;&nbsp;</a></span>NVIC_USART1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART1_IRQ&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00043">43</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga9484bb9872be4619b13c04b6236f94df" name="ga9484bb9872be4619b13c04b6236f94df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9484bb9872be4619b13c04b6236f94df">&#9670;&nbsp;</a></span>NVIC_USART2_LPUART2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART2_LPUART2_IRQ&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00044">44</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga36110f642dee1fdf21b17a4902e6dfb3" name="ga36110f642dee1fdf21b17a4902e6dfb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36110f642dee1fdf21b17a4902e6dfb3">&#9670;&nbsp;</a></span>NVIC_USART3456_LPUART1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_USART3456_LPUART1_IRQ&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00045">45</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
<a id="ga641965f6b9e53cf17ea72c1d3e659aff" name="ga641965f6b9e53cf17ea72c1d3e659aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641965f6b9e53cf17ea72c1d3e659aff">&#9670;&nbsp;</a></span>NVIC_WWDG_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_WWDG_IRQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32_2g0_2nvic_8h_source.html#l00016">16</a> of file <a class="el" href="stm32_2g0_2nvic_8h_source.html">stm32/g0/nvic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:17 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
