

================================================================
== Vitis HLS Report for 'ConvWeightToArray'
================================================================
* Date:           Tue Feb 25 14:23:48 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.937 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     9219|  10.000 ns|  92.190 us|    1|  9219|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                        |                                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                Instance                                |                            Module                            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78  |ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2  |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_3_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_2_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_1_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Conv_SA_W_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_conv_w_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [tools.cpp:261]   --->   Operation 23 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%num_w_in_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %num_w_in" [tools.cpp:261]   --->   Operation 24 'read' 'num_w_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln264 = br i1 %mode_read, void %return, void %VITIS_LOOP_271_2.preheader" [tools.cpp:264]   --->   Operation 25 'br' 'br_ln264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %num_w_in_read, i2 0" [tools.cpp:268]   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln268 = call void @ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2, i32 %tmp_s, i128 %fifo_conv_w_2, i32 %Conv_SA_W_0_2, i32 %Conv_SA_W_1_2, i32 %Conv_SA_W_2_2, i32 %Conv_SA_W_3_2, i128 %fifo_conv_w_1, i32 %Conv_SA_W_0_1, i32 %Conv_SA_W_1_1, i32 %Conv_SA_W_2_1, i32 %Conv_SA_W_3_1, i128 %fifo_conv_w_0, i32 %Conv_SA_W_0_0, i32 %Conv_SA_W_1_0, i32 %Conv_SA_W_2_0, i32 %Conv_SA_W_3_0, i128 %fifo_conv_w_3, i32 %Conv_SA_W_0_3, i32 %Conv_SA_W_1_3, i32 %Conv_SA_W_2_3, i32 %Conv_SA_W_3_3" [tools.cpp:268]   --->   Operation 28 'call' 'call_ln268' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln268 = call void @ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2, i32 %tmp_s, i128 %fifo_conv_w_2, i32 %Conv_SA_W_0_2, i32 %Conv_SA_W_1_2, i32 %Conv_SA_W_2_2, i32 %Conv_SA_W_3_2, i128 %fifo_conv_w_1, i32 %Conv_SA_W_0_1, i32 %Conv_SA_W_1_1, i32 %Conv_SA_W_2_1, i32 %Conv_SA_W_3_1, i128 %fifo_conv_w_0, i32 %Conv_SA_W_0_0, i32 %Conv_SA_W_1_0, i32 %Conv_SA_W_2_0, i32 %Conv_SA_W_3_0, i128 %fifo_conv_w_3, i32 %Conv_SA_W_0_3, i32 %Conv_SA_W_1_3, i32 %Conv_SA_W_2_3, i32 %Conv_SA_W_3_3" [tools.cpp:268]   --->   Operation 29 'call' 'call_ln268' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 30 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln281 = ret" [tools.cpp:281]   --->   Operation 31 'ret' 'ret_ln281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_conv_w_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_conv_w_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ num_w_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
mode_read         (read          ) [ 011]
num_w_in_read     (read          ) [ 000]
br_ln264          (br            ) [ 000]
tmp_s             (bitconcatenate) [ 001]
empty             (wait          ) [ 000]
call_ln268        (call          ) [ 000]
br_ln0            (br            ) [ 000]
ret_ln281         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_conv_w_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_conv_w_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_conv_w_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_conv_w_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_conv_w_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Conv_SA_W_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv_SA_W_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Conv_SA_W_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv_SA_W_0_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_0_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Conv_SA_W_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv_SA_W_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Conv_SA_W_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Conv_SA_W_1_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Conv_SA_W_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Conv_SA_W_2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Conv_SA_W_2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Conv_SA_W_2_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Conv_SA_W_3_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_SA_W_3_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_SA_W_3_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_SA_W_3_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="num_w_in">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_w_in"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mode">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="mode_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="num_w_in_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="30" slack="0"/>
<pin id="74" dir="0" index="1" bw="30" slack="0"/>
<pin id="75" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_w_in_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="128" slack="0"/>
<pin id="82" dir="0" index="3" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="32" slack="0"/>
<pin id="85" dir="0" index="6" bw="32" slack="0"/>
<pin id="86" dir="0" index="7" bw="128" slack="0"/>
<pin id="87" dir="0" index="8" bw="32" slack="0"/>
<pin id="88" dir="0" index="9" bw="32" slack="0"/>
<pin id="89" dir="0" index="10" bw="32" slack="0"/>
<pin id="90" dir="0" index="11" bw="32" slack="0"/>
<pin id="91" dir="0" index="12" bw="128" slack="0"/>
<pin id="92" dir="0" index="13" bw="32" slack="0"/>
<pin id="93" dir="0" index="14" bw="32" slack="0"/>
<pin id="94" dir="0" index="15" bw="32" slack="0"/>
<pin id="95" dir="0" index="16" bw="32" slack="0"/>
<pin id="96" dir="0" index="17" bw="128" slack="0"/>
<pin id="97" dir="0" index="18" bw="32" slack="0"/>
<pin id="98" dir="0" index="19" bw="32" slack="0"/>
<pin id="99" dir="0" index="20" bw="32" slack="0"/>
<pin id="100" dir="0" index="21" bw="32" slack="0"/>
<pin id="101" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln268/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="30" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="mode_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="136" class="1005" name="tmp_s_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="78" pin=12"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="78" pin=14"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="78" pin=15"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="78" pin=16"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="78" pin=17"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="78" pin=18"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="78" pin=19"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="78" pin=20"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="78" pin=21"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="72" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Conv_SA_W_0_0 | {1 2 }
	Port: Conv_SA_W_0_1 | {1 2 }
	Port: Conv_SA_W_0_2 | {1 2 }
	Port: Conv_SA_W_0_3 | {1 2 }
	Port: Conv_SA_W_1_0 | {1 2 }
	Port: Conv_SA_W_1_1 | {1 2 }
	Port: Conv_SA_W_1_2 | {1 2 }
	Port: Conv_SA_W_1_3 | {1 2 }
	Port: Conv_SA_W_2_0 | {1 2 }
	Port: Conv_SA_W_2_1 | {1 2 }
	Port: Conv_SA_W_2_2 | {1 2 }
	Port: Conv_SA_W_2_3 | {1 2 }
	Port: Conv_SA_W_3_0 | {1 2 }
	Port: Conv_SA_W_3_1 | {1 2 }
	Port: Conv_SA_W_3_2 | {1 2 }
	Port: Conv_SA_W_3_3 | {1 2 }
 - Input state : 
	Port: ConvWeightToArray : fifo_conv_w_0 | {1 2 }
	Port: ConvWeightToArray : fifo_conv_w_1 | {1 2 }
	Port: ConvWeightToArray : fifo_conv_w_2 | {1 2 }
	Port: ConvWeightToArray : fifo_conv_w_3 | {1 2 }
	Port: ConvWeightToArray : num_w_in | {1 }
	Port: ConvWeightToArray : mode | {1 }
  - Chain level:
	State 1
		call_ln268 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|
| Operation|                             Functional Unit                            |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|
|   call   | grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78 |    69   |   101   |
|----------|------------------------------------------------------------------------|---------|---------|
|   read   |                          mode_read_read_fu_66                          |    0    |    0    |
|          |                        num_w_in_read_read_fu_72                        |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|
|bitconcatenate|                              tmp_s_fu_123                              |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                        |    69   |   101   |
|----------|------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|mode_read_reg_132|    1   |
|  tmp_s_reg_136  |   32   |
+-----------------+--------+
|      Total      |   33   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78 |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                 |      |      |      |   64   ||  0.362  ||    9    |
|------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   69   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   102  |   110  |
+-----------+--------+--------+--------+
