============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Sat May 11 20:23:06 2019

   Run on =     HADES-PC
============================================================
RUN-1002 : start command "open_project LCDTest.al"
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db LCDTest_pr.db"
RUN-1001 : Importing design generated by Tang Dynasty, V4.4.433.
RUN-1001 : Database version number 46108.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  2.459046s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (99.8%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  8.087402s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (5.6%)

RUN-1004 : used memory is 300 MB, reserved memory is 279 MB, peak memory is 300 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.991029s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (25.5%)

RUN-1004 : used memory is 157 MB, reserved memory is 136 MB, peak memory is 300 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  3.795548s wall, 3.765625s user + 0.031250s system = 3.796875s CPU (100.0%)

RUN-1004 : used memory is 499 MB, reserved memory is 478 MB, peak memory is 510 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
PRG-9500 ERROR: USB Error: read data failed

RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  117.966019s wall, 3.734375s user + 0.203125s system = 3.937500s CPU (3.3%)

RUN-1004 : used memory is 500 MB, reserved memory is 479 MB, peak memory is 510 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  122.286020s wall, 7.500000s user + 0.250000s system = 7.750000s CPU (6.3%)

RUN-1004 : used memory is 500 MB, reserved memory is 479 MB, peak memory is 510 MB
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  4.401677s wall, 4.281250s user + 0.109375s system = 4.390625s CPU (99.7%)

RUN-1004 : used memory is 497 MB, reserved memory is 476 MB, peak memory is 516 MB
RUN-1002 : start command "program_spi -cable 0 -spd 6"
RUN-1003 : finish command "program_spi -cable 0 -spd 6" in  145.630455s wall, 5.109375s user + 0.140625s system = 5.250000s CPU (3.6%)

RUN-1004 : used memory is 499 MB, reserved memory is 478 MB, peak memory is 516 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  28.596825s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (1.9%)

RUN-1004 : used memory is 301 MB, reserved memory is 280 MB, peak memory is 516 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  180.754000s wall, 11.312500s user + 0.359375s system = 11.671875s CPU (6.5%)

RUN-1004 : used memory is 159 MB, reserved memory is 136 MB, peak memory is 516 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 728/2 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 93 instances.
SYN-1015 : Optimize round 1, 134 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 691/8 useful/useless nets, 495/32 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1002 :     U4/reg3_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 684/7 useful/useless nets, 492/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 682/2 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/LCDTest_rtl_sim.v"
HDL-1201 : write out verilog file simulation/LCDTest_rtl_sim.v
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 16
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                157
  #LATCH                0
#MACRO_ADD             28
#MACRO_EQ               7
#MACRO_MUX            236

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |56     |157    |38     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "H:/FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 789/7 useful/useless nets, 605/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 930/0 useful/useless nets, 746/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 151 better
SYN-2501 : Optimize round 2
SYN-1032 : 926/0 useful/useless nets, 742/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 28 macro adder
SYN-1032 : 1422/3 useful/useless nets, 1238/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.11), #lev = 4 (3.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 269 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1186/0 useful/useless nets, 1002/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 159 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 316 adder to BLE ...
SYN-4008 : Packed 316 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 268 LUT to BLE ...
SYN-4008 : Packed 268 LUT and 157 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 268/553 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |159   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.075486s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (97.3%)

RUN-1004 : used memory is 165 MB, reserved memory is 141 MB, peak memory is 516 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net PLL1/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net LCD_CLK_pad is clkc2 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net PLL1/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 739 nets
RUN-1001 : 536 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 418 instances, 346 slices, 28 macros(211 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3056, tnet num: 737, tinst num: 418, tnode num: 3529, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106461s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (117.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 151044, overlap = 72
PHY-3002 : Step(2): len = 118164, overlap = 76.5
PHY-3002 : Step(3): len = 102460, overlap = 76.5
PHY-3002 : Step(4): len = 92039, overlap = 76.5
PHY-3002 : Step(5): len = 80794.6, overlap = 74.25
PHY-3002 : Step(6): len = 71187.1, overlap = 72
PHY-3002 : Step(7): len = 62055.5, overlap = 74.25
PHY-3002 : Step(8): len = 52000.5, overlap = 74.25
PHY-3002 : Step(9): len = 45594.2, overlap = 72
PHY-3002 : Step(10): len = 40797.7, overlap = 74.25
PHY-3002 : Step(11): len = 34742.8, overlap = 74.25
PHY-3002 : Step(12): len = 30361.6, overlap = 74.25
PHY-3002 : Step(13): len = 27743.8, overlap = 74.25
PHY-3002 : Step(14): len = 24606.2, overlap = 76.5
PHY-3002 : Step(15): len = 22627.8, overlap = 77.25
PHY-3002 : Step(16): len = 21222, overlap = 77.25
PHY-3002 : Step(17): len = 20283.3, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04938e-06
PHY-3002 : Step(18): len = 20885.3, overlap = 73.5
PHY-3002 : Step(19): len = 23741.3, overlap = 69
PHY-3002 : Step(20): len = 22584.1, overlap = 71.25
PHY-3002 : Step(21): len = 22175, overlap = 75.5
PHY-3002 : Step(22): len = 21792.2, overlap = 76.25
PHY-3002 : Step(23): len = 21575, overlap = 73.75
PHY-3002 : Step(24): len = 21008.1, overlap = 64.75
PHY-3002 : Step(25): len = 20540.4, overlap = 64.5
PHY-3002 : Step(26): len = 19803.5, overlap = 57.75
PHY-3002 : Step(27): len = 19153.3, overlap = 50.75
PHY-3002 : Step(28): len = 18725.1, overlap = 53
PHY-3002 : Step(29): len = 18569.9, overlap = 57.5
PHY-3002 : Step(30): len = 18566.2, overlap = 57.25
PHY-3002 : Step(31): len = 18776.8, overlap = 54.75
PHY-3002 : Step(32): len = 18717.7, overlap = 57
PHY-3002 : Step(33): len = 18520, overlap = 54.75
PHY-3002 : Step(34): len = 18465.4, overlap = 54.75
PHY-3002 : Step(35): len = 18283.4, overlap = 54.75
PHY-3002 : Step(36): len = 18271.4, overlap = 54.75
PHY-3002 : Step(37): len = 18011.2, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09876e-06
PHY-3002 : Step(38): len = 18815.7, overlap = 57
PHY-3002 : Step(39): len = 19098.9, overlap = 59
PHY-3002 : Step(40): len = 19017.7, overlap = 59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.19752e-06
PHY-3002 : Step(41): len = 19782.1, overlap = 59
PHY-3002 : Step(42): len = 20008.6, overlap = 59
PHY-3002 : Step(43): len = 19907.3, overlap = 54.5
PHY-3002 : Step(44): len = 19872.9, overlap = 54.5
PHY-3002 : Step(45): len = 19687.7, overlap = 52.25
PHY-3002 : Step(46): len = 19602.9, overlap = 52.25
PHY-3002 : Step(47): len = 19669.2, overlap = 52
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014241s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (329.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.54929e-06
PHY-3002 : Step(48): len = 24864.2, overlap = 5.75
PHY-3002 : Step(49): len = 24874.9, overlap = 5.75
PHY-3002 : Step(50): len = 24884.7, overlap = 6.25
PHY-3002 : Step(51): len = 24800.5, overlap = 5.5
PHY-3002 : Step(52): len = 24821.9, overlap = 4.5
PHY-3002 : Step(53): len = 24776.9, overlap = 4.5
PHY-3002 : Step(54): len = 24647.2, overlap = 4.5
PHY-3002 : Step(55): len = 24575.2, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10986e-05
PHY-3002 : Step(56): len = 24481.2, overlap = 5.25
PHY-3002 : Step(57): len = 24461.4, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21972e-05
PHY-3002 : Step(58): len = 24337.2, overlap = 5.5
PHY-3002 : Step(59): len = 24378.3, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46275e-05
PHY-3002 : Step(60): len = 24388.3, overlap = 16.25
PHY-3002 : Step(61): len = 24436.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9255e-05
PHY-3002 : Step(62): len = 24620.1, overlap = 15.5
PHY-3002 : Step(63): len = 24860.7, overlap = 14.75
PHY-3002 : Step(64): len = 25505.7, overlap = 12.75
PHY-3002 : Step(65): len = 26301.3, overlap = 9.5
PHY-3002 : Step(66): len = 26257.6, overlap = 7.25
PHY-3002 : Step(67): len = 26185.9, overlap = 7.5
PHY-3002 : Step(68): len = 26022, overlap = 9
PHY-3002 : Step(69): len = 25766, overlap = 10.75
PHY-3002 : Step(70): len = 25655.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.851e-05
PHY-3002 : Step(71): len = 25781.5, overlap = 11.5
PHY-3002 : Step(72): len = 25781.5, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011702
PHY-3002 : Step(73): len = 26278.3, overlap = 10.75
PHY-3002 : Step(74): len = 26459.4, overlap = 10
PHY-3002 : Step(75): len = 26859.6, overlap = 10
PHY-3002 : Step(76): len = 27160.7, overlap = 10
PHY-3002 : Step(77): len = 27369.5, overlap = 10.5
PHY-3002 : Step(78): len = 27488.7, overlap = 10.25
PHY-3002 : Step(79): len = 27066.5, overlap = 10.5
PHY-3002 : Step(80): len = 27008.4, overlap = 10.5
PHY-3002 : Step(81): len = 26803.6, overlap = 11
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00023404
PHY-3002 : Step(82): len = 27364.2, overlap = 10.25
PHY-3002 : Step(83): len = 27659.7, overlap = 9.25
PHY-3002 : Step(84): len = 27868.4, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00046808
PHY-3002 : Step(85): len = 28522.5, overlap = 7.25
PHY-3002 : Step(86): len = 28522.5, overlap = 7.25
PHY-3002 : Step(87): len = 28447.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047350s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (198.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(88): len = 31640.7, overlap = 2.75
PHY-3002 : Step(89): len = 30001.6, overlap = 7.5
PHY-3002 : Step(90): len = 29377.7, overlap = 12.25
PHY-3002 : Step(91): len = 28755.5, overlap = 14.75
PHY-3002 : Step(92): len = 28619, overlap = 15.25
PHY-3002 : Step(93): len = 28476.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.81899e-05
PHY-3002 : Step(94): len = 28524.5, overlap = 14.75
PHY-3002 : Step(95): len = 28524.5, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015638
PHY-3002 : Step(96): len = 28721.8, overlap = 14
PHY-3002 : Step(97): len = 28721.8, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008427s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (370.8%)

PHY-3001 : Legalized: Len = 31812.6, Over = 0
PHY-3001 : Final: Len = 31812.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  3.053446s wall, 5.406250s user + 1.156250s system = 6.562500s CPU (214.9%)

RUN-1004 : used memory is 193 MB, reserved memory is 166 MB, peak memory is 516 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 296 to 259
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.253375s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.8%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 739 nets
RUN-1001 : 536 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41504, over cnt = 103(0%), over = 227, worst = 7
PHY-1002 : len = 42416, over cnt = 60(0%), over = 129, worst = 4
PHY-1002 : len = 42888, over cnt = 58(0%), over = 81, worst = 3
PHY-1002 : len = 44184, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 44424, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3056, tnet num: 737, tinst num: 418, tnode num: 3529, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.601160s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (106.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.128578s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (121.5%)

PHY-1002 : len = 17576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.854809s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (100.5%)

PHY-1002 : len = 30496, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.036260s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.2%)

PHY-1002 : len = 30480, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.031846s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (147.2%)

PHY-1002 : len = 30456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.016665s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.8%)

PHY-1002 : len = 30456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018723s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.5%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017474s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (268.3%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.017637s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.6%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.017394s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (269.5%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.018267s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (256.6%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.019385s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.019959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.3%)

PHY-1002 : len = 30472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.962664s wall, 3.718750s user + 0.093750s system = 3.812500s CPU (128.7%)

PHY-1002 : len = 148488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148488
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  14.054835s wall, 14.703125s user + 0.421875s system = 15.125000s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.015089s wall, 15.718750s user + 0.453125s system = 16.171875s CPU (107.7%)

RUN-1004 : used memory is 319 MB, reserved memory is 296 MB, peak memory is 751 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 739, pip num: 7925
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1059 valid insts, and 24821 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  4.208054s wall, 17.093750s user + 0.093750s system = 17.187500s CPU (408.4%)

RUN-1004 : used memory is 331 MB, reserved memory is 309 MB, peak memory is 751 MB
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  2.271213s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (100.4%)

RUN-1004 : used memory is 414 MB, reserved memory is 385 MB, peak memory is 751 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  8.088468s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (5.6%)

RUN-1004 : used memory is 444 MB, reserved memory is 415 MB, peak memory is 751 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.802014s wall, 2.859375s user + 0.062500s system = 2.921875s CPU (24.8%)

RUN-1004 : used memory is 304 MB, reserved memory is 276 MB, peak memory is 751 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 727/3 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 93 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 690/8 useful/useless nets, 495/32 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1002 :     U4/reg3_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 683/7 useful/useless nets, 492/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 681/2 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/LCDTest_rtl_sim.v"
HDL-1201 : write out verilog file simulation/LCDTest_rtl_sim.v
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 16
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                157
  #LATCH                0
#MACRO_ADD             28
#MACRO_EQ               7
#MACRO_MUX            236

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |56     |157    |38     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "H:/FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 788/7 useful/useless nets, 605/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 757/0 useful/useless nets, 574/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 929/0 useful/useless nets, 746/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 151 better
SYN-2501 : Optimize round 2
SYN-1032 : 925/0 useful/useless nets, 742/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 28 macro adder
SYN-1032 : 1421/3 useful/useless nets, 1238/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.11), #lev = 4 (3.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 269 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1185/0 useful/useless nets, 1002/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 159 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 316 adder to BLE ...
SYN-4008 : Packed 316 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 268 LUT to BLE ...
SYN-4008 : Packed 268 LUT and 157 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 268/553 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |159   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.006622s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (110.2%)

RUN-1004 : used memory is 289 MB, reserved memory is 274 MB, peak memory is 751 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net PLL1/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net PLL1/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 738 nets
RUN-1001 : 536 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 418 instances, 346 slices, 28 macros(211 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3055, tnet num: 736, tinst num: 418, tnode num: 3528, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.097982s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(98): len = 151044, overlap = 72
PHY-3002 : Step(99): len = 118164, overlap = 76.5
PHY-3002 : Step(100): len = 102460, overlap = 76.5
PHY-3002 : Step(101): len = 92039, overlap = 76.5
PHY-3002 : Step(102): len = 80794.6, overlap = 74.25
PHY-3002 : Step(103): len = 71187.1, overlap = 72
PHY-3002 : Step(104): len = 62055.5, overlap = 74.25
PHY-3002 : Step(105): len = 52000.5, overlap = 74.25
PHY-3002 : Step(106): len = 45594.2, overlap = 72
PHY-3002 : Step(107): len = 40797.7, overlap = 74.25
PHY-3002 : Step(108): len = 34742.8, overlap = 74.25
PHY-3002 : Step(109): len = 30361.6, overlap = 74.25
PHY-3002 : Step(110): len = 27743.8, overlap = 74.25
PHY-3002 : Step(111): len = 24606.2, overlap = 76.5
PHY-3002 : Step(112): len = 22627.8, overlap = 77.25
PHY-3002 : Step(113): len = 21222, overlap = 77.25
PHY-3002 : Step(114): len = 20283.3, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04938e-06
PHY-3002 : Step(115): len = 20885.3, overlap = 73.5
PHY-3002 : Step(116): len = 23741.3, overlap = 69
PHY-3002 : Step(117): len = 22584.1, overlap = 71.25
PHY-3002 : Step(118): len = 22175, overlap = 75.5
PHY-3002 : Step(119): len = 21792.2, overlap = 76.25
PHY-3002 : Step(120): len = 21575, overlap = 73.75
PHY-3002 : Step(121): len = 21008.1, overlap = 64.75
PHY-3002 : Step(122): len = 20540.4, overlap = 64.5
PHY-3002 : Step(123): len = 19803.5, overlap = 57.75
PHY-3002 : Step(124): len = 19153.3, overlap = 50.75
PHY-3002 : Step(125): len = 18725.1, overlap = 53
PHY-3002 : Step(126): len = 18569.9, overlap = 57.5
PHY-3002 : Step(127): len = 18566.2, overlap = 57.25
PHY-3002 : Step(128): len = 18776.8, overlap = 54.75
PHY-3002 : Step(129): len = 18717.7, overlap = 57
PHY-3002 : Step(130): len = 18520, overlap = 54.75
PHY-3002 : Step(131): len = 18465.4, overlap = 54.75
PHY-3002 : Step(132): len = 18283.4, overlap = 54.75
PHY-3002 : Step(133): len = 18271.4, overlap = 54.75
PHY-3002 : Step(134): len = 18011.2, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09876e-06
PHY-3002 : Step(135): len = 18815.7, overlap = 57
PHY-3002 : Step(136): len = 19098.9, overlap = 59
PHY-3002 : Step(137): len = 19017.7, overlap = 59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.19752e-06
PHY-3002 : Step(138): len = 19782.1, overlap = 59
PHY-3002 : Step(139): len = 20008.6, overlap = 59
PHY-3002 : Step(140): len = 19907.3, overlap = 54.5
PHY-3002 : Step(141): len = 19872.9, overlap = 54.5
PHY-3002 : Step(142): len = 19687.7, overlap = 52.25
PHY-3002 : Step(143): len = 19602.9, overlap = 52.25
PHY-3002 : Step(144): len = 19669.2, overlap = 52
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013242s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.54929e-06
PHY-3002 : Step(145): len = 24864.2, overlap = 5.75
PHY-3002 : Step(146): len = 24874.9, overlap = 5.75
PHY-3002 : Step(147): len = 24884.7, overlap = 6.25
PHY-3002 : Step(148): len = 24800.5, overlap = 5.5
PHY-3002 : Step(149): len = 24821.9, overlap = 4.5
PHY-3002 : Step(150): len = 24776.9, overlap = 4.5
PHY-3002 : Step(151): len = 24647.2, overlap = 4.5
PHY-3002 : Step(152): len = 24575.2, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10986e-05
PHY-3002 : Step(153): len = 24481.2, overlap = 5.25
PHY-3002 : Step(154): len = 24461.4, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21972e-05
PHY-3002 : Step(155): len = 24337.2, overlap = 5.5
PHY-3002 : Step(156): len = 24378.3, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46275e-05
PHY-3002 : Step(157): len = 24388.3, overlap = 16.25
PHY-3002 : Step(158): len = 24436.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9255e-05
PHY-3002 : Step(159): len = 24620.1, overlap = 15.5
PHY-3002 : Step(160): len = 24860.7, overlap = 14.75
PHY-3002 : Step(161): len = 25505.7, overlap = 12.75
PHY-3002 : Step(162): len = 26301.3, overlap = 9.5
PHY-3002 : Step(163): len = 26257.6, overlap = 7.25
PHY-3002 : Step(164): len = 26185.9, overlap = 7.5
PHY-3002 : Step(165): len = 26022, overlap = 9
PHY-3002 : Step(166): len = 25766, overlap = 10.75
PHY-3002 : Step(167): len = 25655.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.851e-05
PHY-3002 : Step(168): len = 25781.5, overlap = 11.5
PHY-3002 : Step(169): len = 25781.5, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011702
PHY-3002 : Step(170): len = 26278.3, overlap = 10.75
PHY-3002 : Step(171): len = 26459.4, overlap = 10
PHY-3002 : Step(172): len = 26859.6, overlap = 10
PHY-3002 : Step(173): len = 27160.7, overlap = 10
PHY-3002 : Step(174): len = 27369.5, overlap = 10.5
PHY-3002 : Step(175): len = 27488.7, overlap = 10.25
PHY-3002 : Step(176): len = 27066.5, overlap = 10.5
PHY-3002 : Step(177): len = 27008.4, overlap = 10.5
PHY-3002 : Step(178): len = 26803.6, overlap = 11
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00023404
PHY-3002 : Step(179): len = 27364.2, overlap = 10.25
PHY-3002 : Step(180): len = 27659.7, overlap = 9.25
PHY-3002 : Step(181): len = 27868.4, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00046808
PHY-3002 : Step(182): len = 28522.5, overlap = 7.25
PHY-3002 : Step(183): len = 28522.5, overlap = 7.25
PHY-3002 : Step(184): len = 28447.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046207s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (338.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(185): len = 31640.7, overlap = 2.75
PHY-3002 : Step(186): len = 30001.6, overlap = 7.5
PHY-3002 : Step(187): len = 29377.7, overlap = 12.25
PHY-3002 : Step(188): len = 28755.5, overlap = 14.75
PHY-3002 : Step(189): len = 28619, overlap = 15.25
PHY-3002 : Step(190): len = 28476.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.81899e-05
PHY-3002 : Step(191): len = 28524.5, overlap = 14.75
PHY-3002 : Step(192): len = 28524.5, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015638
PHY-3002 : Step(193): len = 28721.8, overlap = 14
PHY-3002 : Step(194): len = 28721.8, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31812.6, Over = 0
PHY-3001 : Final: Len = 31812.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.873490s wall, 4.656250s user + 1.156250s system = 5.812500s CPU (202.3%)

RUN-1004 : used memory is 315 MB, reserved memory is 299 MB, peak memory is 751 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 296 to 259
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.248118s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.1%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 738 nets
RUN-1001 : 536 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41504, over cnt = 103(0%), over = 227, worst = 7
PHY-1002 : len = 42416, over cnt = 60(0%), over = 129, worst = 4
PHY-1002 : len = 42888, over cnt = 58(0%), over = 81, worst = 3
PHY-1002 : len = 44184, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 44424, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3055, tnet num: 736, tinst num: 418, tnode num: 3528, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.613131s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (112.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.099021s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.7%)

PHY-1002 : len = 16608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.873781s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.1%)

PHY-1002 : len = 29528, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.036532s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.3%)

PHY-1002 : len = 29512, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.030909s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.1%)

PHY-1002 : len = 29488, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.019849s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.7%)

PHY-1002 : len = 29488, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.018561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

PHY-1002 : len = 29488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.017435s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (179.2%)

PHY-1002 : len = 29488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018114s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.3%)

PHY-1002 : len = 29488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.018758s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.3%)

PHY-1002 : len = 29488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.019515s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (240.2%)

PHY-1002 : len = 29488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.019417s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.5%)

PHY-1002 : len = 29488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.020035s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (78.0%)

PHY-1002 : len = 29504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.998322s wall, 3.437500s user + 0.093750s system = 3.531250s CPU (117.8%)

PHY-1002 : len = 147520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147520
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.621835s wall, 7.906250s user + 0.359375s system = 8.265625s CPU (108.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.586899s wall, 8.968750s user + 0.390625s system = 9.359375s CPU (109.0%)

RUN-1004 : used memory is 325 MB, reserved memory is 305 MB, peak memory is 760 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 738, pip num: 7910
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1059 valid insts, and 24804 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  4.182921s wall, 17.265625s user + 0.078125s system = 17.343750s CPU (414.6%)

RUN-1004 : used memory is 338 MB, reserved memory is 319 MB, peak memory is 760 MB
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  2.275303s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (100.9%)

RUN-1004 : used memory is 428 MB, reserved memory is 403 MB, peak memory is 760 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  8.088211s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (6.8%)

RUN-1004 : used memory is 452 MB, reserved memory is 423 MB, peak memory is 760 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.798595s wall, 2.953125s user + 0.078125s system = 3.031250s CPU (25.7%)

RUN-1004 : used memory is 337 MB, reserved memory is 309 MB, peak memory is 760 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 728/2 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 93 instances.
SYN-1015 : Optimize round 1, 134 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 691/8 useful/useless nets, 495/32 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1002 :     U4/reg3_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 684/7 useful/useless nets, 492/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 682/2 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/LCDTest_rtl_sim.v"
HDL-1201 : write out verilog file simulation/LCDTest_rtl_sim.v
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 16
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                157
  #LATCH                0
#MACRO_ADD             28
#MACRO_EQ               7
#MACRO_MUX            236

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |56     |157    |38     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "H:/FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 789/7 useful/useless nets, 605/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 758/0 useful/useless nets, 574/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 930/0 useful/useless nets, 746/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 151 better
SYN-2501 : Optimize round 2
SYN-1032 : 926/0 useful/useless nets, 742/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 28 macro adder
SYN-1032 : 1422/3 useful/useless nets, 1238/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.11), #lev = 4 (3.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 269 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1186/0 useful/useless nets, 1002/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 159 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 316 adder to BLE ...
SYN-4008 : Packed 316 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 268 LUT to BLE ...
SYN-4008 : Packed 268 LUT and 157 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 268/553 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |159   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.030502s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (109.2%)

RUN-1004 : used memory is 312 MB, reserved memory is 309 MB, peak memory is 760 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net PLL1/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4027 : Net LCD_CLK_pad is clkc2 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net PLL1/clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 739 nets
RUN-1001 : 536 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 418 instances, 346 slices, 28 macros(211 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3056, tnet num: 737, tinst num: 418, tnode num: 3529, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.105157s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (133.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(195): len = 151044, overlap = 72
PHY-3002 : Step(196): len = 118164, overlap = 76.5
PHY-3002 : Step(197): len = 102460, overlap = 76.5
PHY-3002 : Step(198): len = 92039, overlap = 76.5
PHY-3002 : Step(199): len = 80794.6, overlap = 74.25
PHY-3002 : Step(200): len = 71187.1, overlap = 72
PHY-3002 : Step(201): len = 62055.5, overlap = 74.25
PHY-3002 : Step(202): len = 52000.5, overlap = 74.25
PHY-3002 : Step(203): len = 45594.2, overlap = 72
PHY-3002 : Step(204): len = 40797.7, overlap = 74.25
PHY-3002 : Step(205): len = 34742.8, overlap = 74.25
PHY-3002 : Step(206): len = 30361.6, overlap = 74.25
PHY-3002 : Step(207): len = 27743.8, overlap = 74.25
PHY-3002 : Step(208): len = 24606.2, overlap = 76.5
PHY-3002 : Step(209): len = 22627.8, overlap = 77.25
PHY-3002 : Step(210): len = 21222, overlap = 77.25
PHY-3002 : Step(211): len = 20283.3, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04938e-06
PHY-3002 : Step(212): len = 20885.3, overlap = 73.5
PHY-3002 : Step(213): len = 23741.3, overlap = 69
PHY-3002 : Step(214): len = 22584.1, overlap = 71.25
PHY-3002 : Step(215): len = 22175, overlap = 75.5
PHY-3002 : Step(216): len = 21792.2, overlap = 76.25
PHY-3002 : Step(217): len = 21575, overlap = 73.75
PHY-3002 : Step(218): len = 21008.1, overlap = 64.75
PHY-3002 : Step(219): len = 20540.4, overlap = 64.5
PHY-3002 : Step(220): len = 19803.5, overlap = 57.75
PHY-3002 : Step(221): len = 19153.3, overlap = 50.75
PHY-3002 : Step(222): len = 18725.1, overlap = 53
PHY-3002 : Step(223): len = 18569.9, overlap = 57.5
PHY-3002 : Step(224): len = 18566.2, overlap = 57.25
PHY-3002 : Step(225): len = 18776.8, overlap = 54.75
PHY-3002 : Step(226): len = 18717.7, overlap = 57
PHY-3002 : Step(227): len = 18520, overlap = 54.75
PHY-3002 : Step(228): len = 18465.4, overlap = 54.75
PHY-3002 : Step(229): len = 18283.4, overlap = 54.75
PHY-3002 : Step(230): len = 18271.4, overlap = 54.75
PHY-3002 : Step(231): len = 18011.2, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09876e-06
PHY-3002 : Step(232): len = 18815.7, overlap = 57
PHY-3002 : Step(233): len = 19098.9, overlap = 59
PHY-3002 : Step(234): len = 19017.7, overlap = 59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.19752e-06
PHY-3002 : Step(235): len = 19782.1, overlap = 59
PHY-3002 : Step(236): len = 20008.6, overlap = 59
PHY-3002 : Step(237): len = 19907.3, overlap = 54.5
PHY-3002 : Step(238): len = 19872.9, overlap = 54.5
PHY-3002 : Step(239): len = 19687.7, overlap = 52.25
PHY-3002 : Step(240): len = 19602.9, overlap = 52.25
PHY-3002 : Step(241): len = 19669.2, overlap = 52
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014033s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (222.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.54929e-06
PHY-3002 : Step(242): len = 24864.2, overlap = 5.75
PHY-3002 : Step(243): len = 24874.9, overlap = 5.75
PHY-3002 : Step(244): len = 24884.7, overlap = 6.25
PHY-3002 : Step(245): len = 24800.5, overlap = 5.5
PHY-3002 : Step(246): len = 24821.9, overlap = 4.5
PHY-3002 : Step(247): len = 24776.9, overlap = 4.5
PHY-3002 : Step(248): len = 24647.2, overlap = 4.5
PHY-3002 : Step(249): len = 24575.2, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10986e-05
PHY-3002 : Step(250): len = 24481.2, overlap = 5.25
PHY-3002 : Step(251): len = 24461.4, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21972e-05
PHY-3002 : Step(252): len = 24337.2, overlap = 5.5
PHY-3002 : Step(253): len = 24378.3, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46275e-05
PHY-3002 : Step(254): len = 24388.3, overlap = 16.25
PHY-3002 : Step(255): len = 24436.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9255e-05
PHY-3002 : Step(256): len = 24620.1, overlap = 15.5
PHY-3002 : Step(257): len = 24860.7, overlap = 14.75
PHY-3002 : Step(258): len = 25505.7, overlap = 12.75
PHY-3002 : Step(259): len = 26301.3, overlap = 9.5
PHY-3002 : Step(260): len = 26257.6, overlap = 7.25
PHY-3002 : Step(261): len = 26185.9, overlap = 7.5
PHY-3002 : Step(262): len = 26022, overlap = 9
PHY-3002 : Step(263): len = 25766, overlap = 10.75
PHY-3002 : Step(264): len = 25655.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.851e-05
PHY-3002 : Step(265): len = 25781.5, overlap = 11.5
PHY-3002 : Step(266): len = 25781.5, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011702
PHY-3002 : Step(267): len = 26278.3, overlap = 10.75
PHY-3002 : Step(268): len = 26459.4, overlap = 10
PHY-3002 : Step(269): len = 26859.6, overlap = 10
PHY-3002 : Step(270): len = 27160.7, overlap = 10
PHY-3002 : Step(271): len = 27369.5, overlap = 10.5
PHY-3002 : Step(272): len = 27488.7, overlap = 10.25
PHY-3002 : Step(273): len = 27066.5, overlap = 10.5
PHY-3002 : Step(274): len = 27008.4, overlap = 10.5
PHY-3002 : Step(275): len = 26803.6, overlap = 11
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00023404
PHY-3002 : Step(276): len = 27364.2, overlap = 10.25
PHY-3002 : Step(277): len = 27659.7, overlap = 9.25
PHY-3002 : Step(278): len = 27868.4, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00046808
PHY-3002 : Step(279): len = 28522.5, overlap = 7.25
PHY-3002 : Step(280): len = 28522.5, overlap = 7.25
PHY-3002 : Step(281): len = 28447.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048933s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (127.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(282): len = 31640.7, overlap = 2.75
PHY-3002 : Step(283): len = 30001.6, overlap = 7.5
PHY-3002 : Step(284): len = 29377.7, overlap = 12.25
PHY-3002 : Step(285): len = 28755.5, overlap = 14.75
PHY-3002 : Step(286): len = 28619, overlap = 15.25
PHY-3002 : Step(287): len = 28476.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.81899e-05
PHY-3002 : Step(288): len = 28524.5, overlap = 14.75
PHY-3002 : Step(289): len = 28524.5, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015638
PHY-3002 : Step(290): len = 28721.8, overlap = 14
PHY-3002 : Step(291): len = 28721.8, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009327s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31812.6, Over = 0
PHY-3001 : Final: Len = 31812.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  3.066286s wall, 5.015625s user + 1.406250s system = 6.421875s CPU (209.4%)

RUN-1004 : used memory is 326 MB, reserved memory is 321 MB, peak memory is 760 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 296 to 259
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.255606s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.8%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 739 nets
RUN-1001 : 536 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41504, over cnt = 103(0%), over = 227, worst = 7
PHY-1002 : len = 42416, over cnt = 60(0%), over = 129, worst = 4
PHY-1002 : len = 42888, over cnt = 58(0%), over = 81, worst = 3
PHY-1002 : len = 44184, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 44424, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3056, tnet num: 737, tinst num: 418, tnode num: 3529, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 737 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.614110s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (104.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.124307s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.6%)

PHY-1002 : len = 17576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.856754s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (100.3%)

PHY-1002 : len = 30496, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.037000s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (168.9%)

PHY-1002 : len = 30480, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.031363s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

PHY-1002 : len = 30456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.019947s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 30456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.021178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.8%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016244s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.2%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.017606s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.7%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.018405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.019479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.2%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.020490s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (228.8%)

PHY-1002 : len = 30456, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.020445s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.8%)

PHY-1002 : len = 30472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.974556s wall, 3.328125s user + 0.046875s system = 3.375000s CPU (113.5%)

PHY-1002 : len = 148488, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 148488
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : clock net PLL1/clk0_out will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.640434s wall, 7.937500s user + 0.218750s system = 8.156250s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.619439s wall, 8.937500s user + 0.234375s system = 9.171875s CPU (106.4%)

RUN-1004 : used memory is 329 MB, reserved memory is 306 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 739, pip num: 7925
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1059 valid insts, and 24821 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  4.318367s wall, 17.796875s user + 0.062500s system = 17.859375s CPU (413.6%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 766 MB
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  2.239464s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (101.2%)

RUN-1004 : used memory is 433 MB, reserved memory is 405 MB, peak memory is 766 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  8.091171s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (6.0%)

RUN-1004 : used memory is 460 MB, reserved memory is 432 MB, peak memory is 766 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.774108s wall, 2.718750s user + 0.140625s system = 2.859375s CPU (24.3%)

RUN-1004 : used memory is 340 MB, reserved memory is 312 MB, peak memory is 766 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(80)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=13,FBCLK_DIV=18,CLKC0_DIV=30,CLKC1_DIV=10,CLKC2_DIV=20,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=29,CLKC1_CPHASE=9,CLKC2_CPHASE=19,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(985)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(214)
HDL-1007 : elaborate module LCDCTRL in source/LCDCTRL.v(1)
HDL-1007 : elaborate module ImgROM in al_ip/ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=15,ADDR_WIDTH_B=15,DATA_DEPTH_A=32768,DATA_DEPTH_B=32768,MODE="SP",INIT_FILE="../mif/128x128.mif") in C:/Anlogic/TD4.4.433/arch/eagle_macro.v(1071)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCDCTRL"
SYN-1012 : SanityCheck: Model "ImgROM"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCDCTRL
SYN-1011 : Flatten model ImgROM
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 727/3 useful/useless nets, 532/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 32 distributor mux.
SYN-1016 : Merged 93 instances.
SYN-1015 : Optimize round 1, 135 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 690/8 useful/useless nets, 495/32 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U4/reg3_b0
SYN-1002 :     U4/reg3_b1
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1032 : 683/7 useful/useless nets, 492/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 3, 5 better
SYN-1014 : Optimize round 4
SYN-1032 : 681/2 useful/useless nets, 490/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "write_verilog simulation/LCDTest_rtl_sim.v"
HDL-1201 : write out verilog file simulation/LCDTest_rtl_sim.v
RUN-1002 : start command "report_area -file LCDTest_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 16
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               0
  #MX21                32
  #FADD                 0
  #DFF                157
  #LATCH                0
#MACRO_ADD             28
#MACRO_EQ               7
#MACRO_MUX            236

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |56     |157    |38     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = J14; "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P13; "
RUN-1002 : start command "set_pin_assignment LED[2]  LOCATION = R3; "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = J16; "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = L1; "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P1; "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = R1; "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = L4; "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = E2; "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = D1; "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = E1; "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = F1; "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = F2; "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = G1; "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = G3; "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = J3; "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = J1; "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = K1; "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = K2; "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = K3; "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = L3; "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = M2; "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = M1; "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = N1; "
RUN-1002 : start command "set_pin_assignment GPIO  LOCATION = C15; "
RUN-1002 : start command "export_db LCDTest_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCDTest_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 35 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U4/ROM0/inst"
SYN-2541 : Reading BRAM "U4/ROM0/inst" init file "H:/FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\mif\128x128.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 788/7 useful/useless nets, 605/0 useful/useless insts
SYN-1016 : Merged 31 instances.
SYN-2571 : Optimize after map_dsp, round 1, 31 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 757/0 useful/useless nets, 574/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 929/0 useful/useless nets, 746/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 151 better
SYN-2501 : Optimize round 2
SYN-1032 : 925/0 useful/useless nets, 742/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 28 macro adder
SYN-1032 : 1421/3 useful/useless nets, 1238/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.11), #lev = 4 (3.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-2581 : Mapping with K=4, #lut = 262 (3.07), #lev = 4 (3.02)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 495 instances into 269 LUTs, name keeping = 77%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1185/0 useful/useless nets, 1002/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 159 DFF/LATCH to SEQ ...
SYN-4009 : Pack 10 carry chain into lslice
SYN-4007 : Packing 316 adder to BLE ...
SYN-4008 : Packed 316 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 268 LUT to BLE ...
SYN-4008 : Packed 268 LUT and 157 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (2 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 109 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 268/553 primitive instances ...
RUN-1002 : start command "report_area -file LCDTest_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |690   |690   |159   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCDTest_gate.area" in  1.025710s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (105.1%)

RUN-1004 : used memory is 316 MB, reserved memory is 300 MB, peak memory is 766 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCDTest_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net LCD_CLK_pad driven by BUFG (42 clock/control pins, 2 other pins).
SYN-4027 : Net CLK_100M is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 738 nets
RUN-1001 : 535 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 418 instances, 346 slices, 28 macros(211 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3055, tnet num: 736, tinst num: 418, tnode num: 3528, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099210s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 214088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(292): len = 151044, overlap = 72
PHY-3002 : Step(293): len = 118164, overlap = 76.5
PHY-3002 : Step(294): len = 102460, overlap = 76.5
PHY-3002 : Step(295): len = 92039, overlap = 76.5
PHY-3002 : Step(296): len = 80794.6, overlap = 74.25
PHY-3002 : Step(297): len = 71187.1, overlap = 72
PHY-3002 : Step(298): len = 62055.5, overlap = 74.25
PHY-3002 : Step(299): len = 52000.5, overlap = 74.25
PHY-3002 : Step(300): len = 45594.2, overlap = 72
PHY-3002 : Step(301): len = 40797.7, overlap = 74.25
PHY-3002 : Step(302): len = 34742.8, overlap = 74.25
PHY-3002 : Step(303): len = 30361.6, overlap = 74.25
PHY-3002 : Step(304): len = 27743.8, overlap = 74.25
PHY-3002 : Step(305): len = 24606.2, overlap = 76.5
PHY-3002 : Step(306): len = 22627.8, overlap = 77.25
PHY-3002 : Step(307): len = 21222, overlap = 77.25
PHY-3002 : Step(308): len = 20283.3, overlap = 77
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04938e-06
PHY-3002 : Step(309): len = 20885.3, overlap = 73.5
PHY-3002 : Step(310): len = 23741.3, overlap = 69
PHY-3002 : Step(311): len = 22584.1, overlap = 71.25
PHY-3002 : Step(312): len = 22175, overlap = 75.5
PHY-3002 : Step(313): len = 21792.2, overlap = 76.25
PHY-3002 : Step(314): len = 21575, overlap = 73.75
PHY-3002 : Step(315): len = 21008.1, overlap = 64.75
PHY-3002 : Step(316): len = 20540.4, overlap = 64.5
PHY-3002 : Step(317): len = 19803.5, overlap = 57.75
PHY-3002 : Step(318): len = 19153.3, overlap = 50.75
PHY-3002 : Step(319): len = 18725.1, overlap = 53
PHY-3002 : Step(320): len = 18569.9, overlap = 57.5
PHY-3002 : Step(321): len = 18566.2, overlap = 57.25
PHY-3002 : Step(322): len = 18776.8, overlap = 54.75
PHY-3002 : Step(323): len = 18717.7, overlap = 57
PHY-3002 : Step(324): len = 18520, overlap = 54.75
PHY-3002 : Step(325): len = 18465.4, overlap = 54.75
PHY-3002 : Step(326): len = 18283.4, overlap = 54.75
PHY-3002 : Step(327): len = 18271.4, overlap = 54.75
PHY-3002 : Step(328): len = 18011.2, overlap = 54.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09876e-06
PHY-3002 : Step(329): len = 18815.7, overlap = 57
PHY-3002 : Step(330): len = 19098.9, overlap = 59
PHY-3002 : Step(331): len = 19017.7, overlap = 59
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.19752e-06
PHY-3002 : Step(332): len = 19782.1, overlap = 59
PHY-3002 : Step(333): len = 20008.6, overlap = 59
PHY-3002 : Step(334): len = 19907.3, overlap = 54.5
PHY-3002 : Step(335): len = 19872.9, overlap = 54.5
PHY-3002 : Step(336): len = 19687.7, overlap = 52.25
PHY-3002 : Step(337): len = 19602.9, overlap = 52.25
PHY-3002 : Step(338): len = 19669.2, overlap = 52
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014014s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (334.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.54929e-06
PHY-3002 : Step(339): len = 24864.2, overlap = 5.75
PHY-3002 : Step(340): len = 24874.9, overlap = 5.75
PHY-3002 : Step(341): len = 24884.7, overlap = 6.25
PHY-3002 : Step(342): len = 24800.5, overlap = 5.5
PHY-3002 : Step(343): len = 24821.9, overlap = 4.5
PHY-3002 : Step(344): len = 24776.9, overlap = 4.5
PHY-3002 : Step(345): len = 24647.2, overlap = 4.5
PHY-3002 : Step(346): len = 24575.2, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.10986e-05
PHY-3002 : Step(347): len = 24481.2, overlap = 5.25
PHY-3002 : Step(348): len = 24461.4, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.21972e-05
PHY-3002 : Step(349): len = 24337.2, overlap = 5.5
PHY-3002 : Step(350): len = 24378.3, overlap = 5.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46275e-05
PHY-3002 : Step(351): len = 24388.3, overlap = 16.25
PHY-3002 : Step(352): len = 24436.3, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9255e-05
PHY-3002 : Step(353): len = 24620.1, overlap = 15.5
PHY-3002 : Step(354): len = 24860.7, overlap = 14.75
PHY-3002 : Step(355): len = 25505.7, overlap = 12.75
PHY-3002 : Step(356): len = 26301.3, overlap = 9.5
PHY-3002 : Step(357): len = 26257.6, overlap = 7.25
PHY-3002 : Step(358): len = 26185.9, overlap = 7.5
PHY-3002 : Step(359): len = 26022, overlap = 9
PHY-3002 : Step(360): len = 25766, overlap = 10.75
PHY-3002 : Step(361): len = 25655.3, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.851e-05
PHY-3002 : Step(362): len = 25781.5, overlap = 11.5
PHY-3002 : Step(363): len = 25781.5, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011702
PHY-3002 : Step(364): len = 26278.3, overlap = 10.75
PHY-3002 : Step(365): len = 26459.4, overlap = 10
PHY-3002 : Step(366): len = 26859.6, overlap = 10
PHY-3002 : Step(367): len = 27160.7, overlap = 10
PHY-3002 : Step(368): len = 27369.5, overlap = 10.5
PHY-3002 : Step(369): len = 27488.7, overlap = 10.25
PHY-3002 : Step(370): len = 27066.5, overlap = 10.5
PHY-3002 : Step(371): len = 27008.4, overlap = 10.5
PHY-3002 : Step(372): len = 26803.6, overlap = 11
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00023404
PHY-3002 : Step(373): len = 27364.2, overlap = 10.25
PHY-3002 : Step(374): len = 27659.7, overlap = 9.25
PHY-3002 : Step(375): len = 27868.4, overlap = 9
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00046808
PHY-3002 : Step(376): len = 28522.5, overlap = 7.25
PHY-3002 : Step(377): len = 28522.5, overlap = 7.25
PHY-3002 : Step(378): len = 28447.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049968s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (156.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%, beta_incr = 0.978816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(379): len = 31640.7, overlap = 2.75
PHY-3002 : Step(380): len = 30001.6, overlap = 7.5
PHY-3002 : Step(381): len = 29377.7, overlap = 12.25
PHY-3002 : Step(382): len = 28755.5, overlap = 14.75
PHY-3002 : Step(383): len = 28619, overlap = 15.25
PHY-3002 : Step(384): len = 28476.6, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.81899e-05
PHY-3002 : Step(385): len = 28524.5, overlap = 14.75
PHY-3002 : Step(386): len = 28524.5, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015638
PHY-3002 : Step(387): len = 28721.8, overlap = 14
PHY-3002 : Step(388): len = 28721.8, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009145s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31812.6, Over = 0
PHY-3001 : Final: Len = 31812.6, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1003 : finish command "place" in  2.994686s wall, 5.078125s user + 1.031250s system = 6.109375s CPU (204.0%)

RUN-1004 : used memory is 326 MB, reserved memory is 309 MB, peak memory is 766 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 296 to 259
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 259 to 257
PHY-1001 : Pin misalignment score is improved from 257 to 257
PHY-1001 : Pin local connectivity score is improved from 4 to 0
PHY-1001 : End pin swap;  0.245417s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.9%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 173 mslices, 173 lslices, 35 pads, 34 brams, 0 dsps
RUN-1001 : There are total 738 nets
RUN-1001 : 535 nets have 2 pins
RUN-1001 : 88 nets have [3 - 5] pins
RUN-1001 : 79 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 41504, over cnt = 103(0%), over = 227, worst = 7
PHY-1002 : len = 42416, over cnt = 60(0%), over = 129, worst = 4
PHY-1002 : len = 42888, over cnt = 58(0%), over = 81, worst = 3
PHY-1002 : len = 44184, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 44424, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3055, tnet num: 736, tinst num: 418, tnode num: 3528, tedge num: 5275.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 40 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 276 clock pins, and constraint 473 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.606144s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.129213s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (108.8%)

PHY-1002 : len = 17032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.837604s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (98.9%)

PHY-1002 : len = 29952, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.041995s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (148.8%)

PHY-1002 : len = 29936, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.032068s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.4%)

PHY-1002 : len = 29912, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.019494s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (240.5%)

PHY-1002 : len = 29912, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.021857s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (143.0%)

PHY-1002 : len = 29912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.016856s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.7%)

PHY-1002 : len = 29912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.016556s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.4%)

PHY-1002 : len = 29912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.017974s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (260.8%)

PHY-1002 : len = 29912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.020399s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.2%)

PHY-1002 : len = 29912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.020073s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.8%)

PHY-1002 : len = 29912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.020284s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.0%)

PHY-1002 : len = 29928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 :  2.995024s wall, 3.734375s user + 0.046875s system = 3.781250s CPU (126.3%)

PHY-1002 : len = 147944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_100M will be routed on clock mesh
PHY-1001 : clock net LCD_CLK_pad will be merged with clock PLL1/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  7.646206s wall, 8.312500s user + 0.218750s system = 8.531250s CPU (111.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.606282s wall, 9.312500s user + 0.218750s system = 9.531250s CPU (110.7%)

RUN-1004 : used memory is 330 MB, reserved memory is 306 MB, peak memory is 769 MB
RUN-1002 : start command "report_area -io_info -file LCDTest_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    35
  #input                2
  #output              33
  #inout                0

Utilization Statistics
#lut                  690   out of  19600    3.52%
#reg                  159   out of  19600    0.81%
#le                   690
  #lut only           531   out of    690   76.96%
  #reg only             0   out of    690    0.00%
  #lut&reg            159   out of    690   23.04%
#dsp                    0   out of     29    0.00%
#bram                  34   out of     64   53.13%
  #bram9k              32
  #fifo9k               2
#bram32k                0   out of     16    0.00%
#pad                   35   out of    188   18.62%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      4   25.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCDTest_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 738, pip num: 7920
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1064 valid insts, and 24815 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file LCDTest.bit.
RUN-1003 : finish command "bitgen -bit LCDTest.bit -version 0X00 -g ucode:00000000000110000000000000000000" in  4.353226s wall, 17.765625s user + 0.093750s system = 17.859375s CPU (410.3%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 769 MB
RUN-1002 : start command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1386, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit H:/FPGAPrg/Anlogic_Tang_Examples-master/Anlogic_Tang_Examples/LCD_Examples/LCDTest.bit" in  2.260145s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (100.2%)

RUN-1004 : used memory is 434 MB, reserved memory is 409 MB, peak memory is 769 MB
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  8.087470s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (5.0%)

RUN-1004 : used memory is 463 MB, reserved memory is 435 MB, peak memory is 769 MB
RUN-1003 : finish command "download -bit H:\FPGAPrg\Anlogic_Tang_Examples-master\Anlogic_Tang_Examples\LCD_Examples\LCDTest.bit -mode jtag -spd 6 -sec 64 -cable 0" in  11.790782s wall, 2.734375s user + 0.140625s system = 2.875000s CPU (24.4%)

RUN-1004 : used memory is 343 MB, reserved memory is 315 MB, peak memory is 769 MB
GUI-1001 : Download success!
