
STM32_Base_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006a0  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800084c  0800084c  0000184c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800088c  0800088c  0000217c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800088c  0800088c  0000217c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800088c  0800088c  0000217c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800088c  0800088c  0000188c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000890  08000890  00001890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  08000894  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  2000017c  08000a10  0000217c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000198  08000a10  00002198  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000217c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a34  00000000  00000000  000021ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002f9  00000000  00000000  00002be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  00002ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000086  00000000  00000000  00002fa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000011f8  00000000  00000000  00003026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000be5  00000000  00000000  0000421e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000047bd  00000000  00000000  00004e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000095c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000234  00000000  00000000  00009604  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  00009838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000017c 	.word	0x2000017c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000834 	.word	0x08000834

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000180 	.word	0x20000180
 80001e8:	08000834 	.word	0x08000834

080001ec <set_bit>:
	GPIO_TypeDef* port;
	uint32_t pin;
} Pin;


void set_bit(volatile uint32_t *reg, unsigned int bit_pos) {
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	6078      	str	r0, [r7, #4]
 80001f4:	6039      	str	r1, [r7, #0]
    *reg |= (1 << bit_pos);
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2101      	movs	r1, #1
 80001fc:	683a      	ldr	r2, [r7, #0]
 80001fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000202:	431a      	orrs	r2, r3
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	601a      	str	r2, [r3, #0]
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr

08000214 <activate_clock_for>:
void clear_bit(volatile uint32_t *reg,  uint32_t bit_pos) {
    *reg &= ~(1 << bit_pos);
}

void activate_clock_for(int gpio_en_bit)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
 800021a:	6078      	str	r0, [r7, #4]
    *RCC_AHBxENR |= (1 << gpio_en_bit);
 800021c:	4b07      	ldr	r3, [pc, #28]	@ (800023c <activate_clock_for+0x28>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	2101      	movs	r1, #1
 8000222:	687a      	ldr	r2, [r7, #4]
 8000224:	fa01 f202 	lsl.w	r2, r1, r2
 8000228:	4611      	mov	r1, r2
 800022a:	4a04      	ldr	r2, [pc, #16]	@ (800023c <activate_clock_for+0x28>)
 800022c:	430b      	orrs	r3, r1
 800022e:	6013      	str	r3, [r2, #0]
}
 8000230:	bf00      	nop
 8000232:	370c      	adds	r7, #12
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	4002104c 	.word	0x4002104c

08000240 <gpio_init>:

void gpio_init(GPIO_TypeDef *GPIOx, GPIO_InitStruct *init)
{
 8000240:	b480      	push	{r7}
 8000242:	b085      	sub	sp, #20
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	6039      	str	r1, [r7, #0]
    uint32_t pin_pos = init->Pin * 2U;
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	005b      	lsls	r3, r3, #1
 8000250:	60fb      	str	r3, [r7, #12]

    GPIOx->MODER &= ~(0b11 << pin_pos);
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	2103      	movs	r1, #3
 8000258:	68fa      	ldr	r2, [r7, #12]
 800025a:	fa01 f202 	lsl.w	r2, r1, r2
 800025e:	43d2      	mvns	r2, r2
 8000260:	401a      	ands	r2, r3
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	601a      	str	r2, [r3, #0]
    GPIOx->MODER |= (init->Mode << pin_pos);
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	681a      	ldr	r2, [r3, #0]
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	6859      	ldr	r1, [r3, #4]
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	fa01 f303 	lsl.w	r3, r1, r3
 8000274:	431a      	orrs	r2, r3
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	601a      	str	r2, [r3, #0]

    GPIOx->OSPEEDR &= ~(0b11 << pin_pos);
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	689b      	ldr	r3, [r3, #8]
 800027e:	2103      	movs	r1, #3
 8000280:	68fa      	ldr	r2, [r7, #12]
 8000282:	fa01 f202 	lsl.w	r2, r1, r2
 8000286:	43d2      	mvns	r2, r2
 8000288:	401a      	ands	r2, r3
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	609a      	str	r2, [r3, #8]
    GPIOx->OSPEEDR |= (init->Speed << pin_pos);
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	689a      	ldr	r2, [r3, #8]
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	68d9      	ldr	r1, [r3, #12]
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	fa01 f303 	lsl.w	r3, r1, r3
 800029c:	431a      	orrs	r2, r3
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	609a      	str	r2, [r3, #8]

    GPIOx->PUPDR &= ~(0b11 << pin_pos);
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	68db      	ldr	r3, [r3, #12]
 80002a6:	2103      	movs	r1, #3
 80002a8:	68fa      	ldr	r2, [r7, #12]
 80002aa:	fa01 f202 	lsl.w	r2, r1, r2
 80002ae:	43d2      	mvns	r2, r2
 80002b0:	401a      	ands	r2, r3
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	60da      	str	r2, [r3, #12]
    GPIOx->PUPDR |= (init->Pull << pin_pos);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	68da      	ldr	r2, [r3, #12]
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	6899      	ldr	r1, [r3, #8]
 80002be:	68fb      	ldr	r3, [r7, #12]
 80002c0:	fa01 f303 	lsl.w	r3, r1, r3
 80002c4:	431a      	orrs	r2, r3
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	60da      	str	r2, [r3, #12]
}
 80002ca:	bf00      	nop
 80002cc:	3714      	adds	r7, #20
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr

080002d6 <gpio_write_pin>:

void gpio_write_pin(GPIO_TypeDef *GPIOx, uint32_t pin, uint32_t state)
{
 80002d6:	b480      	push	{r7}
 80002d8:	b085      	sub	sp, #20
 80002da:	af00      	add	r7, sp, #0
 80002dc:	60f8      	str	r0, [r7, #12]
 80002de:	60b9      	str	r1, [r7, #8]
 80002e0:	607a      	str	r2, [r7, #4]
    if (state == HIGH) {
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	d107      	bne.n	80002f8 <gpio_write_pin+0x22>
        GPIOx->BSRR = (1 << pin);
 80002e8:	2201      	movs	r2, #1
 80002ea:	68bb      	ldr	r3, [r7, #8]
 80002ec:	fa02 f303 	lsl.w	r3, r2, r3
 80002f0:	461a      	mov	r2, r3
 80002f2:	68fb      	ldr	r3, [r7, #12]
 80002f4:	619a      	str	r2, [r3, #24]
    } else {
        GPIOx->BRR = (1 << pin);
    }
}
 80002f6:	e006      	b.n	8000306 <gpio_write_pin+0x30>
        GPIOx->BRR = (1 << pin);
 80002f8:	2201      	movs	r2, #1
 80002fa:	68bb      	ldr	r3, [r7, #8]
 80002fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000300:	461a      	mov	r2, r3
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000306:	bf00      	nop
 8000308:	3714      	adds	r7, #20
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
	...

08000314 <enable_VddIO2>:
{
    return (GPIOx->IDR & (1 << pin)) ? HIGH : LOW;
}

void enable_VddIO2()
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
    set_bit(PWR_CR2, 9);
 8000318:	2109      	movs	r1, #9
 800031a:	4802      	ldr	r0, [pc, #8]	@ (8000324 <enable_VddIO2+0x10>)
 800031c:	f7ff ff66 	bl	80001ec <set_bit>
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40007004 	.word	0x40007004

08000328 <delay_ms>:


void delay_ms(volatile uint32_t ms)
{
 8000328:	b480      	push	{r7}
 800032a:	b085      	sub	sp, #20
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i <= ms*100; i++);
 8000330:	2300      	movs	r3, #0
 8000332:	60fb      	str	r3, [r7, #12]
 8000334:	e002      	b.n	800033c <delay_ms+0x14>
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	3301      	adds	r3, #1
 800033a:	60fb      	str	r3, [r7, #12]
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	2264      	movs	r2, #100	@ 0x64
 8000340:	fb03 f202 	mul.w	r2, r3, r2
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	429a      	cmp	r2, r3
 8000348:	d2f5      	bcs.n	8000336 <delay_ms+0xe>
}
 800034a:	bf00      	nop
 800034c:	bf00      	nop
 800034e:	3714      	adds	r7, #20
 8000350:	46bd      	mov	sp, r7
 8000352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000356:	4770      	bx	lr

08000358 <init_seven_segment>:
int counter = 1;
int cycle = 1234;


void init_seven_segment()
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b08a      	sub	sp, #40	@ 0x28
 800035c:	af00      	add	r7, sp, #0
	enable_VddIO2();
 800035e:	f7ff ffd9 	bl	8000314 <enable_VddIO2>
	activate_clock_for(GPIOBEN);
 8000362:	2001      	movs	r0, #1
 8000364:	f7ff ff56 	bl	8000214 <activate_clock_for>
	activate_clock_for(GPIOGEN);
 8000368:	2006      	movs	r0, #6
 800036a:	f7ff ff53 	bl	8000214 <activate_clock_for>

	for(int i = 0; i < 7; i++)
 800036e:	2300      	movs	r3, #0
 8000370:	627b      	str	r3, [r7, #36]	@ 0x24
 8000372:	e014      	b.n	800039e <init_seven_segment+0x46>
	{
		GPIO_InitStruct initStruct;
		initStruct.Pin = seventSegmentDisplay[i].pin;
 8000374:	4a23      	ldr	r2, [pc, #140]	@ (8000404 <init_seven_segment+0xac>)
 8000376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000378:	00db      	lsls	r3, r3, #3
 800037a:	4413      	add	r3, r2
 800037c:	685b      	ldr	r3, [r3, #4]
 800037e:	613b      	str	r3, [r7, #16]
		initStruct.Mode = MODE_OUTPUT;
 8000380:	2301      	movs	r3, #1
 8000382:	617b      	str	r3, [r7, #20]
		initStruct.Pull = PULL_NO;
 8000384:	2300      	movs	r3, #0
 8000386:	61bb      	str	r3, [r7, #24]
		initStruct.Speed = OUTPUT_LOWSPEED;
 8000388:	2300      	movs	r3, #0
 800038a:	61fb      	str	r3, [r7, #28]
		gpio_init(GPIOG, &initStruct);
 800038c:	f107 0310 	add.w	r3, r7, #16
 8000390:	4619      	mov	r1, r3
 8000392:	481d      	ldr	r0, [pc, #116]	@ (8000408 <init_seven_segment+0xb0>)
 8000394:	f7ff ff54 	bl	8000240 <gpio_init>
	for(int i = 0; i < 7; i++)
 8000398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800039a:	3301      	adds	r3, #1
 800039c:	627b      	str	r3, [r7, #36]	@ 0x24
 800039e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80003a0:	2b06      	cmp	r3, #6
 80003a2:	dde7      	ble.n	8000374 <init_seven_segment+0x1c>
	}

	for(int i = 0; i < 4; i++)
 80003a4:	2300      	movs	r3, #0
 80003a6:	623b      	str	r3, [r7, #32]
 80003a8:	e024      	b.n	80003f4 <init_seven_segment+0x9c>
	{
		GPIO_InitStruct initStruct;
		initStruct.Pin = digits[i].pin;
 80003aa:	4a18      	ldr	r2, [pc, #96]	@ (800040c <init_seven_segment+0xb4>)
 80003ac:	6a3b      	ldr	r3, [r7, #32]
 80003ae:	00db      	lsls	r3, r3, #3
 80003b0:	4413      	add	r3, r2
 80003b2:	685b      	ldr	r3, [r3, #4]
 80003b4:	603b      	str	r3, [r7, #0]
		initStruct.Mode = MODE_OUTPUT;
 80003b6:	2301      	movs	r3, #1
 80003b8:	607b      	str	r3, [r7, #4]
		initStruct.Pull = PULL_NO;
 80003ba:	2300      	movs	r3, #0
 80003bc:	60bb      	str	r3, [r7, #8]
		initStruct.Speed = OUTPUT_LOWSPEED;
 80003be:	2300      	movs	r3, #0
 80003c0:	60fb      	str	r3, [r7, #12]
		gpio_init(digits[i].port, &initStruct);
 80003c2:	4a12      	ldr	r2, [pc, #72]	@ (800040c <init_seven_segment+0xb4>)
 80003c4:	6a3b      	ldr	r3, [r7, #32]
 80003c6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80003ca:	463a      	mov	r2, r7
 80003cc:	4611      	mov	r1, r2
 80003ce:	4618      	mov	r0, r3
 80003d0:	f7ff ff36 	bl	8000240 <gpio_init>
		gpio_write_pin(digits[i].port, digits[i].pin, HIGH);
 80003d4:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <init_seven_segment+0xb4>)
 80003d6:	6a3b      	ldr	r3, [r7, #32]
 80003d8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80003dc:	4a0b      	ldr	r2, [pc, #44]	@ (800040c <init_seven_segment+0xb4>)
 80003de:	6a3b      	ldr	r3, [r7, #32]
 80003e0:	00db      	lsls	r3, r3, #3
 80003e2:	4413      	add	r3, r2
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	2201      	movs	r2, #1
 80003e8:	4619      	mov	r1, r3
 80003ea:	f7ff ff74 	bl	80002d6 <gpio_write_pin>
	for(int i = 0; i < 4; i++)
 80003ee:	6a3b      	ldr	r3, [r7, #32]
 80003f0:	3301      	adds	r3, #1
 80003f2:	623b      	str	r3, [r7, #32]
 80003f4:	6a3b      	ldr	r3, [r7, #32]
 80003f6:	2b03      	cmp	r3, #3
 80003f8:	ddd7      	ble.n	80003aa <init_seven_segment+0x52>
	}
}
 80003fa:	bf00      	nop
 80003fc:	bf00      	nop
 80003fe:	3728      	adds	r7, #40	@ 0x28
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20000000 	.word	0x20000000
 8000408:	48001800 	.word	0x48001800
 800040c:	20000038 	.word	0x20000038

08000410 <setNumber>:

void setNumber(int num)
{
 8000410:	b590      	push	{r4, r7, lr}
 8000412:	b089      	sub	sp, #36	@ 0x24
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
	int d[4] = {
			(num / 1000) % 10,
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4a49      	ldr	r2, [pc, #292]	@ (8000540 <setNumber+0x130>)
 800041c:	fb82 1203 	smull	r1, r2, r2, r3
 8000420:	1192      	asrs	r2, r2, #6
 8000422:	17db      	asrs	r3, r3, #31
 8000424:	1ad1      	subs	r1, r2, r3
 8000426:	4b47      	ldr	r3, [pc, #284]	@ (8000544 <setNumber+0x134>)
 8000428:	fb83 2301 	smull	r2, r3, r3, r1
 800042c:	109a      	asrs	r2, r3, #2
 800042e:	17cb      	asrs	r3, r1, #31
 8000430:	1ad2      	subs	r2, r2, r3
 8000432:	4613      	mov	r3, r2
 8000434:	009b      	lsls	r3, r3, #2
 8000436:	4413      	add	r3, r2
 8000438:	005b      	lsls	r3, r3, #1
 800043a:	1aca      	subs	r2, r1, r3
	int d[4] = {
 800043c:	60ba      	str	r2, [r7, #8]
			(num / 100) % 10,
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a41      	ldr	r2, [pc, #260]	@ (8000548 <setNumber+0x138>)
 8000442:	fb82 1203 	smull	r1, r2, r2, r3
 8000446:	1152      	asrs	r2, r2, #5
 8000448:	17db      	asrs	r3, r3, #31
 800044a:	1ad1      	subs	r1, r2, r3
 800044c:	4b3d      	ldr	r3, [pc, #244]	@ (8000544 <setNumber+0x134>)
 800044e:	fb83 2301 	smull	r2, r3, r3, r1
 8000452:	109a      	asrs	r2, r3, #2
 8000454:	17cb      	asrs	r3, r1, #31
 8000456:	1ad2      	subs	r2, r2, r3
 8000458:	4613      	mov	r3, r2
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	4413      	add	r3, r2
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	1aca      	subs	r2, r1, r3
	int d[4] = {
 8000462:	60fa      	str	r2, [r7, #12]
			(num / 10) % 10,
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a37      	ldr	r2, [pc, #220]	@ (8000544 <setNumber+0x134>)
 8000468:	fb82 1203 	smull	r1, r2, r2, r3
 800046c:	1092      	asrs	r2, r2, #2
 800046e:	17db      	asrs	r3, r3, #31
 8000470:	1ad1      	subs	r1, r2, r3
 8000472:	4b34      	ldr	r3, [pc, #208]	@ (8000544 <setNumber+0x134>)
 8000474:	fb83 2301 	smull	r2, r3, r3, r1
 8000478:	109a      	asrs	r2, r3, #2
 800047a:	17cb      	asrs	r3, r1, #31
 800047c:	1ad2      	subs	r2, r2, r3
 800047e:	4613      	mov	r3, r2
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	4413      	add	r3, r2
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	1aca      	subs	r2, r1, r3
	int d[4] = {
 8000488:	613a      	str	r2, [r7, #16]
			(num / 1) % 10
 800048a:	6879      	ldr	r1, [r7, #4]
 800048c:	4b2d      	ldr	r3, [pc, #180]	@ (8000544 <setNumber+0x134>)
 800048e:	fb83 2301 	smull	r2, r3, r3, r1
 8000492:	109a      	asrs	r2, r3, #2
 8000494:	17cb      	asrs	r3, r1, #31
 8000496:	1ad2      	subs	r2, r2, r3
 8000498:	4613      	mov	r3, r2
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	4413      	add	r3, r2
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	1aca      	subs	r2, r1, r3
	int d[4] = {
 80004a2:	617a      	str	r2, [r7, #20]
	};

	for(int j = 0; j < 4; j++)
 80004a4:	2300      	movs	r3, #0
 80004a6:	61fb      	str	r3, [r7, #28]
 80004a8:	e042      	b.n	8000530 <setNumber+0x120>
	{
	  for(int i = 0; i < 7; i++)
 80004aa:	2300      	movs	r3, #0
 80004ac:	61bb      	str	r3, [r7, #24]
 80004ae:	e01c      	b.n	80004ea <setNumber+0xda>
	  {
		  gpio_write_pin(seventSegmentDisplay[i].port, seventSegmentDisplay[i].pin, numbers[d[j]][i]);
 80004b0:	4a26      	ldr	r2, [pc, #152]	@ (800054c <setNumber+0x13c>)
 80004b2:	69bb      	ldr	r3, [r7, #24]
 80004b4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80004b8:	4a24      	ldr	r2, [pc, #144]	@ (800054c <setNumber+0x13c>)
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	00db      	lsls	r3, r3, #3
 80004be:	4413      	add	r3, r2
 80004c0:	6859      	ldr	r1, [r3, #4]
 80004c2:	69fb      	ldr	r3, [r7, #28]
 80004c4:	009b      	lsls	r3, r3, #2
 80004c6:	3320      	adds	r3, #32
 80004c8:	443b      	add	r3, r7
 80004ca:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80004ce:	4c20      	ldr	r4, [pc, #128]	@ (8000550 <setNumber+0x140>)
 80004d0:	4613      	mov	r3, r2
 80004d2:	00db      	lsls	r3, r3, #3
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	69ba      	ldr	r2, [r7, #24]
 80004d8:	4413      	add	r3, r2
 80004da:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80004de:	461a      	mov	r2, r3
 80004e0:	f7ff fef9 	bl	80002d6 <gpio_write_pin>
	  for(int i = 0; i < 7; i++)
 80004e4:	69bb      	ldr	r3, [r7, #24]
 80004e6:	3301      	adds	r3, #1
 80004e8:	61bb      	str	r3, [r7, #24]
 80004ea:	69bb      	ldr	r3, [r7, #24]
 80004ec:	2b06      	cmp	r3, #6
 80004ee:	dddf      	ble.n	80004b0 <setNumber+0xa0>
	  }
	  gpio_write_pin(digits[j].port, digits[j].pin, HIGH);
 80004f0:	4a18      	ldr	r2, [pc, #96]	@ (8000554 <setNumber+0x144>)
 80004f2:	69fb      	ldr	r3, [r7, #28]
 80004f4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80004f8:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <setNumber+0x144>)
 80004fa:	69fb      	ldr	r3, [r7, #28]
 80004fc:	00db      	lsls	r3, r3, #3
 80004fe:	4413      	add	r3, r2
 8000500:	685b      	ldr	r3, [r3, #4]
 8000502:	2201      	movs	r2, #1
 8000504:	4619      	mov	r1, r3
 8000506:	f7ff fee6 	bl	80002d6 <gpio_write_pin>
	  delay_ms(15);
 800050a:	200f      	movs	r0, #15
 800050c:	f7ff ff0c 	bl	8000328 <delay_ms>
	  gpio_write_pin(digits[j].port, digits[j].pin, LOW);
 8000510:	4a10      	ldr	r2, [pc, #64]	@ (8000554 <setNumber+0x144>)
 8000512:	69fb      	ldr	r3, [r7, #28]
 8000514:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000518:	4a0e      	ldr	r2, [pc, #56]	@ (8000554 <setNumber+0x144>)
 800051a:	69fb      	ldr	r3, [r7, #28]
 800051c:	00db      	lsls	r3, r3, #3
 800051e:	4413      	add	r3, r2
 8000520:	685b      	ldr	r3, [r3, #4]
 8000522:	2200      	movs	r2, #0
 8000524:	4619      	mov	r1, r3
 8000526:	f7ff fed6 	bl	80002d6 <gpio_write_pin>
	for(int j = 0; j < 4; j++)
 800052a:	69fb      	ldr	r3, [r7, #28]
 800052c:	3301      	adds	r3, #1
 800052e:	61fb      	str	r3, [r7, #28]
 8000530:	69fb      	ldr	r3, [r7, #28]
 8000532:	2b03      	cmp	r3, #3
 8000534:	ddb9      	ble.n	80004aa <setNumber+0x9a>
	}
}
 8000536:	bf00      	nop
 8000538:	bf00      	nop
 800053a:	3724      	adds	r7, #36	@ 0x24
 800053c:	46bd      	mov	sp, r7
 800053e:	bd90      	pop	{r4, r7, pc}
 8000540:	10624dd3 	.word	0x10624dd3
 8000544:	66666667 	.word	0x66666667
 8000548:	51eb851f 	.word	0x51eb851f
 800054c:	20000000 	.word	0x20000000
 8000550:	20000058 	.word	0x20000058
 8000554:	20000038 	.word	0x20000038

08000558 <main>:




int main(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	init_seven_segment();
 800055c:	f7ff fefc 	bl	8000358 <init_seven_segment>
	while(1)
	{
		setNumber(counter);
 8000560:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <main+0x38>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4618      	mov	r0, r3
 8000566:	f7ff ff53 	bl	8000410 <setNumber>
		if(cycle >= 100)
 800056a:	4b0a      	ldr	r3, [pc, #40]	@ (8000594 <main+0x3c>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	2b63      	cmp	r3, #99	@ 0x63
 8000570:	dd07      	ble.n	8000582 <main+0x2a>
		{
			counter++;
 8000572:	4b07      	ldr	r3, [pc, #28]	@ (8000590 <main+0x38>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	3301      	adds	r3, #1
 8000578:	4a05      	ldr	r2, [pc, #20]	@ (8000590 <main+0x38>)
 800057a:	6013      	str	r3, [r2, #0]
			cycle = 0;
 800057c:	4b05      	ldr	r3, [pc, #20]	@ (8000594 <main+0x3c>)
 800057e:	2200      	movs	r2, #0
 8000580:	601a      	str	r2, [r3, #0]
		}
		cycle++;
 8000582:	4b04      	ldr	r3, [pc, #16]	@ (8000594 <main+0x3c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	3301      	adds	r3, #1
 8000588:	4a02      	ldr	r2, [pc, #8]	@ (8000594 <main+0x3c>)
 800058a:	6013      	str	r3, [r2, #0]
		setNumber(counter);
 800058c:	e7e8      	b.n	8000560 <main+0x8>
 800058e:	bf00      	nop
 8000590:	20000170 	.word	0x20000170
 8000594:	20000174 	.word	0x20000174

08000598 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800059e:	4b25      	ldr	r3, [pc, #148]	@ (8000634 <SystemInit+0x9c>)
 80005a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005a4:	4a23      	ldr	r2, [pc, #140]	@ (8000634 <SystemInit+0x9c>)
 80005a6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005aa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Set Interrupt Group Priority ------------------------------------------------------------*/
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = 0x3UL;
 80005ae:	2303      	movs	r3, #3
 80005b0:	607b      	str	r3, [r7, #4]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005b2:	4b20      	ldr	r3, [pc, #128]	@ (8000634 <SystemInit+0x9c>)
 80005b4:	68db      	ldr	r3, [r3, #12]
 80005b6:	603b      	str	r3, [r7, #0]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005b8:	683a      	ldr	r2, [r7, #0]
 80005ba:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005be:	4013      	ands	r3, r2
 80005c0:	603b      	str	r3, [r7, #0]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005ca:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005d2:	603b      	str	r3, [r7, #0]
  SCB->AIRCR =  reg_value;
 80005d4:	4a17      	ldr	r2, [pc, #92]	@ (8000634 <SystemInit+0x9c>)
 80005d6:	683b      	ldr	r3, [r7, #0]
 80005d8:	60d3      	str	r3, [r2, #12]

  /* System Clock Configuration ------------------------------------------------------------*/
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80005da:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <SystemInit+0xa0>)
 80005dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005de:	4a16      	ldr	r2, [pc, #88]	@ (8000638 <SystemInit+0xa0>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6613      	str	r3, [r2, #96]	@ 0x60
  reg_value = RCC->APB2ENR & RCC_APB2ENR_SYSCFGEN;
 80005e6:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <SystemInit+0xa0>)
 80005e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	603b      	str	r3, [r7, #0]
  (void)reg_value;

  RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN;
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <SystemInit+0xa0>)
 80005f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005f4:	4a10      	ldr	r2, [pc, #64]	@ (8000638 <SystemInit+0xa0>)
 80005f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005fa:	6593      	str	r3, [r2, #88]	@ 0x58
  reg_value = RCC->APB1ENR1 & RCC_APB1ENR1_PWREN;
 80005fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <SystemInit+0xa0>)
 80005fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000604:	603b      	str	r3, [r7, #0]
  (void)reg_value;

  RCC->CR |= RCC_CR_MSIRGSEL;
 8000606:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <SystemInit+0xa0>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a0b      	ldr	r2, [pc, #44]	@ (8000638 <SystemInit+0xa0>)
 800060c:	f043 0308 	orr.w	r3, r3, #8
 8000610:	6013      	str	r3, [r2, #0]
  reg_value = RCC->CR & ~(RCC_CR_MSIRANGE);
 8000612:	4b09      	ldr	r3, [pc, #36]	@ (8000638 <SystemInit+0xa0>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800061a:	603b      	str	r3, [r7, #0]
  RCC->CR |= (RCC_CR_MSIRANGE_6);
 800061c:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <SystemInit+0xa0>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a05      	ldr	r2, [pc, #20]	@ (8000638 <SystemInit+0xa0>)
 8000622:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000626:	6013      	str	r3, [r2, #0]

  SystemCoreClockUpdate();
 8000628:	f000 f808 	bl	800063c <SystemCoreClockUpdate>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	e000ed00 	.word	0xe000ed00
 8000638:	40021000 	.word	0x40021000

0800063c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800063c:	b480      	push	{r7}
 800063e:	b087      	sub	sp, #28
 8000640:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8000642:	4b4f      	ldr	r3, [pc, #316]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f003 0308 	and.w	r3, r3, #8
 800064a:	2b00      	cmp	r3, #0
 800064c:	d107      	bne.n	800065e <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 800064e:	4b4c      	ldr	r3, [pc, #304]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000650:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000654:	0a1b      	lsrs	r3, r3, #8
 8000656:	f003 030f 	and.w	r3, r3, #15
 800065a:	617b      	str	r3, [r7, #20]
 800065c:	e005      	b.n	800066a <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 800065e:	4b48      	ldr	r3, [pc, #288]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	091b      	lsrs	r3, r3, #4
 8000664:	f003 030f 	and.w	r3, r3, #15
 8000668:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 800066a:	4a46      	ldr	r2, [pc, #280]	@ (8000784 <SystemCoreClockUpdate+0x148>)
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000672:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000674:	4b42      	ldr	r3, [pc, #264]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f003 030c 	and.w	r3, r3, #12
 800067c:	2b0c      	cmp	r3, #12
 800067e:	d866      	bhi.n	800074e <SystemCoreClockUpdate+0x112>
 8000680:	a201      	add	r2, pc, #4	@ (adr r2, 8000688 <SystemCoreClockUpdate+0x4c>)
 8000682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000686:	bf00      	nop
 8000688:	080006bd 	.word	0x080006bd
 800068c:	0800074f 	.word	0x0800074f
 8000690:	0800074f 	.word	0x0800074f
 8000694:	0800074f 	.word	0x0800074f
 8000698:	080006c5 	.word	0x080006c5
 800069c:	0800074f 	.word	0x0800074f
 80006a0:	0800074f 	.word	0x0800074f
 80006a4:	0800074f 	.word	0x0800074f
 80006a8:	080006cd 	.word	0x080006cd
 80006ac:	0800074f 	.word	0x0800074f
 80006b0:	0800074f 	.word	0x0800074f
 80006b4:	0800074f 	.word	0x0800074f
 80006b8:	080006d5 	.word	0x080006d5
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 80006bc:	4a32      	ldr	r2, [pc, #200]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	6013      	str	r3, [r2, #0]
      break;
 80006c2:	e048      	b.n	8000756 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80006c4:	4b30      	ldr	r3, [pc, #192]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 80006c6:	4a31      	ldr	r2, [pc, #196]	@ (800078c <SystemCoreClockUpdate+0x150>)
 80006c8:	601a      	str	r2, [r3, #0]
      break;
 80006ca:	e044      	b.n	8000756 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80006cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 80006ce:	4a30      	ldr	r2, [pc, #192]	@ (8000790 <SystemCoreClockUpdate+0x154>)
 80006d0:	601a      	str	r2, [r3, #0]
      break;
 80006d2:	e040      	b.n	8000756 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80006d4:	4b2a      	ldr	r3, [pc, #168]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	f003 0303 	and.w	r3, r3, #3
 80006dc:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80006de:	4b28      	ldr	r3, [pc, #160]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 80006e0:	68db      	ldr	r3, [r3, #12]
 80006e2:	091b      	lsrs	r3, r3, #4
 80006e4:	f003 0307 	and.w	r3, r3, #7
 80006e8:	3301      	adds	r3, #1
 80006ea:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	2b02      	cmp	r3, #2
 80006f0:	d003      	beq.n	80006fa <SystemCoreClockUpdate+0xbe>
 80006f2:	68fb      	ldr	r3, [r7, #12]
 80006f4:	2b03      	cmp	r3, #3
 80006f6:	d006      	beq.n	8000706 <SystemCoreClockUpdate+0xca>
 80006f8:	e00b      	b.n	8000712 <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80006fa:	4a24      	ldr	r2, [pc, #144]	@ (800078c <SystemCoreClockUpdate+0x150>)
 80006fc:	68bb      	ldr	r3, [r7, #8]
 80006fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000702:	613b      	str	r3, [r7, #16]
          break;
 8000704:	e00b      	b.n	800071e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8000706:	4a22      	ldr	r2, [pc, #136]	@ (8000790 <SystemCoreClockUpdate+0x154>)
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	fbb2 f3f3 	udiv	r3, r2, r3
 800070e:	613b      	str	r3, [r7, #16]
          break;
 8000710:	e005      	b.n	800071e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8000712:	697a      	ldr	r2, [r7, #20]
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	fbb2 f3f3 	udiv	r3, r2, r3
 800071a:	613b      	str	r3, [r7, #16]
          break;
 800071c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800071e:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000720:	68db      	ldr	r3, [r3, #12]
 8000722:	0a1b      	lsrs	r3, r3, #8
 8000724:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	fb02 f303 	mul.w	r3, r2, r3
 800072e:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0e5b      	lsrs	r3, r3, #25
 8000736:	f003 0303 	and.w	r3, r3, #3
 800073a:	3301      	adds	r3, #1
 800073c:	005b      	lsls	r3, r3, #1
 800073e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000740:	693a      	ldr	r2, [r7, #16]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	fbb2 f3f3 	udiv	r3, r2, r3
 8000748:	4a0f      	ldr	r2, [pc, #60]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 800074a:	6013      	str	r3, [r2, #0]
      break;
 800074c:	e003      	b.n	8000756 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 800074e:	4a0e      	ldr	r2, [pc, #56]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	6013      	str	r3, [r2, #0]
      break;
 8000754:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 8000756:	4b0a      	ldr	r3, [pc, #40]	@ (8000780 <SystemCoreClockUpdate+0x144>)
 8000758:	689b      	ldr	r3, [r3, #8]
 800075a:	091b      	lsrs	r3, r3, #4
 800075c:	f003 030f 	and.w	r3, r3, #15
 8000760:	4a0c      	ldr	r2, [pc, #48]	@ (8000794 <SystemCoreClockUpdate+0x158>)
 8000762:	5cd3      	ldrb	r3, [r2, r3]
 8000764:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000766:	4b08      	ldr	r3, [pc, #32]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	683b      	ldr	r3, [r7, #0]
 800076c:	fa22 f303 	lsr.w	r3, r2, r3
 8000770:	4a05      	ldr	r2, [pc, #20]	@ (8000788 <SystemCoreClockUpdate+0x14c>)
 8000772:	6013      	str	r3, [r2, #0]
}
 8000774:	bf00      	nop
 8000776:	371c      	adds	r7, #28
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40021000 	.word	0x40021000
 8000784:	0800085c 	.word	0x0800085c
 8000788:	20000178 	.word	0x20000178
 800078c:	00f42400 	.word	0x00f42400
 8000790:	007a1200 	.word	0x007a1200
 8000794:	0800084c 	.word	0x0800084c

08000798 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000798:	480d      	ldr	r0, [pc, #52]	@ (80007d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800079a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800079c:	f7ff fefc 	bl	8000598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a0:	480c      	ldr	r0, [pc, #48]	@ (80007d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80007a2:	490d      	ldr	r1, [pc, #52]	@ (80007d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007a4:	4a0d      	ldr	r2, [pc, #52]	@ (80007dc <LoopForever+0xe>)
  movs r3, #0
 80007a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007a8:	e002      	b.n	80007b0 <LoopCopyDataInit>

080007aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ae:	3304      	adds	r3, #4

080007b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007b4:	d3f9      	bcc.n	80007aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007b6:	4a0a      	ldr	r2, [pc, #40]	@ (80007e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007b8:	4c0a      	ldr	r4, [pc, #40]	@ (80007e4 <LoopForever+0x16>)
  movs r3, #0
 80007ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007bc:	e001      	b.n	80007c2 <LoopFillZerobss>

080007be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c0:	3204      	adds	r2, #4

080007c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007c4:	d3fb      	bcc.n	80007be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007c6:	f000 f811 	bl	80007ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ca:	f7ff fec5 	bl	8000558 <main>

080007ce <LoopForever>:

LoopForever:
  b LoopForever
 80007ce:	e7fe      	b.n	80007ce <LoopForever>
  ldr   r0, =_estack
 80007d0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80007d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007d8:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 80007dc:	08000894 	.word	0x08000894
  ldr r2, =_sbss
 80007e0:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 80007e4:	20000198 	.word	0x20000198

080007e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007e8:	e7fe      	b.n	80007e8 <ADC1_2_IRQHandler>
	...

080007ec <__libc_init_array>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	4d0d      	ldr	r5, [pc, #52]	@ (8000824 <__libc_init_array+0x38>)
 80007f0:	4c0d      	ldr	r4, [pc, #52]	@ (8000828 <__libc_init_array+0x3c>)
 80007f2:	1b64      	subs	r4, r4, r5
 80007f4:	10a4      	asrs	r4, r4, #2
 80007f6:	2600      	movs	r6, #0
 80007f8:	42a6      	cmp	r6, r4
 80007fa:	d109      	bne.n	8000810 <__libc_init_array+0x24>
 80007fc:	4d0b      	ldr	r5, [pc, #44]	@ (800082c <__libc_init_array+0x40>)
 80007fe:	4c0c      	ldr	r4, [pc, #48]	@ (8000830 <__libc_init_array+0x44>)
 8000800:	f000 f818 	bl	8000834 <_init>
 8000804:	1b64      	subs	r4, r4, r5
 8000806:	10a4      	asrs	r4, r4, #2
 8000808:	2600      	movs	r6, #0
 800080a:	42a6      	cmp	r6, r4
 800080c:	d105      	bne.n	800081a <__libc_init_array+0x2e>
 800080e:	bd70      	pop	{r4, r5, r6, pc}
 8000810:	f855 3b04 	ldr.w	r3, [r5], #4
 8000814:	4798      	blx	r3
 8000816:	3601      	adds	r6, #1
 8000818:	e7ee      	b.n	80007f8 <__libc_init_array+0xc>
 800081a:	f855 3b04 	ldr.w	r3, [r5], #4
 800081e:	4798      	blx	r3
 8000820:	3601      	adds	r6, #1
 8000822:	e7f2      	b.n	800080a <__libc_init_array+0x1e>
 8000824:	0800088c 	.word	0x0800088c
 8000828:	0800088c 	.word	0x0800088c
 800082c:	0800088c 	.word	0x0800088c
 8000830:	08000890 	.word	0x08000890

08000834 <_init>:
 8000834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000836:	bf00      	nop
 8000838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800083a:	bc08      	pop	{r3}
 800083c:	469e      	mov	lr, r3
 800083e:	4770      	bx	lr

08000840 <_fini>:
 8000840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000842:	bf00      	nop
 8000844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000846:	bc08      	pop	{r3}
 8000848:	469e      	mov	lr, r3
 800084a:	4770      	bx	lr
