Command: synth_design -mode default -flatten_hierarchy full -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5763 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1053.215 ; gain = 168.137 ; free physical = 5007 ; free virtual = 30721
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/top.v:23]
INFO: [Synth 8-638] synthesizing module 'm32632' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/m32632.v:42]
INFO: [Synth 8-638] synthesizing module 'DCACHE' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DCACHE.v:42]
INFO: [Synth 8-638] synthesizing module 'NEU_VALID' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:54]
INFO: [Synth 8-256] done synthesizing module 'NEU_VALID' (1#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:54]
INFO: [Synth 8-638] synthesizing module 'DCACHE_SM' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:492]
INFO: [Synth 8-256] done synthesizing module 'DCACHE_SM' (2#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:492]
INFO: [Synth 8-638] synthesizing module 'CA_MATCH' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:363]
INFO: [Synth 8-256] done synthesizing module 'CA_MATCH' (3#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:363]
INFO: [Synth 8-638] synthesizing module 'DCA_CONTROL' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:182]
INFO: [Synth 8-256] done synthesizing module 'DCA_CONTROL' (4#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:182]
INFO: [Synth 8-638] synthesizing module 'MMU_MATCH' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:276]
INFO: [Synth 8-256] done synthesizing module 'MMU_MATCH' (5#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:276]
INFO: [Synth 8-638] synthesizing module 'MMU_UP' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:131]
INFO: [Synth 8-256] done synthesizing module 'MMU_UP' (6#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:131]
INFO: [Synth 8-638] synthesizing module 'RD_ALIGNER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ALIGNER.v:176]
INFO: [Synth 8-256] done synthesizing module 'RD_ALIGNER' (7#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ALIGNER.v:176]
INFO: [Synth 8-638] synthesizing module 'WR_ALIGNER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ALIGNER.v:47]
INFO: [Synth 8-256] done synthesizing module 'WR_ALIGNER' (8#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ALIGNER.v:47]
INFO: [Synth 8-638] synthesizing module 'DEBUG_AE' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:84]
INFO: [Synth 8-256] done synthesizing module 'DEBUG_AE' (9#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:84]
INFO: [Synth 8-256] done synthesizing module 'DCACHE' (10#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DCACHE.v:42]
INFO: [Synth 8-638] synthesizing module 'DATENPFAD' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DATENPFAD.v:42]
INFO: [Synth 8-638] synthesizing module 'REGISTER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:267]
INFO: [Synth 8-256] done synthesizing module 'REGISTER' (11#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:267]
INFO: [Synth 8-638] synthesizing module 'MULFILTER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:118]
INFO: [Synth 8-256] done synthesizing module 'MULFILTER' (12#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:118]
INFO: [Synth 8-638] synthesizing module 'SIGNMUL' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:150]
INFO: [Synth 8-256] done synthesizing module 'SIGNMUL' (13#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:150]
INFO: [Synth 8-638] synthesizing module 'BITMASK' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:53]
INFO: [Synth 8-256] done synthesizing module 'BITMASK' (14#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:53]
INFO: [Synth 8-638] synthesizing module 'I_PFAD' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:357]
INFO: [Synth 8-638] synthesizing module 'SCHALE' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:315]
INFO: [Synth 8-256] done synthesizing module 'SCHALE' (15#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:315]
INFO: [Synth 8-638] synthesizing module 'SHIFTER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:164]
INFO: [Synth 8-256] done synthesizing module 'SHIFTER' (16#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:164]
INFO: [Synth 8-638] synthesizing module 'FFS_LOGIK' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:239]
INFO: [Synth 8-256] done synthesizing module 'FFS_LOGIK' (17#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:239]
INFO: [Synth 8-256] done synthesizing module 'I_PFAD' (18#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/I_PFAD.v:357]
INFO: [Synth 8-638] synthesizing module 'ADDR_UNIT' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ADDR_UNIT.v:42]
INFO: [Synth 8-256] done synthesizing module 'ADDR_UNIT' (19#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ADDR_UNIT.v:42]
INFO: [Synth 8-638] synthesizing module 'CONFIG_REGS' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:48]
INFO: [Synth 8-256] done synthesizing module 'CONFIG_REGS' (20#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:48]
INFO: [Synth 8-638] synthesizing module 'DP_FPU' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:1343]
INFO: [Synth 8-638] synthesizing module 'DP_LOGIK' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:1010]
INFO: [Synth 8-638] synthesizing module 'DFPU_ADDSUB' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:208]
INFO: [Synth 8-256] done synthesizing module 'DFPU_ADDSUB' (21#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:208]
INFO: [Synth 8-638] synthesizing module 'DFPU_MUL' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:584]
INFO: [Synth 8-256] done synthesizing module 'DFPU_MUL' (22#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:584]
INFO: [Synth 8-638] synthesizing module 'DFPU_DIV' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:706]
INFO: [Synth 8-638] synthesizing module 'DIVI_PREP' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:641]
INFO: [Synth 8-638] synthesizing module 'SCANDIG' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:625]
INFO: [Synth 8-256] done synthesizing module 'SCANDIG' (23#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:625]
INFO: [Synth 8-256] done synthesizing module 'DIVI_PREP' (24#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:641]
INFO: [Synth 8-256] done synthesizing module 'DFPU_DIV' (25#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:706]
INFO: [Synth 8-638] synthesizing module 'DFPU_MISC' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:473]
INFO: [Synth 8-256] done synthesizing module 'DFPU_MISC' (26#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:473]
INFO: [Synth 8-638] synthesizing module 'DFPU_BCD' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:142]
INFO: [Synth 8-638] synthesizing module 'BCDADDER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:98]
INFO: [Synth 8-256] done synthesizing module 'BCDADDER' (27#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:98]
INFO: [Synth 8-256] done synthesizing module 'DFPU_BCD' (28#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:142]
INFO: [Synth 8-256] done synthesizing module 'DP_LOGIK' (29#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:1010]
INFO: [Synth 8-638] synthesizing module 'PREPDATA' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:56]
INFO: [Synth 8-256] done synthesizing module 'PREPDATA' (30#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:56]
INFO: [Synth 8-256] done synthesizing module 'DP_FPU' (31#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:1343]
INFO: [Synth 8-638] synthesizing module 'SP_FPU' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:384]
INFO: [Synth 8-638] synthesizing module 'SFPU_ADDSUB' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:66]
INFO: [Synth 8-638] synthesizing module 'ADDSUB' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:51]
INFO: [Synth 8-256] done synthesizing module 'ADDSUB' (32#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:51]
INFO: [Synth 8-256] done synthesizing module 'SFPU_ADDSUB' (33#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:66]
INFO: [Synth 8-638] synthesizing module 'SFPU_MUL' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:350]
INFO: [Synth 8-256] done synthesizing module 'SFPU_MUL' (34#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:350]
INFO: [Synth 8-256] done synthesizing module 'SP_FPU' (35#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/SP_FPU.v:384]
INFO: [Synth 8-638] synthesizing module 'FP_STAT_REG' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:174]
WARNING: [Synth 8-5788] Register flags_reg in module FP_STAT_REG is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:220]
WARNING: [Synth 8-5788] Register flags_reg in module FP_STAT_REG is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:234]
INFO: [Synth 8-256] done synthesizing module 'FP_STAT_REG' (36#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/REGISTERS.v:174]
INFO: [Synth 8-256] done synthesizing module 'DATENPFAD' (37#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DATENPFAD.v:42]
INFO: [Synth 8-638] synthesizing module 'ICACHE' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ICACHE.v:41]
INFO: [Synth 8-638] synthesizing module 'ICACHE_SM' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ICACHE_SM.v:252]
INFO: [Synth 8-256] done synthesizing module 'ICACHE_SM' (38#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ICACHE_SM.v:252]
INFO: [Synth 8-638] synthesizing module 'KOLDETECT' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ICACHE_SM.v:47]
INFO: [Synth 8-256] done synthesizing module 'KOLDETECT' (39#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ICACHE_SM.v:47]
INFO: [Synth 8-256] done synthesizing module 'ICACHE' (40#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/ICACHE.v:41]
INFO: [Synth 8-638] synthesizing module 'STEUERUNG' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUERUNG.v:41]
INFO: [Synth 8-638] synthesizing module 'DECODER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DECODER.v:41]
	Parameter addr_nop bound to: 19'b1000000000000000000 
	Parameter push_op bound to: 19'b1001110000110100000 
	Parameter push_ea bound to: 19'b1001110000110100011 
	Parameter pop_op bound to: 19'b1010110010100001000 
	Parameter adddisp bound to: 19'b1000100000000000011 
	Parameter adddispn bound to: 19'b1000100000000000000 
	Parameter save_sp bound to: 19'b1000000000100000000 
	Parameter next_po bound to: 19'b1010110010100001011 
	Parameter dispmin bound to: 19'b1000100000001000011 
	Parameter rmod_rxp bound to: 19'b1010010000100000100 
	Parameter rmod_rtt bound to: 19'b1010010000000000100 
	Parameter rmod_4 bound to: 19'b1010110000000010100 
	Parameter rmod_8 bound to: 19'b1010110000000100100 
	Parameter rdltab bound to: 19'b1010100000010000000 
	Parameter ea_push bound to: 19'b1001100000010100011 
	Parameter ea_min8 bound to: 19'b1010100000010110011 
	Parameter pop_ru bound to: 19'b1010100010000001011 
	Parameter rd_icu bound to: 19'b0010010000011000010 
	Parameter get_vec bound to: 19'b1010010000001xx0000 
	Parameter get_veci bound to: 19'b1010010110000000000 
	Parameter load_ea bound to: 19'b1000100000000000000 
	Parameter save_msr bound to: 19'b1000100001000000000 
	Parameter ivar_adr bound to: 19'b1000000100000000010 
	Parameter st_trans bound to: 19'b0010010100000000000 
	Parameter src_x bound to: 7'bxxxxxxx 
	Parameter dest_x bound to: 6'bxxxxxx 
	Parameter imme bound to: 7'b1xxxxxx 
	Parameter frame bound to: 7'b0011000 
	Parameter ibase bound to: 7'b0011110 
	Parameter modul bound to: 7'b0011111 
	Parameter w_msr bound to: 6'b001010 
	Parameter w_tear bound to: 6'b001011 
	Parameter fsr_r bound to: 6'b010111 
	Parameter temp_l bound to: 6'b111100 
	Parameter temp_h bound to: 6'b111101 
	Parameter temp_1 bound to: 6'b111110 
	Parameter temp_2 bound to: 6'b111111 
	Parameter rtmpl bound to: 7'b0111100 
	Parameter rtmph bound to: 7'b0111101 
	Parameter rtmp1 bound to: 7'b0111110 
	Parameter rtmp2 bound to: 7'b0111111 
	Parameter op_mov bound to: 11'b01101000101 
	Parameter op_adr bound to: 11'b01101001001 
	Parameter op_add bound to: 11'b01101000000 
	Parameter op_flip bound to: 11'b01101100100 
	Parameter op_lmr bound to: 11'b01101101010 
	Parameter op_wrp bound to: 11'b01110000111 
	Parameter op_ldp bound to: 11'b01110001000 
	Parameter op_zex bound to: 11'b00001110110 
	Parameter op_cop bound to: 8'b11011101 
INFO: [Synth 8-638] synthesizing module 'REG_LIST' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:263]
INFO: [Synth 8-256] done synthesizing module 'REG_LIST' (41#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:263]
INFO: [Synth 8-638] synthesizing module 'GRUPPE_2' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:425]
	Parameter dont_care bound to: 67'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 
	Parameter addr_nop bound to: 19'b0000000000000000000 
	Parameter disp2ea bound to: 19'bxx00100000000000010 
	Parameter case_op bound to: 19'bxx00101000000000001 
	Parameter read_byb bound to: 19'b00101111xx000000011 
	Parameter exr11 bound to: 19'b1010110000010000000 
	Parameter adrcvtp bound to: 19'bxx00100111000000000 
	Parameter addone bound to: 19'bxx00100100000000000 
	Parameter addind bound to: 19'bxx00100100000000011 
	Parameter src_x bound to: 7'bxxxxxxx 
	Parameter dest_x bound to: 6'bxxxxxx 
	Parameter imme bound to: 7'b1xxxxxx 
	Parameter F0 bound to: 7'b0100000 
	Parameter F0_h bound to: 7'b0100001 
	Parameter w_F0 bound to: 6'b100000 
	Parameter w_F0_h bound to: 6'b100001 
	Parameter temp_l bound to: 6'b111100 
	Parameter temp_h bound to: 6'b111101 
	Parameter temp_1 bound to: 6'b111110 
	Parameter rtmpl bound to: 7'b0111100 
	Parameter rtmph bound to: 7'b0111101 
	Parameter rtmp1 bound to: 7'b0111110 
	Parameter op_mov bound to: 11'bx1x01000101 
	Parameter op_adr bound to: 11'bx1x01001001 
	Parameter op_addl bound to: 11'b01x10110000 
	Parameter op_addf bound to: 11'b11x10110000 
	Parameter op_mull bound to: 11'b01x10111100 
	Parameter op_mulf bound to: 11'b11x10111100 
	Parameter op_stpr bound to: 11'b11x01010100 
	Parameter op_lsh bound to: 11'b01101100101 
	Parameter op_msk bound to: 11'b01110000000 
	Parameter op_mul bound to: 11'b01101111000 
	Parameter op_rwv bound to: 11'bx1x11100000 
INFO: [Synth 8-256] done synthesizing module 'GRUPPE_2' (42#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:425]
WARNING: [Synth 8-5788] Register dim_feld_reg in module DECODER is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DECODER.v:397]
WARNING: [Synth 8-5788] Register dim_feld_reg in module DECODER is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DECODER.v:641]
WARNING: [Synth 8-5788] Register ACC_FELD_reg in module DECODER is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DECODER.v:1688]
INFO: [Synth 8-256] done synthesizing module 'DECODER' (43#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DECODER.v:41]
INFO: [Synth 8-638] synthesizing module 'ILL_UNDEF' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:303]
	Parameter udef_amode bound to: 5'b10011 
	Parameter imode bound to: 5'b10100 
INFO: [Synth 8-256] done synthesizing module 'ILL_UNDEF' (44#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:303]
INFO: [Synth 8-638] synthesizing module 'OPDEC_REG' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:134]
INFO: [Synth 8-256] done synthesizing module 'OPDEC_REG' (45#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:50]
INFO: [Synth 8-638] synthesizing module 'PROG_COUNTER' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:186]
INFO: [Synth 8-256] done synthesizing module 'PROG_COUNTER' (46#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUER_MISC.v:186]
INFO: [Synth 8-256] done synthesizing module 'STEUERUNG' (47#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/STEUERUNG.v:41]
INFO: [Synth 8-638] synthesizing module 'IO_SWITCH' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/TOP_MISC.v:47]
INFO: [Synth 8-256] done synthesizing module 'IO_SWITCH' (48#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/TOP_MISC.v:47]
INFO: [Synth 8-638] synthesizing module 'MAKE_STAT' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/TOP_MISC.v:139]
INFO: [Synth 8-256] done synthesizing module 'MAKE_STAT' (49#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/TOP_MISC.v:139]
INFO: [Synth 8-256] done synthesizing module 'm32632' (50#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/m32632.v:42]
WARNING: [Synth 8-689] width (2) of port connection 'DWCTRL' does not match port width (3) of module 'm32632' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/top.v:81]
WARNING: [Synth 8-689] width (2) of port connection 'IWCTRL' does not match port width (3) of module 'm32632' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/top.v:82]
WARNING: [Synth 8-350] instance 'm32632_0' of module 'm32632' requires 41 connections, but only 40 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/top.v:57]
INFO: [Synth 8-638] synthesizing module 'md5_pipelined' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/md5_pipelined/md5_pipelined.v:54]
INFO: [Synth 8-256] done synthesizing module 'md5_pipelined' (51#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/md5_pipelined/md5_pipelined.v:54]
INFO: [Synth 8-638] synthesizing module 'median' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/median.v:36]
	Parameter MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LUT_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PIXEL_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IMG_WIDTH bound to: 320 - type: integer 
	Parameter IMG_HEIGHT bound to: 320 - type: integer 
INFO: [Synth 8-638] synthesizing module 'state_machine' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/state_machine.v:35]
	Parameter LUT_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter IMG_WIDTH bound to: 320 - type: integer 
	Parameter IMG_HEIGHT bound to: 320 - type: integer 
WARNING: [Synth 8-5788] Register valid_reg in module state_machine is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/state_machine.v:75]
WARNING: [Synth 8-3848] Net memory_shift in module/entity state_machine does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/state_machine.v:50]
INFO: [Synth 8-256] done synthesizing module 'state_machine' (52#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/state_machine.v:35]
WARNING: [Synth 8-350] instance 'window_contol' of module 'state_machine' requires 9 connections, but only 6 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/median.v:138]
INFO: [Synth 8-638] synthesizing module 'common_network' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/common_network.v:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'node' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 1 - type: integer 
	Parameter HI_MUX bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
INFO: [Synth 8-256] done synthesizing module 'node' (53#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
INFO: [Synth 8-256] done synthesizing module 'common_network' (54#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/common_network.v:35]
INFO: [Synth 8-638] synthesizing module 'dff_3_pipe' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/dff_3_pipe.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_3_pipe' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/dff_3_pipe.v:34]
INFO: [Synth 8-638] synthesizing module 'pixel_network' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'node__parameterized0' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 1 - type: integer 
	Parameter HI_MUX bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_hi in module/entity node__parameterized0 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:43]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized0' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u0' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:68]
INFO: [Synth 8-638] synthesizing module 'node__parameterized1' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 0 - type: integer 
	Parameter HI_MUX bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_lo in module/entity node__parameterized1 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:44]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized1' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u2' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:94]
INFO: [Synth 8-638] synthesizing module 'node__parameterized2' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 1 - type: integer 
	Parameter HI_MUX bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_hi in module/entity node__parameterized2 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:43]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized2' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u3' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:107]
INFO: [Synth 8-638] synthesizing module 'node__parameterized3' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 0 - type: integer 
	Parameter HI_MUX bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_lo in module/entity node__parameterized3 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:44]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized3' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u4' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:119]
INFO: [Synth 8-638] synthesizing module 'node__parameterized4' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 0 - type: integer 
	Parameter HI_MUX bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_lo in module/entity node__parameterized4 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:44]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized4' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u5' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:131]
INFO: [Synth 8-638] synthesizing module 'node__parameterized5' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 1 - type: integer 
	Parameter HI_MUX bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_hi in module/entity node__parameterized5 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:43]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized5' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u6' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:144]
INFO: [Synth 8-638] synthesizing module 'node__parameterized6' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 0 - type: integer 
	Parameter HI_MUX bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_lo in module/entity node__parameterized6 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:44]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized6' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u8' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:170]
INFO: [Synth 8-638] synthesizing module 'node__parameterized7' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter LOW_MUX bound to: 1 - type: integer 
	Parameter HI_MUX bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:62]
WARNING: [Synth 8-3848] Net data_hi in module/entity node__parameterized7 does not have driver. [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:43]
INFO: [Synth 8-256] done synthesizing module 'node__parameterized7' (55#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/node.v:34]
WARNING: [Synth 8-350] instance 'node_u9' of module 'node' requires 4 connections, but only 3 given [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:183]
INFO: [Synth 8-256] done synthesizing module 'pixel_network' (56#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/pixel_network.v:34]
INFO: [Synth 8-256] done synthesizing module 'median' (57#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/median/median.v:36]
INFO: [Synth 8-638] synthesizing module 'mips_16' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/blackbox/blackbox.v:105]
INFO: [Synth 8-256] done synthesizing module 'mips_16' (58#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/blackbox/blackbox.v:105]
INFO: [Synth 8-256] done synthesizing module 'top' (59#1) [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/top.v:23]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[7]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[6]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[5]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[4]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[3]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[2]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[1]
WARNING: [Synth 8-3331] design node__parameterized7 has unconnected port data_hi[0]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[7]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[6]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[5]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[4]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[3]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[2]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[1]
WARNING: [Synth 8-3331] design node__parameterized6 has unconnected port data_lo[0]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[7]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[6]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[5]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[4]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[3]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[2]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[1]
WARNING: [Synth 8-3331] design node__parameterized5 has unconnected port data_hi[0]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[7]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[6]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[5]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[4]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[3]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[2]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[1]
WARNING: [Synth 8-3331] design node__parameterized4 has unconnected port data_lo[0]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[7]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[6]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[5]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[4]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[3]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[2]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[1]
WARNING: [Synth 8-3331] design node__parameterized3 has unconnected port data_lo[0]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[7]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[6]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[5]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[4]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[3]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[2]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[1]
WARNING: [Synth 8-3331] design node__parameterized2 has unconnected port data_hi[0]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[7]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[6]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[5]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[4]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[3]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[2]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[1]
WARNING: [Synth 8-3331] design node__parameterized1 has unconnected port data_lo[0]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[7]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[6]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[5]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[4]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[3]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[2]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[1]
WARNING: [Synth 8-3331] design node__parameterized0 has unconnected port data_hi[0]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[9]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[8]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[7]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[6]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[5]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[4]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[3]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[2]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[1]
WARNING: [Synth 8-3331] design state_machine has unconnected port memory_shift[0]
WARNING: [Synth 8-3331] design GRUPPE_2 has unconnected port ACCA[2]
WARNING: [Synth 8-3331] design GRUPPE_2 has unconnected port ACCA[0]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[55]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[54]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[53]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[52]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[51]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[50]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[49]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[48]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[47]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[46]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[45]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[44]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[43]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[42]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[41]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[40]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[39]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[38]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[37]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[36]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[35]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[34]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[33]
WARNING: [Synth 8-3331] design DECODER has unconnected port OPREG[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1177.652 ; gain = 292.574 ; free physical = 4873 ; free virtual = 30590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1177.652 ; gain = 292.574 ; free physical = 4873 ; free virtual = 30590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.656 ; gain = 300.578 ; free physical = 4873 ; free virtual = 30590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:988]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/DP_FPU.v:560]
INFO: [Synth 8-5544] ROM "BCD_Q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BCD_Q" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phsrc1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phsrc2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get8b_d" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "get8b_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "op_sho" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ai_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1302.750 ; gain = 417.672 ; free physical = 4749 ; free virtual = 30468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DATENPFAD          |           1|     28201|
|2     |m32632__GB1        |           1|     26746|
|3     |md5_pipelined__GB0 |           1|     28940|
|4     |md5_pipelined__GB1 |           1|      4007|
|5     |md5_pipelined__GB2 |           1|      8081|
|6     |md5_pipelined__GB3 |           1|     25761|
|7     |top__GC0           |           1|      3685|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     68 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 3     
	   2 Input     56 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 74    
	   4 Input     32 Bit       Adders := 64    
	   3 Input     24 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 14    
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 22    
	   3 Input     32 Bit         XORs := 16    
	   4 Input     32 Bit         XORs := 1     
	   7 Input     10 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 1     
+---XORs : 
	               36 Bit    Wide XORs := 1     
	               24 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               70 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1182  
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 8     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 205   
+---Multipliers : 
	                53x53  Multipliers := 1     
	                32x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 2     
	               9K Bit         RAMs := 2     
	               8K Bit         RAMs := 8     
	               4K Bit         RAMs := 6     
	             1024 Bit         RAMs := 2     
	              768 Bit         RAMs := 3     
	              512 Bit         RAMs := 6     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 6     
	   4 Input     70 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 60    
	   7 Input     67 Bit        Muxes := 1     
	  19 Input     67 Bit        Muxes := 5     
	   3 Input     67 Bit        Muxes := 2     
	 149 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 4     
	   4 Input     57 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 12    
	   8 Input     56 Bit        Muxes := 2     
	  11 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 3     
	  16 Input     53 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	  18 Input     48 Bit        Muxes := 1     
	  47 Input     48 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 5     
	   2 Input     36 Bit        Muxes := 6     
	  11 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 6     
	  11 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 9     
	   4 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 84    
	   6 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 13    
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 30    
	   4 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 9     
	  19 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 120   
	   3 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 11    
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 12    
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	  28 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 28    
	  12 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 32    
	   6 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 132   
	   4 Input      1 Bit        Muxes := 17    
	   8 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
	   7 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
+---XORs : 
	               36 Bit    Wide XORs := 1     
	               24 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 2     
Module REGISTER__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module REGISTER 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              512 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module MULFILTER 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module SIGNMUL 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module BITMASK 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module SCHALE 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SHIFTER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FFS_LOGIK 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module I_PFAD 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 2     
Module ADDR_UNIT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module CONFIG_REGS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module DFPU_ADDSUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     68 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 12    
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module DFPU_MUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               70 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
Module DIVI_PREP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module DFPU_DIV 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     57 Bit       Adders := 3     
	   2 Input     56 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               70 Bit    Registers := 1     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     70 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 4     
	   4 Input     57 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module DFPU_MISC 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BCDADDER__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BCDADDER 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DFPU_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module DP_LOGIK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     70 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  28 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module PREPDATA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
Module DP_FPU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	               12 Bit    Registers := 2     
+---Multipliers : 
	                53x53  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ADDSUB__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module ADDSUB__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module ADDSUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     36 Bit       Adders := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module SFPU_ADDSUB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               37 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module SFPU_MUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               37 Bit    Registers := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module SP_FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FP_STAT_REG 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module DATENPFAD 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module NEU_VALID 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module DCACHE_SM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
Module CA_MATCH 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DCA_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module MMU_MATCH 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module MMU_UP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module RD_ALIGNER 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 7     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module WR_ALIGNER 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 7     
	  26 Input      4 Bit        Muxes := 1     
Module DEBUG_AE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DCACHE 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 8     
	               4K Bit         RAMs := 2     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module NEU_VALID__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module CA_MATCH__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DCA_CONTROL__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module ICACHE_SM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module NEU_VALID__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module KOLDETECT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
Module MMU_MATCH__1 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module MMU_UP__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module ICACHE 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---RAMs : 
	              32K Bit         RAMs := 2     
	               9K Bit         RAMs := 1     
	               4K Bit         RAMs := 4     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module REG_LIST 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module GRUPPE_2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 31    
	   7 Input     67 Bit        Muxes := 1     
	  19 Input     67 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
Module DECODER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 57    
+---Muxes : 
	   2 Input     67 Bit        Muxes := 29    
	   3 Input     67 Bit        Muxes := 2     
	 149 Input     67 Bit        Muxes := 1     
	  16 Input     53 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	  18 Input     48 Bit        Muxes := 1     
	  47 Input     48 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	  11 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 3     
	  11 Input     34 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ILL_UNDEF 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
Module OPDEC_REG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               56 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     56 Bit        Muxes := 2     
	  11 Input     56 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PROG_COUNTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IO_SWITCH 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MAKE_STAT 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module md5_pipelined 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   4 Input     32 Bit       Adders := 64    
+---XORs : 
	   3 Input     32 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 1144  
Module state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 11    
+---Registers : 
	               10 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module node__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module dff_3_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module dff_3_pipe__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module dff_3_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module node__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module node__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module node__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1324.766 ; gain = 439.688 ; free physical = 4706 ; free virtual = 30432
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'KOL_VAL/valhold_reg[23:0]' into 'VALID_RAM/valhold_reg[23:0]' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/m32632/CACHE_LOGIK.v:72]
DSP Report: Generating DSP MRESULT, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: PCIN+A2*B.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP MRESULT.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MRESULT.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: PCIN+A*B.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: PCIN+A2*B2.
DSP Report: register B is absorbed into DSP MRESULT.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP MRESULT.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP MRESULT, operation Mode is: PCIN+A*B2.
DSP Report: register B is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: operator MRESULT is absorbed into DSP MRESULT.
DSP Report: Generating DSP S_MULTI/result, operation Mode is: A*B.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: Generating DSP S_MULTI/result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: Generating DSP S_MULTI/result, operation Mode is: A*B.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: Generating DSP S_MULTI/result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
DSP Report: operator S_MULTI/result is absorbed into DSP S_MULTI/result.
INFO: [Synth 8-5544] ROM "op_sho" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ai_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1342.797 ; gain = 457.719 ; free physical = 4669 ; free virtual = 30389
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1342.797 ; gain = 457.719 ; free physical = 4669 ; free virtual = 30389

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DATENPFAD          |           1|     36636|
|2     |m32632__GB1        |           1|     34834|
|3     |md5_pipelined__GB0 |           1|     30706|
|4     |md5_pipelined__GB1 |           1|      4185|
|5     |md5_pipelined__GB2 |           1|      8493|
|6     |md5_pipelined__GB3 |           1|     27177|
|7     |top__GC0           |           1|      4836|
+------+-------------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM TAGSET_0_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM TAGSET_1_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LEGS/DATA0_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LEGS/DATA1_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LEGS/KTAGSET_0_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LEGS/KTAGSET_1_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LEGS/TAGSET_0_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM LEGS/TAGSET_1_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|REGISTER    | REGFILE_C_reg | 64 x 16(WRITE_FIRST)   |   | R | 64 x 16(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|REGISTER    | REGFILE_C_reg | 64 x 16(WRITE_FIRST)   |   | R | 64 x 16(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | MMU_TAGS_reg  | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DCACHE      | TAGSET_0_reg  | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DCACHE      | TAGSET_1_reg  | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DCACHE      | DATA0_A_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA0_B_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA0_C_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA0_D_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA1_A_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA1_B_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA1_C_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|DCACHE      | DATA1_D_reg   | 1 K x 8(WRITE_FIRST)   |   | R | 1 K x 8                | W |   | Port A and B     | 1      | 0      | 
|ICACHE      | MMU_TAGS_reg  | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICACHE      | DATA0_reg     | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ICACHE      | DATA1_reg     | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ICACHE      | KTAGSET_0_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICACHE      | KTAGSET_1_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICACHE      | TAGSET_0_reg  | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICACHE      | TAGSET_1_reg  | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|DATENPFAD   | REG_SET_A/REGFILE_A_reg   | Implied   | 64 x 8               | RAM64M x 3   | 
|DATENPFAD   | REG_SET_A/REGFILE_B_reg   | Implied   | 64 x 8               | RAM64M x 3   | 
|DATENPFAD   | REG_SET_B/REGFILE_A_reg   | Implied   | 64 x 8               | RAM64M x 3   | 
|DATENPFAD   | REG_SET_B/REGFILE_B_reg   | Implied   | 64 x 8               | RAM64M x 3   | 
|DCACHE      | VALID_RAM/cvalid_reg      | Implied   | 32 x 24              | RAM32M x 4   | 
|DCACHE      | MMU_VALID_reg             | Implied   | 16 x 32              | RAM32M x 6   | 
|top         | LEGS/VALID_RAM/cvalid_reg | Implied   | 32 x 24              | RAM32M x 4   | 
|top         | LEGS/KOL_VAL/cvalid_reg   | Implied   | 32 x 24              | RAM32M x 4   | 
|top         | LEGS/MMU_VALID_reg        | Implied   | 16 x 32              | RAM32M x 6   | 
+------------+---------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DP_FPU      | A2*B             | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | PCIN+A2*B        | 20     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | PCIN+A2*B2       | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | (PCIN>>17)+A2*B  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|DP_FPU      | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|DATENPFAD   | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATENPFAD   | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATENPFAD   | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATENPFAD   | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'm32632_0/STOMACH/DOUBLE_U/DOUBLE_U/div_inst/exponent_reg[12]' (FDE) to 'm32632_0/STOMACH/DOUBLE_U/DOUBLE_U/div_inst/exponent_reg[11]'
INFO: [Synth 8-3886] merging instance 'm32632_0/STOMACH/DOUBLE_U/DOUBLE_U/misc_inst/dvorz_reg' (FDE) to 'm32632_0/STOMACH/DOUBLE_U/DOUBLE_U/srcflags_reg[5]'
INFO: [Synth 8-3886] merging instance 'm32632_0/STOMACH/DOUBLE_U/DOUBLE_U/srcflags_reg[4]' (FDE) to 'm32632_0/STOMACH/DOUBLE_U/DOUBLE_U/misc_inst/svorz_reg'
INFO: [Synth 8-3886] merging instance 'm32632_0/STOMACH/DOUBLE_U/MDB_reg[52]' (FDE) to 'm32632_0/STOMACH/DOUBLE_U/MDA_reg[52]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m32632_0/STOMACH /\SINGLE_U/IADDSUB /\shiftl_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m32632_0/STOMACH /\SINGLE_U/IADDSUB /\out_v0_reg[34] )
WARNING: [Synth 8-3332] Sequential element (exponent_reg[12]) is unused and will be removed from module DFPU_DIV.
WARNING: [Synth 8-3332] Sequential element (DOUBLE_U/misc_inst/dvorz_reg) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[16]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[15]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[14]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[13]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[12]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[11]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[10]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[9]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[8]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[7]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[6]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[5]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[4]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[3]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[2]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[1]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[0]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[16]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[15]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[14]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[13]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[12]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[11]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[10]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[9]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[8]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[7]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[6]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[5]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[4]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[3]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[2]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[1]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDA_reg[0]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (DOUBLE_U/srcflags_reg[4]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (MDB_reg[52]) is unused and will be removed from module DP_FPU.
WARNING: [Synth 8-3332] Sequential element (shiftl_reg[9]) is unused and will be removed from module SFPU_ADDSUB.
WARNING: [Synth 8-3332] Sequential element (out_v0_reg[34]) is unused and will be removed from module SFPU_ADDSUB.
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/dia_op_reg' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/cc_feld_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LEGS/DCA_CTRL/wr_puls_reg )
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[6]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[1]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[7]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[5]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BRAIN/BEFEHLS_DEC/\wait_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/reti_flag_reg' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/cc_feld_reg[0]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[2]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wait_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/m_usel_reg' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[12]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wmaske_i_reg[0]' (FD) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/op_feld_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wmaske_i_reg[1]' (FD) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/op_feld_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/setcfg_lsb_reg' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[15]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[4]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/cc_feld_reg[0]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[5]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/cc_feld_reg[1]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[6]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/cc_feld_reg[2]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[7]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/cc_feld_reg[3]'
INFO: [Synth 8-3886] merging instance 'm32632_0i_0/BRAIN/BEFEHLS_DEC/COP_OP_reg[10]' (FDE) to 'm32632_0i_0/BRAIN/BEFEHLS_DEC/wrval_flag_reg'
WARNING: [Synth 8-3332] Sequential element (wait_reg_reg[7]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wait_reg_reg[6]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wait_reg_reg[5]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wait_reg_reg[2]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wait_reg_reg[1]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wait_reg_reg[0]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (reti_flag_reg) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (op_feld_reg_reg[12]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (op_feld_reg_reg[11]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (dia_op_reg) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (setcfg_lsb_reg) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (m_usel_reg) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wmaske_i_reg[0]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (wmaske_i_reg[1]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (COP_OP_reg[4]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (COP_OP_reg[5]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (COP_OP_reg[6]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (COP_OP_reg[7]) is unused and will be removed from module DECODER.
WARNING: [Synth 8-3332] Sequential element (COP_OP_reg[10]) is unused and will be removed from module DECODER.
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][22]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][22]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][23]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][23]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][24]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][24]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][25]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][25]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][26]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][26]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][27]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][27]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][28]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][28]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][29]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][29]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][30]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][30]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][31]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][31]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][17]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][17]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][18]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][18]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][19]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][19]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][20]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][20]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][21]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][21]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][16]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][16]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][31]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][31]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][0]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][1]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][2]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][2]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][3]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][3]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][4]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][5]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][6]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][7]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][8]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][8]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][9]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][9]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][10]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][10]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][11]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][11]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][12]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][13]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][13]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][14]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[15][15]' (FD) to 'md5_pipelined_0i_4/w1_reg[11][15]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][21]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][21]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][22]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][22]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][23]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][23]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][24]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][24]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][25]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][25]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][26]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][26]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][27]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][27]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][28]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][28]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][29]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][29]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][30]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][30]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][0]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][1]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][2]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][3]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][4]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][5]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][6]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][7]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][8]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][8]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][9]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][9]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][10]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][10]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][11]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][12]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][13]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][14]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][15]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][15]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][16]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][16]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][17]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][18]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][18]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][19]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][19]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[14][20]' (FD) to 'md5_pipelined_0i_4/w1_reg[6][20]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][26]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][27]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][28]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][29]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][30]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][31]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][0]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][1]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][2]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][3]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][4]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][5]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][6]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][7]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][8]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'md5_pipelined_0i_4/w1_reg[13][9]' (FD) to 'md5_pipelined_0i_4/w1_reg[1][9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\d2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a3_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\LEGS/CAPDAT_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\CAPDAT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\DC_SM/cap_dat_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ARMS/\DC_SM/pte_run_wr_reg )
WARNING: [Synth 8-3332] Sequential element (DC_SM/cap_dat_reg[1]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/cap_dat_reg[0]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/pte_run_wr_reg) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/pstate_reg[1]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/pstate_reg[0]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/prot_level1_reg[1]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/prot_level1_reg[0]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/pte_modi_reg) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (DC_SM/rwv_bit_reg) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[31]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[30]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[29]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[28]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[27]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[26]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[25]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[24]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[23]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[22]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[21]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[20]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[19]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[18]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[17]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[16]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[15]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[14]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[13]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[12]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[11]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[10]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[9]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[8]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[7]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[6]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[5]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[4]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[3]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[2]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[1]) is unused and will be removed from module DCACHE.
WARNING: [Synth 8-3332] Sequential element (CAPDAT_reg[0]) is unused and will be removed from module DCACHE.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m32632_0/STOMACH /\ADDR_U/tex_feld_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:40 . Memory (MB): peak = 2097.289 ; gain = 1212.211 ; free physical = 4026 ; free virtual = 29752
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:41 ; elapsed = 00:02:40 . Memory (MB): peak = 2097.289 ; gain = 1212.211 ; free physical = 4026 ; free virtual = 29752

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DATENPFAD          |           1|     23176|
|2     |m32632__GB1        |           1|     17915|
|3     |md5_pipelined__GB0 |           1|     28150|
|4     |md5_pipelined__GB1 |           1|      3993|
|5     |md5_pipelined__GB2 |           1|      7350|
|6     |md5_pipelined__GB3 |           1|     18407|
|7     |top__GC0           |           1|      2865|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:41 ; elapsed = 00:02:40 . Memory (MB): peak = 2097.289 ; gain = 1212.211 ; free physical = 4026 ; free virtual = 29752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |DATENPFAD          |           1|     23176|
|2     |m32632__GB1        |           1|     17915|
|3     |md5_pipelined__GB0 |           1|     28150|
|4     |md5_pipelined__GB1 |           1|      3993|
|5     |md5_pipelined__GB2 |           1|      7350|
|6     |md5_pipelined__GB3 |           1|     18407|
|7     |top__GC0           |           1|      2865|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance m32632_0/STOMACH/REG_SET_A/REGFILE_C_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/STOMACH/REG_SET_B/REGFILE_C_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/MMU_TAGS_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/TAGSET_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/TAGSET_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA0_A_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA0_B_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA0_C_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA0_D_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA1_A_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA1_B_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA1_C_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/ARMS/DATA1_D_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/MMU_TAGS_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/DATA0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/DATA1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/KTAGSET_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/KTAGSET_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/TAGSET_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance m32632_0/LEGS/TAGSET_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:02:51 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3944 ; free virtual = 29671
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:51 ; elapsed = 00:02:51 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3944 ; free virtual = 29671

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:51 ; elapsed = 00:02:51 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3944 ; free virtual = 29671
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:02:53 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3951 ; free virtual = 29677
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:02:54 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3951 ; free virtual = 29677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3946 ; free virtual = 29672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | md5_pipelined_0/w62_reg[2][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w60_reg[4][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w63_reg[9][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w61_reg[11][31] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w3_reg[11][22]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w4_reg[0][19]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w5_reg[1][31]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w7_reg[11][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w8_reg[0][23]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w9_reg[1][31]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w11_reg[11][22] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w12_reg[8][19]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w13_reg[1][26]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w15_reg[15][30] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w16_reg[13][0]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w18_reg[11][18] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w19_reg[12][0]  | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w20_reg[13][0]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w22_reg[11][18] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w23_reg[12][0]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w24_reg[13][0]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w26_reg[11][0]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w30_reg[11][0]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w34_reg[11][0]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w6_reg[2][22]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w10_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w14_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w17_reg[2][22]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w27_reg[4][3]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w21_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w28_reg[9][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w31_reg[4][3]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w25_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w32_reg[9][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w37_reg[4][3]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w29_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w36_reg[9][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w41_reg[4][3]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w38_reg[11][28] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w40_reg[9][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w35_reg[2][22]  | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w45_reg[4][3]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w42_reg[11][28] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w44_reg[9][31]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w39_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w48_reg[4][3]   | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w46_reg[11][28] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w43_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w49_reg[11][28] | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w51_reg[9][31]  | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w47_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w53_reg[11][28] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w50_reg[2][22]  | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w52_reg[4][2]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w55_reg[9][25]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w54_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w56_reg[4][2]   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w57_reg[11][31] | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w58_reg[2][22]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | md5_pipelined_0/w59_reg[9][17]  | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mips_16       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |mips_16  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |  1525|
|4     |DSP48E1  |    13|
|5     |LUT1     |   283|
|6     |LUT2     |  3499|
|7     |LUT3     |  2611|
|8     |LUT4     |  3270|
|9     |LUT5     |  5004|
|10    |LUT6     |  8366|
|11    |MUXF7    |   207|
|12    |MUXF8    |     3|
|13    |RAM32M   |    24|
|14    |RAM64M   |    12|
|15    |RAMB18E1 |    18|
|16    |RAMB36E1 |     2|
|17    |SRL16E   |  1920|
|18    |FDCE     |   315|
|19    |FDRE     | 13033|
|20    |FDSE     |    24|
|21    |IBUF     |    27|
|22    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 40181|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 2173.984 ; gain = 1288.906 ; free physical = 3950 ; free virtual = 29677
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13326 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:02:53 . Memory (MB): peak = 2173.984 ; gain = 1198.766 ; free physical = 3950 ; free virtual = 29677
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 2173.992 ; gain = 1288.914 ; free physical = 3950 ; free virtual = 29677
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1621 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 27 load pin(s).
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mips_16' instantiated as 'mips_16_0' [/home/sean/vivado_workspace/mips_16_hd/Sources/hdl/top.v:135]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
395 Infos, 228 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:02:59 . Memory (MB): peak = 2267.855 ; gain = 1305.223 ; free physical = 3950 ; free virtual = 29676
