// Seed: 2735408956
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_5 = id_2;
  logic id_6;
  logic id_7 = 1'd0;
  logic id_8;
  assign {1'd0} = 1;
  type_12(
      id_3, 1, 1
  );
endmodule
