# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 650 0.001024 1024 110 2450 14976 0.773856 0.854112 45.0553 26.3241 73.0926 73.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 0.000512 512 60 540 37440 0.866304 12.496 26.3076 39.7154 39.7742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 3.2e-05 2048 115 1670 264192 173.305 56.0108 1190.96 1695.31 3115.77 3115.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.001024 512 160 440 17536 0.388704 3.64694 25.6383 29.7168 29.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.001024 512 150 150 18432 0.388096 1.34176 25.6389 27.4125 27.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 6.4e-05 512 220 980 276480 13.2755 6.70515 159.748 208.928 388.85 388.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1530 3.2e-05 512 230 240 565248 27.1955 13.3323 86.2333 417.622 544.599 544.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 6.4e-05 2048 240 830 225280 57.1472 28.3848 480.435 838.389 1404.52 1404.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 360 0.001024 2048 110 1240 3840 2.71974 1.37741 10.5466 91.5383 106.282 106.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1690 6.4e-05 512 330 290 278528 13.1775 6.70477 50.8681 208.923 279.86 280.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 650 0.001024 1024 110 2450 14976 0.774144 0.85584 55.7637 26.3158 83.7925 83.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 0.000512 512 60 540 37440 0.866304 14.7746 26.3055 41.9905 42.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 3.2e-05 2048 115 1670 264960 173.088 56.1689 1356.61 1674.71 3260.78 3260.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.001024 512 160 440 17496 0.38816 4.16307 25.621 30.2154 30.2728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.001024 512 150 150 18432 0.386912 1.51962 25.6515 27.6008 27.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 6.4e-05 512 220 980 276480 13.3008 6.71558 189.155 208.754 418.12 418.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1530 3.2e-05 512 230 240 562176 27.4403 13.3509 97.5808 417.288 555.874 556.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 6.4e-05 2048 240 830 225792 57.2207 28.3288 546.027 838.121 1469.86 1470
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 360 0.001024 2048 110 1240 3744 2.70877 1.36262 11.7564 90.8628 106.793 106.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1690 6.4e-05 512 330 290 276480 13.3089 6.71334 57.4328 208.755 286.392 286.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 650 0.001024 1024 110 2450 14880 0.767136 0.857376 58.0906 26.2159 86.0124 86.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 0.000512 512 60 540 37440 0.867584 15.4747 26.3112 42.6971 42.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 3.2e-05 2048 115 1670 263680 173.132 56.1705 1406.72 1675.43 3311.65 3311.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.001024 512 160 440 17520 0.387168 4.3768 25.6391 30.4474 30.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.001024 512 150 150 18400 0.387072 1.58557 25.63 27.6469 27.7041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 6.4e-05 512 220 980 276480 13.3715 6.72358 197.783 209.626 427.697 427.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1530 3.2e-05 512 230 240 563200 27.5361 13.3736 102.301 419.013 562.437 562.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 6.4e-05 2048 240 830 225280 57.1307 28.3786 567.094 837.909 1490.68 1490.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 360 0.001024 2048 110 1240 3520 2.70336 1.35526 11.6398 90.7163 106.515 106.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1690 6.4e-05 512 330 290 279040 13.2575 6.72893 60.5668 209.62 290.358 290.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 650 0.001024 1024 110 2450 14976 0.769376 0.855104 53.8253 26.2839 81.8193 81.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 0.000512 512 60 540 37440 0.864928 14.292 26.3234 41.5253 41.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 3.2e-05 2048 115 1670 264192 172.481 56.0681 1318.4 1673 3220.15 3220.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.001024 512 160 440 17472 0.38864 4.04122 25.6277 30.0988 30.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.001024 512 150 150 18336 0.387072 1.48282 25.6 27.5111 27.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 6.4e-05 512 220 980 273408 13.3387 6.67853 180.974 208.292 409.479 409.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1530 3.2e-05 512 230 240 559104 27.3462 13.2733 94.4941 416.692 552.02 552.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 6.4e-05 2048 240 830 224256 57.1001 28.2769 528.398 836.724 1450.66 1450.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 360 0.001024 2048 110 1240 3456 2.70669 1.35946 10.6888 91.7876 106.641 106.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1690 6.4e-05 512 330 290 276480 13.1831 6.68106 55.7251 208.298 284.074 284.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 650 0.001024 1024 110 2450 15000 0.7752 0.858112 54.939 26.3172 82.9722 83.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 0.000512 512 60 540 37400 0.865024 14.4706 26.3198 41.7006 41.7586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 3.2e-05 2048 115 1670 262400 173.619 56.1458 1322.43 1675.15 3227.54 3227.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.001024 512 160 440 17500 0.385888 4.06938 25.6545 30.1528 30.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.001024 512 150 150 18400 0.386656 1.48298 25.6532 27.5659 27.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 6.4e-05 512 220 980 275200 13.3171 6.71104 184.27 208.953 413.441 413.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1530 3.2e-05 512 230 240 563200 27.1409 13.3222 96.2304 416.797 553.705 553.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 6.4e-05 2048 240 830 225600 57.2785 28.4063 536.356 837.801 1460.01 1460.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 360 0.001024 2048 110 1240 3600 2.71178 1.35968 11.352 91.8001 107.322 107.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1690 6.4e-05 512 330 290 275200 13.3093 6.70515 56.3322 208.519 285.053 285.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 650 0.001024 1024 110 2450 14784 0.764128 0.84992 55.2294 26.1553 83.0836 83.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 0.000512 512 60 540 37408 0.86464 14.7968 26.334 42.0409 42.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 3.2e-05 2048 115 1670 261632 173.471 56.1582 1353.91 1674.35 3258.09 3258.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.001024 512 160 440 17472 0.387936 4.25635 25.6416 30.3304 30.3882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.001024 512 150 150 18368 0.387072 1.56138 25.6391 27.6323 27.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 6.4e-05 512 220 980 275968 13.3514 6.72109 190.782 209.5 420.557 420.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1530 3.2e-05 512 230 240 566272 27.2256 13.3634 99.8318 418.744 559.381 559.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 6.4e-05 2048 240 830 224000 57.2066 28.4047 547.381 837.416 1470.57 1470.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 360 0.001024 2048 110 1240 3584 2.70835 1.36381 11.668 90.806 106.647 106.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1690 6.4e-05 512 330 290 275968 13.3713 6.7216 58.1594 209.496 287.938 288.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 650 0.001024 1024 110 2450 14640 0.769632 0.84992 55.4791 26.0722 83.2563 83.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 0.000512 512 60 540 37320 0.864192 14.9773 26.279 42.1642 42.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 3.2e-05 2048 115 1670 261120 173.101 56.0068 1356.8 1669.89 3255.99 3256.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.001024 512 160 440 17400 0.385696 4.2407 25.6013 30.2688 30.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.001024 512 150 150 18360 0.390688 1.54806 25.6436 27.6271 27.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 6.4e-05 512 220 980 276480 13.2908 6.71539 191.867 208.938 421 421.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1530 3.2e-05 512 230 240 560640 27.5156 13.6675 99.2856 417.628 558.31 558.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 6.4e-05 2048 240 830 224640 57.1783 28.3204 551.085 835.187 1471.93 1472.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 360 0.001024 2048 110 1240 3360 2.71952 1.36182 11.0237 91.6142 106.821 106.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1690 6.4e-05 512 330 290 276480 13.3105 6.71158 58.4551 208.936 287.595 287.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 650 0.001024 1024 110 2450 14592 0.766176 0.849824 54.0356 26.3158 82.0509 82.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 0.000512 512 60 540 37376 0.866304 14.6207 26.5539 42.0844 42.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 3.2e-05 2048 115 1670 262144 172.818 55.9311 1318.34 1686.1 3233.38 3233.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.001024 512 160 440 17408 0.387392 4.11488 25.7196 30.2669 30.3247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.001024 512 150 150 18304 0.38896 1.49926 25.7221 27.6526 27.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 6.4e-05 512 220 980 274432 13.3682 6.7072 184.576 210.968 415.812 415.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1530 3.2e-05 512 230 240 565248 27.1672 13.3303 96.9704 421.68 559.364 559.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 6.4e-05 2048 240 830 223232 57.1188 28.2971 529.331 843.303 1458.21 1458.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 360 0.001024 2048 110 1240 3072 2.68787 1.34477 9.61398 90.0591 103.805 103.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1690 6.4e-05 512 330 290 278528 13.1676 6.71254 56.9729 212 289.031 289.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 650 0.001024 1024 110 2450 14592 0.770048 0.84992 53.6965 26.1709 81.5729 81.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 0.000512 512 60 540 37248 0.86464 14.465 26.2775 41.6553 41.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 420 3.2e-05 2048 115 1670 258048 172.774 55.6646 1307.26 1666.12 3202.01 3202.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.001024 512 160 440 17280 0.387072 4.13082 25.567 30.1282 30.1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.001024 512 150 150 18240 0.387072 1.46637 25.6121 27.5076 27.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 6.4e-05 512 220 980 270336 13.2484 6.61504 182.557 206.434 409.04 409.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1530 3.2e-05 512 230 240 552960 27.1469 13.1285 95.1502 412.558 548.201 548.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 6.4e-05 2048 240 830 221184 57.1861 28.1943 529.13 833.444 1448.12 1448.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 360 0.001024 2048 110 1240 3072 2.73386 1.36912 9.84106 90.5759 104.623 104.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1690 6.4e-05 512 330 290 270336 13.23 6.61795 55.7409 206.44 282.218 282.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 650 0.001024 1024 110 2450 14800 0.768352 0.851968 58.9053 26.1656 86.7737 86.8547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 0.000512 512 60 540 37200 0.862144 15.8248 26.2355 42.9687 43.0262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 420 3.2e-05 2048 115 1670 256000 173.605 55.8313 1384.37 1665.69 3279.69 3279.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.001024 512 160 440 17400 0.388576 4.46669 25.6452 30.5425 30.5974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.001024 512 150 150 18200 0.364544 1.59741 25.5773 27.581 27.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 6.4e-05 512 220 980 268800 13.3518 6.62938 195.708 206.296 422.168 422.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1530 3.2e-05 512 230 240 550400 27.4276 13.1536 101.263 412.29 554.343 554.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 6.4e-05 2048 240 830 224000 57.0894 28.3264 573.042 833.256 1491.88 1492.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 360 0.001024 2048 110 1240 3200 2.7329 1.3632 10.9782 90.1142 105.287 105.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1690 6.4e-05 512 330 290 268800 13.366 6.62733 59.2998 206.301 285.78 285.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 650 0.001024 1024 110 2450 14336 0.763904 0.843776 64.1353 25.924 91.7503 91.8282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 0.000512 512 60 540 37120 0.863808 17.7275 26.2428 44.8806 44.9393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 3.2e-05 2048 115 1670 262144 172.549 56.0783 1659.38 1671.96 3560.16 3560.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.001024 512 160 440 17152 0.385024 5.26902 25.5263 31.2218 31.2796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.001024 512 150 150 18176 0.38704 1.93018 25.6085 27.9686 28.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 6.4e-05 512 220 980 270336 13.6396 6.70925 229.312 209.249 459.093 459.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1530 3.2e-05 512 230 240 557056 27.7662 13.3269 120.671 418.729 580.708 580.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 6.4e-05 2048 240 830 221184 57.3805 28.3219 661.99 836.417 1584.27 1584.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 360 0.001024 2048 110 1240 2048 2.67286 1.31386 8.05856 88.2783 100.423 100.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1690 6.4e-05 512 330 290 278528 13.164 6.70771 72.2322 209.245 301.535 301.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 650 0.001024 1024 110 2460 15040 0.770048 0.855584 46.8152 26.3056 74.8302 74.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 0.000512 512 60 540 37504 0.868448 12.2696 26.3434 39.5284 39.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 420 3.2e-05 2048 115 1680 263168 174.241 56.2831 2188.55 1676.69 4095.97 4096.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 0.001024 512 160 450 17536 0.38784 3.5743 25.6618 29.6681 29.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 0.001024 512 150 150 18464 0.388704 2.63578 25.6532 28.7226 28.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 6.4e-05 512 220 990 277504 13.3106 6.71712 162.556 209.761 392.539 392.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1530 3.2e-05 512 230 240 563200 27.6707 13.3622 162.922 419.885 624.058 624.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 880 6.4e-05 2048 240 825 225792 57.2322 28.3544 900.624 838.483 1824.86 1825.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 360 0.001024 2048 110 1245 3968 2.70973 1.37216 19.2111 92.7642 116.158 116.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1690 6.4e-05 512 330 300 278528 13.2793 6.71744 95.0075 209.765 324.963 325.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 650 0.001024 1024 110 2460 15040 0.773888 0.854016 47.3731 26.2705 75.3548 75.4319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 0.000512 512 60 540 37480 0.866304 12.4212 26.3123 39.6433 39.7005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 420 3.2e-05 2048 115 1680 263680 174.09 56.3396 2231.67 1675.33 4137.62 4137.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 0.001024 512 160 450 17520 0.391168 3.64061 25.643 29.7161 29.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 0.001024 512 150 150 18440 0.387584 1.29843 25.6307 27.3599 27.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 6.4e-05 512 220 990 277760 13.3511 6.73232 165.223 209.601 395.098 395.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1530 3.2e-05 512 230 240 563200 27.6131 13.3808 94.9851 418.986 555.172 555.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 6.4e-05 2048 240 825 225920 57.4341 28.3778 937.491 837.814 1861.28 1861.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 360 0.001024 2048 110 1245 3840 2.71507 1.36397 10.3876 91.4923 106.058 106.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1690 6.4e-05 512 330 300 277760 13.352 6.73155 61.6532 209.592 291.516 291.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 650 0.001024 1024 110 2460 14976 0.768 0.851264 47.4241 26.238 75.366 75.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 0.000512 512 60 540 37488 0.867968 12.4709 26.3447 39.7295 39.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 420 3.2e-05 2048 115 1680 262656 173.333 56.0579 1156.05 1674.16 3059.8 3059.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.001024 512 160 450 17520 0.387072 3.6417 25.6573 29.7291 29.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.001024 512 150 150 18432 0.38912 1.30048 25.6444 27.3756 27.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 6.4e-05 512 220 990 276480 13.3334 6.71981 163.787 209.451 393.489 393.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1530 3.2e-05 512 230 240 562176 27.5736 13.3613 93.9239 418.698 553.774 553.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 6.4e-05 2048 240 825 225024 57.286 28.3034 896.156 837.896 1819.81 1819.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 360 0.001024 2048 110 1245 3840 2.70637 1.36806 10.4714 91.5925 106.237 106.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1690 6.4e-05 512 330 300 278016 13.2606 6.72186 50.069 209.453 279.694 279.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 650 0.001024 1024 110 2460 14896 0.769664 0.853792 47.4592 26.2251 75.3876 75.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 0.000512 512 60 540 37464 0.866432 12.5723 26.3352 39.8194 39.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 3.2e-05 2048 115 1680 261632 173.895 56.05 1188.53 1674 3092.68 3092.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.001024 512 160 450 17472 0.38592 3.7257 25.6311 29.7866 29.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.001024 512 150 150 18424 0.387072 1.34275 25.6415 27.4145 27.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 6.4e-05 512 220 990 275968 13.4165 6.72563 167.148 209.432 396.918 397.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1530 3.2e-05 512 230 240 559104 27.8211 13.3722 85.8056 418.648 545.859 546.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 6.4e-05 2048 240 825 224896 57.3391 28.4883 480.268 837.718 1403.98 1404.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 360 0.001024 2048 110 1245 3808 2.70179 1.35984 10.6019 90.386 105.148 105.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1690 6.4e-05 512 330 300 277760 13.33 6.73165 51.5741 209.435 281.264 281.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 650 0.001024 1024 110 2460 14976 0.772096 0.854016 48.0342 26.349 76.0918 76.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 0.000512 512 60 540 37440 0.865664 13.2648 26.3261 40.5047 40.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 3.2e-05 2048 115 1680 262144 173.502 56.1281 1217.63 1676.98 3124.42 3124.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.001024 512 160 450 17472 0.387072 3.79494 25.6394 29.8647 29.9226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.001024 512 150 150 18432 0.387264 1.37462 25.6515 27.4545 27.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 6.4e-05 512 220 990 276480 13.2724 6.70909 165.526 209.123 394.82 394.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1530 3.2e-05 512 230 240 561152 27.5 13.3311 88.2481 418.023 547.313 547.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 6.4e-05 2048 240 825 225280 57.1064 28.3156 491.006 839.269 1415.85 1415.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 360 0.001024 2048 110 1245 3840 2.72147 1.37056 11.0322 90.9939 106.22 106.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1690 6.4e-05 512 330 300 276480 13.2707 6.70774 52.7183 209.126 282.011 282.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 650 0.001024 1024 110 2460 14976 0.774688 0.856128 56.564 26.3158 84.5954 84.6766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 0.000512 512 60 540 37440 0.864256 14.8926 26.309 42.1103 42.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 3.2e-05 2048 115 1680 262656 173.477 56.2985 1374.25 1674.98 3279.2 3279.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.001024 512 160 450 17496 0.387616 4.32954 25.9707 30.7323 30.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.001024 512 150 150 18432 0.387072 1.53853 25.6536 27.6232 27.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 6.4e-05 512 220 990 276480 13.3043 6.71558 194.23 208.791 423.229 423.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1530 3.2e-05 512 230 240 557568 27.7005 13.3488 99.3165 417.352 557.933 558.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 6.4e-05 2048 240 825 225792 57.1875 28.3896 552.712 837.668 1476.12 1476.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 360 0.001024 2048 110 1245 3744 2.70749 1.36192 12.1779 90.4246 106.772 106.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1690 6.4e-05 512 330 300 276480 13.3043 6.71549 59.6089 208.789 288.599 288.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 650 0.001024 1024 110 2460 14880 0.766368 0.85152 55.2304 26.2372 83.1688 83.2465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 0.000512 512 60 540 37440 0.866304 14.6858 26.3384 41.9378 41.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 3.2e-05 2048 115 1680 263680 173.048 56.0595 1345.45 1677.03 3251.78 3251.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.001024 512 160 450 17440 0.38688 4.19898 25.6309 30.2583 30.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.001024 512 150 150 18400 0.387744 1.49094 25.6412 27.5628 27.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 6.4e-05 512 220 990 276480 13.3612 6.72413 189.282 209.816 419.378 419.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1530 3.2e-05 512 230 240 563200 27.4917 13.3734 97.5145 419.401 557.989 558.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 6.4e-05 2048 240 825 225280 57.1006 28.3533 537.632 838.714 1461.96 1462.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 360 0.001024 2048 110 1245 3520 2.70118 1.35507 11.4193 90.3283 105.902 105.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1690 6.4e-05 512 330 300 276480 13.3635 6.72733 58.1676 209.817 288.265 288.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 650 0.001024 1024 110 2460 14976 0.769056 0.850912 58.8099 26.3008 86.8194 86.8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 0.000512 512 60 540 37440 0.865472 15.568 26.3377 42.8171 42.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 3.2e-05 2048 115 1680 261120 172.939 55.992 1425.19 1673.95 3328.26 3328.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.001024 512 160 450 17472 0.387072 4.55926 25.6613 30.6514 30.7077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.001024 512 150 150 18336 0.386624 1.61568 25.6106 27.6545 27.7111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 6.4e-05 512 220 990 273408 13.3308 6.67846 200.144 208.412 428.754 428.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1530 3.2e-05 512 230 240 559104 27.2736 13.2733 103.87 416.579 561.206 561.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 6.4e-05 2048 240 825 224256 57.0514 28.3406 572.857 837.188 1495.6 1495.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 360 0.001024 2048 110 1245 3456 2.70627 1.35744 11.8009 90.1175 106.08 106.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1690 6.4e-05 512 330 300 276480 13.1667 6.67955 62.4391 208.413 290.89 291.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 650 0.001024 1024 110 2460 15000 0.77824 0.856256 60.1597 26.2996 88.178 88.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 0.000512 512 60 540 37400 0.864832 15.7942 26.2969 43.0031 43.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 3.2e-05 2048 115 1680 262400 173.363 56.2342 1419.84 1673.89 3323.52 3323.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.001024 512 160 450 17400 0.385568 4.50134 25.6051 30.5353 30.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.001024 512 150 150 18400 0.388 1.61997 25.6479 27.7 27.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 6.4e-05 512 220 990 275200 13.3066 6.70634 200.179 208.341 428.721 428.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1530 3.2e-05 512 230 240 556800 27.6215 13.322 102.738 416.451 560.341 560.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 6.4e-05 2048 240 825 225600 57.2294 28.3766 571.116 837.131 1494.02 1494.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 360 0.001024 2048 110 1245 3600 2.71194 1.35987 12.1948 90.1418 106.506 106.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1690 6.4e-05 512 330 300 275200 13.297 6.70243 61.6009 208.342 290.126 290.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 650 0.001024 1024 110 2460 14784 0.764064 0.848416 58.401 26.1323 86.2291 86.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 0.000512 512 60 540 37408 0.865568 15.5525 26.3118 42.7744 42.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 3.2e-05 2048 115 1680 261632 173.125 56.0682 1428.2 1672.78 3330.37 3330.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.001024 512 160 450 17360 0.3856 4.49376 25.5852 30.5075 30.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.001024 512 150 150 18368 0.386816 1.63021 25.6384 27.6982 27.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 6.4e-05 512 220 990 275968 13.3612 6.7305 202.286 209.288 431.857 431.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1530 3.2e-05 512 230 240 559104 27.7372 13.3552 104.018 418.342 563.665 563.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 6.4e-05 2048 240 825 224000 57.2067 28.3579 572.096 836.606 1494.43 1494.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 360 0.001024 2048 110 1245 3584 2.70931 1.36627 12.3271 90.725 107.228 107.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1690 6.4e-05 512 330 300 275968 13.3485 7.03693 62.3337 209.288 292.191 292.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 650 0.001024 1024 110 2460 14640 0.772256 0.84944 57.8269 26.0776 85.608 85.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 0.000512 512 60 540 37320 0.865536 15.489 26.2801 42.6807 42.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 3.2e-05 2048 115 1680 261120 172.965 56.0731 1399.36 1670.26 3298.84 3298.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.001024 512 160 450 17400 0.388512 4.40115 25.6303 30.4643 30.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.001024 512 150 150 18360 0.388672 1.59334 25.641 27.6657 27.7161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 6.4e-05 512 220 990 276480 13.2979 6.71645 199.199 208.989 428.39 428.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1530 3.2e-05 512 230 240 560640 27.4962 13.3468 102.296 417.706 561.062 561.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 6.4e-05 2048 240 825 224640 57.1337 28.3186 563.032 836.005 1484.65 1484.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 360 0.001024 2048 110 1245 3360 2.72163 1.35651 11.4696 90.0037 105.651 105.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1690 6.4e-05 512 330 300 276480 13.3023 6.71645 61.29 208.985 290.477 290.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 650 0.001024 1024 110 2460 14592 0.765952 0.847648 54.7181 26.0858 82.501 82.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 0.000512 512 60 540 37376 0.864256 14.7489 26.321 41.9805 42.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 420 3.2e-05 2048 115 1680 258048 173.828 55.8694 1325.28 1671.46 3226.63 3226.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.001024 512 160 450 17408 0.385664 4.20368 25.6402 30.2714 30.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.001024 512 150 150 18304 0.387072 1.53366 25.6083 27.5711 27.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 6.4e-05 512 220 990 274432 13.377 6.70355 189.237 209.139 418.648 418.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1530 3.2e-05 512 230 240 557056 27.7658 13.3277 97.0564 418.025 556.393 556.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 6.4e-05 2048 240 825 223232 57.1133 28.3279 536.443 836.553 1458.6 1458.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 360 0.001024 2048 110 1245 3072 2.69104 1.33856 10.0652 89.4245 103.615 103.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1690 6.4e-05 512 330 300 274432 13.3777 6.70304 58.2546 209.137 287.657 287.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 650 0.001024 1024 110 2460 14592 0.768736 0.848832 60.1128 26.1508 87.9719 88.0518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 0.000512 512 60 540 37248 0.864032 16.214 26.2572 43.3798 43.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 420 3.2e-05 2048 115 1680 258048 172.56 55.6827 1545.03 1664.84 3438.31 3438.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.001024 512 160 450 17280 0.385568 5.02198 25.5884 31.0405 31.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.001024 512 150 150 18240 0.38672 1.77354 25.6008 27.8052 27.8592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 6.4e-05 512 220 990 270336 13.2408 6.61709 217.934 206.271 444.248 444.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1530 3.2e-05 512 230 240 552960 27.1391 13.1256 113.254 412.253 565.985 566.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 6.4e-05 2048 240 825 221184 57.1521 28.3588 620.148 832.757 1538.58 1538.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 360 0.001024 2048 110 1245 3072 2.73363 1.36397 11.6779 91.0397 106.914 107.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1690 6.4e-05 512 330 300 270336 13.2327 6.6144 67.2965 206.276 293.608 293.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 650 0.001024 1024 110 2460 14800 0.7704 0.851968 65.0868 26.1841 92.9788 93.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 0.000512 512 60 540 37200 0.862208 17.3517 26.2519 44.5112 44.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 420 3.2e-05 2048 115 1680 256000 173.552 55.9055 1535.62 1666.85 3432.12 3432.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.001024 512 160 450 17200 0.386336 5.11187 25.5507 31.0914 31.1478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.001024 512 150 150 18200 0.386496 1.8473 25.5905 27.8664 27.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 6.4e-05 512 220 990 268800 13.3605 6.63165 218.832 206.495 445.501 445.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1530 3.2e-05 512 230 240 550400 27.4272 13.1614 113.386 413.105 567.297 567.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 6.4e-05 2048 240 825 224000 57.0977 28.242 629.415 833.771 1548.69 1548.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 360 0.001024 2048 110 1245 3200 2.73741 1.36637 12.3124 90.0694 106.588 106.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1690 6.4e-05 512 330 300 268800 13.3629 6.6313 67.2472 206.439 293.868 294.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 650 0.001024 1024 110 2460 14336 0.765952 0.844 57.7544 25.926 85.3747 85.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 0.000512 512 60 540 37120 0.864064 15.7286 26.238 42.8757 42.9349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 420 3.2e-05 2048 115 1680 253952 174.88 55.8816 1393.3 1671.97 3296.23 3296.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.001024 512 160 450 17152 0.387072 4.54694 25.5571 30.5324 30.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.001024 512 150 150 18176 0.387072 1.67514 25.6144 27.7183 27.7752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 6.4e-05 512 220 990 270336 13.6395 6.70925 198.93 209.248 428.713 428.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1530 3.2e-05 512 230 240 557056 27.7696 13.3284 104.147 418.218 563.676 563.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 6.4e-05 2048 240 825 221184 57.4295 28.258 568.516 836.42 1490.78 1490.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 360 0.001024 2048 110 1245 2048 2.67917 1.31974 7.38621 89.4379 100.921 101.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1690 6.4e-05 512 330 300 270336 13.6337 6.7063 61.566 209.255 291.345 291.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 650 0.001024 1024 110 2460 15040 0.76752 0.854016 44.2683 26.3012 72.2726 72.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 0.000512 512 60 540 37504 0.864384 11.6138 26.3406 38.8664 38.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 420 3.2e-05 2048 115 1680 260096 174.726 56.0128 2089.09 1676.53 3996.56 3996.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 0.001024 512 160 440 17568 0.38912 3.32816 25.6547 29.4145 29.4693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 0.001024 512 150 160 18400 0.38992 2.65818 25.6552 28.7485 28.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 6.4e-05 512 220 980 277504 13.2962 6.71722 153.08 209.744 383.028 383.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1530 3.2e-05 512 230 240 561152 27.8079 13.3468 160.542 419.288 621.192 621.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 6.4e-05 2048 240 840 223744 57.4536 28.2953 888.059 838.393 1812.37 1812.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 360 0.001024 2048 110 1240 3456 2.7296 1.37638 8.95443 92.3432 105.504 105.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1690 6.4e-05 512 330 300 277504 13.3052 6.71962 59.8041 209.743 289.76 289.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 650 0.001024 1024 110 2460 15040 0.773696 0.858464 49.8081 26.2912 77.8163 77.8926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 0.000512 512 60 540 37480 0.866304 13.0929 26.3308 40.3343 40.3906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 420 3.2e-05 2048 115 1680 259840 174.976 56.1531 2225.68 1676.52 4133.53 4133.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 0.001024 512 160 440 17560 0.387968 3.79082 25.6543 29.8756 29.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 0.001024 512 150 160 18400 0.389248 1.47786 25.6623 27.5735 27.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 6.4e-05 512 220 980 277760 13.3491 6.73178 173.265 209.758 403.294 403.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1530 3.2e-05 512 230 240 560640 27.7813 13.3837 102.011 419.293 562.685 562.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 6.4e-05 2048 240 840 224000 57.5669 28.3566 964.482 838.405 1888.97 1889.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 360 0.001024 2048 110 1240 3360 2.72922 1.3657 9.70285 91.4097 105.303 105.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1690 6.4e-05 512 330 300 276480 13.401 6.73136 61.9962 209.746 292.061 292.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 650 0.001024 1024 110 2460 14976 0.76944 0.852128 46.9797 26.235 74.9223 74.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 0.000512 512 60 540 37488 0.866624 12.3807 26.342 39.6332 39.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 420 3.2e-05 2048 115 1680 259584 174.123 56.1208 1135.5 1673.82 3039.77 3039.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.001024 512 160 440 17568 0.388544 3.488 25.6646 29.5846 29.6407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.001024 512 150 160 18384 0.38912 1.36397 25.6571 27.452 27.5086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 6.4e-05 512 220 980 276480 13.3388 6.72358 160.204 209.41 389.869 390.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1530 3.2e-05 512 230 240 559104 27.7705 13.3596 83.8693 418.604 543.821 543.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 6.4e-05 2048 240 840 223488 57.4921 28.3398 847.354 837.067 1770.42 1770.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 360 0.001024 2048 110 1240 3456 2.7248 1.36774 9.46176 91.4137 105.071 105.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1690 6.4e-05 512 330 300 276480 13.3302 6.71744 50.8596 209.404 280.495 280.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 650 0.001024 1024 110 2460 14896 0.772096 0.851936 47.4358 26.2286 75.3743 75.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 0.000512 512 60 540 37464 0.868448 12.5693 26.3368 39.8195 39.8778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 3.2e-05 2048 115 1680 259840 174.174 56.1581 1162.95 1674.2 3067.68 3067.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.001024 512 160 440 17528 0.391168 3.61584 25.6433 29.6939 29.7493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.001024 512 150 160 18368 0.39424 1.41712 25.6676 27.5203 27.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 6.4e-05 512 220 980 275968 13.3915 6.73194 163.153 209.451 392.923 393.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1530 3.2e-05 512 230 240 559104 27.833 13.3708 86.1191 418.841 546.386 546.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 6.4e-05 2048 240 840 223104 57.4826 28.397 477.125 837.249 1400.42 1400.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 360 0.001024 2048 110 1240 3360 2.7224 1.35526 9.36899 90.4599 104.007 104.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1690 6.4e-05 512 330 300 275968 13.4142 6.72768 52.0643 209.457 281.849 282.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 650 0.001024 1024 110 2460 14976 0.772096 0.8536 45.9411 26.3458 73.9982 74.0734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 0.000512 512 60 540 37440 0.868032 12.632 26.3305 39.8735 39.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 3.2e-05 2048 115 1680 260096 174.154 56.0041 1178.21 1676.76 3085.31 3085.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.001024 512 160 440 17536 0.38752 3.60413 25.6556 29.6895 29.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.001024 512 150 160 18368 0.362496 1.37568 25.4895 27.2684 27.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 6.4e-05 512 220 980 276480 13.2684 6.70704 159.309 209.09 388.568 388.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1530 3.2e-05 512 230 240 557056 27.8069 13.323 86.3978 418.497 546.238 546.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 6.4e-05 2048 240 840 223232 57.3795 28.3709 482.597 838.54 1407.04 1407.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 360 0.001024 2048 110 1240 3328 2.74269 1.37091 9.47498 90.9356 104.622 104.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1690 6.4e-05 512 330 300 276480 13.273 6.70864 52.5665 209.09 281.822 281.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 650 0.001024 1024 110 2460 14976 0.77616 0.859584 60.0293 26.3136 88.0587 88.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 0.000512 512 60 540 37440 0.8672 15.8308 26.3039 43.0456 43.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 3.2e-05 2048 115 1680 260352 173.963 56.2933 1437.33 1674.79 3342.57 3342.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.001024 512 160 440 17496 0.386688 4.44621 25.6164 30.4939 30.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.001024 512 150 160 18360 0.388384 1.71648 25.645 27.7921 27.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 6.4e-05 512 220 980 276480 13.3009 6.71542 202.819 208.753 431.78 431.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1530 3.2e-05 512 230 240 557568 27.6831 13.3479 106.238 417.299 564.78 564.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 6.4e-05 2048 240 840 223488 57.3701 28.3389 586.99 837.896 1510.76 1510.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 360 0.001024 2048 110 1240 3168 2.73574 1.35987 11.0349 90.3433 105.572 105.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1690 6.4e-05 512 330 300 274176 13.4085 6.71712 64.1571 208.756 293.225 293.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 650 0.001024 1024 110 2460 14688 0.765376 0.85472 41.874 26.2123 69.793 69.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 0.000512 512 60 540 37296 0.861088 11.2474 26.2554 38.4101 38.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 420 3.2e-05 2048 115 1680 258048 173.395 55.9381 991.773 1668.59 2889.89 2890.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.001024 512 160 440 17424 0.385536 3.19078 25.6233 29.243 29.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.001024 512 150 160 18288 0.386592 1.22598 25.6399 27.297 27.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 6.4e-05 512 220 980 271872 13.2904 6.65869 139.579 207.237 366.954 367.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1530 3.2e-05 512 230 240 552960 27.4935 13.2025 73.8449 414.214 528.963 529.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 6.4e-05 2048 240 840 221184 57.3726 28.2686 405.296 834.569 1325.67 1325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 360 0.001024 2048 110 1240 2880 2.70704 1.34454 7.47165 89.5259 101.146 101.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1690 6.4e-05 512 330 300 271872 13.3103 6.65795 44.6593 207.236 272.052 272.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 650 0.001024 1024 110 2460 14880 0.764544 0.853984 59.2961 26.2364 87.2333 87.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 0.000512 512 60 540 37440 0.866304 15.6774 26.3319 42.9207 42.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 3.2e-05 2048 115 1680 258560 174.595 56.1091 1373.7 1676.82 3281.41 3281.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.001024 512 160 440 17520 0.388544 4.32947 25.6528 30.4145 30.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.001024 512 150 160 18320 0.387072 1.66707 25.6331 27.7314 27.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 6.4e-05 512 220 980 276480 13.3585 6.72358 194.612 209.793 424.676 424.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1530 3.2e-05 512 230 240 558080 27.8604 13.3712 102.112 419.35 562.905 563.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 6.4e-05 2048 240 840 224000 57.242 28.308 565.592 838.601 1489.9 1490.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 360 0.001024 2048 110 1240 3200 2.71482 1.35398 10.7768 90.2327 105.176 105.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1690 6.4e-05 512 330 300 276480 13.3598 6.72154 62.2121 209.792 292.273 292.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 650 0.001024 1024 110 2460 14720 0.766496 0.8504 40.6597 26.1093 68.4688 68.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 0.000512 512 60 540 37280 0.866304 10.9261 26.2558 38.0936 38.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 420 3.2e-05 2048 115 1680 256000 174.641 56.0716 949.454 1675.64 2856 2856.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.001024 512 160 440 17440 0.391296 3.0696 25.6453 29.1485 29.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.001024 512 150 160 18240 0.389088 1.20656 25.621 27.2604 27.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 6.4e-05 512 220 980 276480 13.3496 6.71328 137.409 209.677 367.336 367.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1530 3.2e-05 512 230 240 552960 28.2225 13.361 71.4983 419.07 532.364 532.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 6.4e-05 2048 240 840 222720 57.3201 28.3779 394.241 838.129 1318.23 1318.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 360 0.001024 2048 110 1240 3200 2.71814 1.36192 7.96282 90.3945 102.534 102.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1690 6.4e-05 512 330 300 276480 13.3357 6.72045 44.1303 209.672 274.044 274.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 650 0.001024 1024 110 2460 14976 0.768768 0.851968 54.907 26.3011 82.9102 82.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 0.000512 512 60 540 37440 0.86608 14.4447 26.3404 41.6952 41.7526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 420 3.2e-05 2048 115 1680 258048 173.909 56.0708 1287.89 1673.98 3192.04 3192.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.001024 512 160 440 17472 0.387264 4.0161 25.6318 30.078 30.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.001024 512 150 160 18336 0.387072 1.57366 25.6526 27.6577 27.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 6.4e-05 512 220 980 273408 13.3339 6.67702 180.854 208.413 409.467 409.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1530 3.2e-05 512 230 240 552960 27.7617 13.2751 94.9716 416.585 552.808 552.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 6.4e-05 2048 240 840 222720 57.2698 28.2706 529.341 837.213 1452.26 1452.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 360 0.001024 2048 110 1240 3072 2.71571 1.35498 9.82086 90.1419 104.133 104.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1690 6.4e-05 512 330 300 273408 13.3297 6.6776 57.8036 208.567 286.559 286.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 650 0.001024 1024 110 2460 14592 0.769792 0.85152 38.2208 26.1521 66.0787 66.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 0.000512 512 60 540 37248 0.865024 10.2804 26.259 37.4493 37.5071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 420 3.2e-05 2048 115 1680 251904 174.317 55.8104 897.895 1664.88 2793.1 2793.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.001024 512 160 440 17280 0.38576 2.90602 25.5577 28.8939 28.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.001024 512 150 160 18240 0.386688 1.16736 25.6466 27.2447 27.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 6.4e-05 512 220 980 270336 13.2414 6.6152 128.438 206.264 354.755 354.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1530 3.2e-05 512 230 240 540672 28.0695 13.1277 66.8993 412.227 520.538 520.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 6.4e-05 2048 240 840 221184 57.1477 28.2606 376.872 832.732 1295.17 1295.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 360 0.001024 2048 110 1240 3072 2.73139 1.36022 7.1839 89.9973 101.373 101.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1690 6.4e-05 512 330 300 270336 13.2368 6.60976 41.3159 206.27 267.615 267.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 650 0.001024 1024 110 2460 15000 0.77616 0.856192 56.4837 26.303 84.5042 84.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 0.000512 512 60 540 37400 0.868512 14.836 26.3049 42.0549 42.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 3.2e-05 2048 115 1680 259200 174.31 56.3142 1350.91 1674 3255.73 3255.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.001024 512 160 440 17500 0.388992 4.16422 25.6434 30.2401 30.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.001024 512 150 160 18300 0.388672 1.61306 25.6282 27.6718 27.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 6.4e-05 512 220 980 275200 13.3221 6.7095 189.655 208.377 418.258 418.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1530 3.2e-05 512 230 240 556800 27.604 13.3344 99.8999 416.508 557.556 557.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 6.4e-05 2048 240 840 222400 57.6309 28.408 551.913 837.215 1475.33 1475.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 360 0.001024 2048 110 1240 3200 2.73421 1.35706 10.6714 90.1354 104.995 105.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1690 6.4e-05 512 330 300 275200 13.3167 6.70067 60.7188 208.377 289.297 289.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 650 0.001024 1024 110 2460 14800 0.76976 0.851968 39.8234 26.1871 67.7122 67.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 0.000512 512 60 540 37200 0.863008 10.5782 26.257 37.742 37.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 420 3.2e-05 2048 115 1680 256000 173.52 55.98 939.517 1667.04 2836.24 2836.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.001024 512 160 440 17400 0.387936 3.02304 25.6554 29.1102 29.1719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.001024 512 150 160 18200 0.385024 1.1705 25.634 27.2307 27.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 6.4e-05 512 220 980 268800 13.3624 6.63021 131.594 206.462 358.234 358.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1530 3.2e-05 512 230 240 550400 27.4318 13.1625 70.2834 412.613 523.699 523.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 6.4e-05 2048 240 840 220800 57.4523 28.2296 387.029 833.868 1306.73 1306.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 360 0.001024 2048 110 1240 3200 2.73613 1.36118 7.83091 90.125 102.154 102.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1690 6.4e-05 512 330 300 268800 13.3522 6.63376 42.2254 206.461 268.858 269.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 650 0.001024 1024 110 2460 14784 0.766496 0.84992 69.5843 26.1373 97.4276 97.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 0.000512 512 60 540 37408 0.866688 18.6796 26.3236 45.916 45.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 420 3.2e-05 2048 115 1680 258048 174.057 56.0742 1712.35 1673.02 3615.7 3615.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.001024 512 160 440 17472 0.386784 5.53744 25.6348 31.6021 31.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.001024 512 150 160 18256 0.386176 2.17494 25.6041 28.2068 28.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 6.4e-05 512 220 980 275968 13.3506 7.13318 242.989 209.323 472.985 473.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1530 3.2e-05 512 230 240 559104 27.7156 13.3631 128.131 418.417 587.84 588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 6.4e-05 2048 240 840 222208 57.3785 28.3915 701.1 838.194 1625.23 1625.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 360 0.001024 2048 110 1240 3136 2.72611 1.35475 13.0388 90.1874 107.409 107.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1690 6.4e-05 512 330 300 275968 13.3536 6.72416 77.7947 209.327 307.386 307.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 650 0.001024 1024 110 2460 14784 0.765952 0.849344 45.245 26.2813 73.2266 73.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 0.000512 512 60 540 37184 0.8624 12.0648 26.2382 39.2095 39.2664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 420 3.2e-05 2048 115 1680 258048 173.821 56.0997 1116.58 1673.1 3019.8 3019.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.001024 512 160 440 17248 0.387072 3.62506 25.5602 29.6156 29.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.001024 512 150 160 18144 0.386688 1.43395 25.5996 27.4628 27.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 6.4e-05 512 220 980 272384 13.2105 6.64211 158.641 206.974 385.657 385.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1530 3.2e-05 512 230 240 544768 27.9463 13.1768 82.7832 413.611 537.725 537.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 6.4e-05 2048 240 840 222208 57.3431 28.2863 458.072 836.926 1380.79 1380.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 360 0.001024 2048 110 1240 2688 2.69862 1.33542 7.57718 90.3362 102.046 102.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1690 6.4e-05 512 330 300 272384 13.2053 6.63856 50.9476 206.974 277.95 278.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 650 0.001024 1024 110 2460 14640 0.771424 0.846848 66.8657 26.0714 94.6413 94.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 0.000512 512 60 540 37320 1.71632 18.1312 26.773 46.6665 46.7282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 3.2e-05 2048 115 1680 257280 173.827 56.0363 1630.25 1669.92 3530.23 3530.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.001024 512 160 440 17400 0.385024 5.36176 25.598 31.3872 31.4423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.001024 512 150 160 18240 0.360448 1.95174 25.6059 27.96 28.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 6.4e-05 512 220 980 276480 13.3029 6.71597 234.034 208.939 463.184 463.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1530 3.2e-05 512 230 240 552960 28.0637 13.3509 121.855 417.637 581.123 581.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 6.4e-05 2048 240 840 222720 57.3477 28.4025 671.871 835.943 1593.73 1593.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 360 0.001024 2048 110 1240 2880 2.7391 1.35219 11.5767 89.8702 105.638 105.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1690 6.4e-05 512 330 300 272640 13.5028 6.7168 73.9438 208.943 303.29 303.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 650 0.001024 1024 110 2460 14400 0.765696 0.853472 44.7578 26.2202 72.6815 72.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 0.000512 512 60 540 37200 0.863808 12.2925 26.2629 39.4645 39.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 420 3.2e-05 2048 115 1680 253440 174.757 56.1988 1090.56 1669.29 2990.99 2991.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.001024 512 160 440 17280 0.387072 3.52333 25.5904 29.5434 29.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.001024 512 150 160 18000 0.387072 1.35168 25.5191 27.299 27.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 6.4e-05 512 220 980 268800 13.3469 6.62733 153.92 206.308 380.392 380.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1530 3.2e-05 512 230 240 537600 28.3195 13.146 80.442 412.284 534.403 534.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 6.4e-05 2048 240 840 222720 57.1742 28.3607 456.848 834.978 1377.52 1377.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 360 0.001024 2048 110 1240 2880 2.74413 1.36192 8.1081 90.1591 102.472 102.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1690 6.4e-05 512 330 300 268800 13.3277 6.62733 49.571 206.309 276.024 276.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 650 0.001024 1024 110 2460 14592 0.768 0.847872 65.2947 26.0918 93.0847 93.1614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 0.000512 512 60 540 37376 0.866304 17.6043 26.3259 44.8405 44.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 420 3.2e-05 2048 115 1680 258048 173.604 55.8898 1587.59 1671.64 3488.91 3489.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.001024 512 160 440 17408 0.385344 5.18342 25.6135 31.2258 31.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.001024 512 150 160 18304 0.389856 2.01114 25.6536 28.0993 28.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 6.4e-05 512 220 980 274432 13.3796 6.70538 225.662 209.162 455.095 455.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1530 3.2e-05 512 230 240 557056 27.7595 13.3278 119.139 418.064 578.501 578.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 6.4e-05 2048 240 840 221184 57.3755 28.3011 648.597 836.072 1570.51 1570.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 360 0.001024 2048 110 1240 2560 2.70941 1.33974 10.154 89.3032 103.606 103.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1690 6.4e-05 512 330 300 274432 13.3633 6.70922 72.2364 209.161 301.656 301.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 650 0.001024 1024 110 2460 14336 0.764928 0.846016 43.5972 25.9131 71.2025 71.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 0.000512 512 60 540 37120 0.86416 11.9271 26.2346 39.0728 39.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 420 3.2e-05 2048 115 1680 253952 174.862 55.8611 1054 1671.53 2956.45 2956.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.001024 512 160 440 17152 0.385792 3.33414 25.5201 29.2828 29.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.001024 512 150 160 18176 0.387456 1.37011 25.6517 27.4535 27.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 6.4e-05 512 220 980 270336 13.6346 6.71446 149.327 209.189 379.056 379.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1530 3.2e-05 512 230 240 557056 27.757 13.3307 80.2122 418.036 539.549 539.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 6.4e-05 2048 240 840 221184 57.4007 28.3051 437.935 836.191 1360 1360.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 360 0.001024 2048 110 1240 2048 2.67264 1.31443 6.04214 88.2657 98.3919 98.4864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1690 6.4e-05 512 330 300 270336 13.6356 6.70925 47.9435 209.193 277.664 277.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 650 0.001024 1024 110 2460 14592 0.768256 0.84992 57.8573 26.1713 85.7294 85.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 0.000512 512 60 540 37248 0.864256 15.5993 26.274 42.7834 42.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 420 3.2e-05 2048 115 1680 251904 174.296 55.662 1357.1 1665.95 3253.2 3253.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.001024 512 160 440 17280 0.38384 4.46448 25.5707 30.4624 30.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.001024 512 150 160 18240 0.386048 1.73162 25.6571 27.8172 27.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 6.4e-05 512 220 980 270336 13.2348 6.61811 191.998 206.415 418.45 418.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1530 3.2e-05 512 230 240 540672 28.0845 13.1274 100.221 412.519 554.177 554.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 6.4e-05 2048 240 840 221184 57.1402 28.1559 566.166 833.314 1484.94 1485.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 360 0.001024 2048 110 1240 3072 2.732 1.36291 10.5695 89.913 104.677 104.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1690 6.4e-05 512 330 300 270336 13.2354 6.61421 61.8725 207.574 289.481 289.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 650 0.001024 1024 110 2460 13824 0.755072 0.827392 37.3965 25.3827 64.4449 64.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 0.000512 512 60 540 36864 0.858112 10.7957 26.1295 37.8276 37.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 420 3.2e-05 2048 115 1680 245760 173.217 55.0957 931.472 1649.02 2809 2809.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.001024 512 160 440 16896 0.382304 3.00874 25.4299 28.8647 28.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.001024 512 150 160 18048 0.38848 1.22509 25.6473 27.3041 27.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 6.4e-05 512 220 980 270336 13.2518 6.62371 136.385 206.415 362.863 363.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1530 3.2e-05 512 230 240 540672 28.1342 13.1329 71.2618 412.404 525.152 525.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 6.4e-05 2048 240 840 215040 57.4044 28.0729 389.233 825.113 1299.98 1300.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 360 0.001024 2048 110 1240 1536 2.7103 1.32106 4.58726 87.7957 96.5161 96.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1690 6.4e-05 512 330 300 270336 13.2418 6.62064 43.9367 206.424 270.404 270.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 650 0.001024 1024 110 2460 14800 0.770272 0.85136 61.0535 26.1877 88.9474 89.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 0.000512 512 60 540 37200 0.862208 16.4035 26.2535 43.5656 43.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 420 3.2e-05 2048 115 1680 256000 173.52 55.9342 1427 1666.87 3323.51 3323.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.001024 512 160 440 17400 0.387008 4.5609 25.6553 30.647 30.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.001024 512 150 160 18200 0.386816 1.74694 25.6353 27.8122 27.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 6.4e-05 512 220 980 268800 13.3545 6.62733 200.403 206.441 427.012 427.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1530 3.2e-05 512 230 240 550400 27.4153 13.1612 106.574 412.592 559.958 560.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 6.4e-05 2048 240 840 220800 57.4707 28.2972 586.385 833.786 1506.1 1506.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 360 0.001024 2048 110 1240 3200 2.73613 1.35962 11.5903 91.0335 106.822 106.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1690 6.4e-05 512 330 300 268800 13.3633 6.63286 64.0376 206.44 290.654 290.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 650 0.001024 1024 110 2460 13600 0.7512 0.828928 41.1593 25.3808 68.2056 68.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 0.000512 512 60 540 36800 0.857792 11.8156 26.1177 38.8364 38.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 420 3.2e-05 2048 115 1680 243200 173.721 55.1199 967.427 1650.49 2846.95 2847.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.001024 512 160 440 17200 0.385696 3.10112 25.6523 29.1819 29.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.001024 512 150 160 18000 0.386688 1.3353 25.6343 27.3975 27.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 6.4e-05 512 220 980 268800 13.354 6.62998 144.94 206.598 371.702 371.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1530 3.2e-05 512 230 240 537600 28.3352 13.1403 74.6025 412.746 529.034 529.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 6.4e-05 2048 240 840 217600 56.9344 27.9187 413.924 825.821 1324.76 1324.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 360 0.001024 2048 110 1240 1600 2.5833 1.26346 5.12154 85.7109 94.7771 94.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1690 6.4e-05 512 330 300 268800 13.3533 6.63347 45.8338 206.591 272.595 272.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 650 0.001024 1024 110 2448 14976 0.768 0.8528 44.2197 26.2822 72.2045 72.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 0.000512 512 60 552 37472 0.866304 11.917 26.3232 39.1527 39.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 420 3.2e-05 2048 115 1680 264192 173.386 56.2726 2046.87 1675.26 3951.98 3952.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 0.001024 512 160 456 17504 0.385504 3.38954 25.6495 29.4694 29.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 0.001024 512 150 144 18496 0.387968 1.1655 25.6373 27.234 27.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 6.4e-05 512 220 984 275456 13.4145 6.7161 150.262 209.579 380.158 380.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1530 3.2e-05 512 230 240 561152 27.821 13.3532 155.734 418.967 616.095 616.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 6.4e-05 2048 240 840 224256 57.3346 28.4117 854.221 837.76 1777.89 1778.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 360 0.001024 2048 110 1248 3200 2.73584 1.37165 8.22275 92.3091 104.738 104.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1690 6.4e-05 512 330 288 275456 13.4195 6.71875 57.0605 209.582 286.965 287.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 650 0.001024 1024 110 2448 14960 0.775296 0.8528 46.7074 26.2737 74.6934 74.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 0.000512 512 60 552 37440 0.868352 12.5993 26.3072 39.8213 39.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 420 3.2e-05 2048 115 1680 263680 174.125 56.3309 2003.78 1675.32 3909.75 3909.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.001024 512 160 456 17480 0.387776 3.57376 25.6307 29.6357 29.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 0.001024 512 150 144 18480 0.38864 1.2183 25.634 27.2828 27.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 6.4e-05 512 220 984 275200 13.5013 6.72973 159.467 209.597 389.477 389.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1530 3.2e-05 512 230 240 560640 27.8171 13.388 94.258 418.988 554.664 554.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 6.4e-05 2048 240 840 224640 57.6 28.3564 851.354 837.8 1775.27 1775.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 360 0.001024 2048 110 1248 3040 2.74307 1.36381 8.49626 91.4678 104.174 104.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1690 6.4e-05 512 330 288 275200 13.478 6.73178 49.0373 209.594 279.022 279.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 650 0.001024 1024 110 2448 14880 0.768 0.854304 45.9396 26.2384 73.8864 73.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 0.000512 512 60 552 37440 0.864256 12.4593 26.339 39.7095 39.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 420 3.2e-05 2048 115 1680 262656 173.097 56.0541 1130.38 1674.17 3033.9 3034.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.001024 512 160 456 17472 0.386592 3.61677 25.647 29.6961 29.7544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.001024 512 150 144 18480 0.387008 1.24467 25.6492 27.3241 27.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 6.4e-05 512 220 984 274944 13.4345 6.72006 157.417 209.453 387.217 387.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1530 3.2e-05 512 230 240 559104 27.7698 13.3571 83.6127 418.698 543.649 543.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 6.4e-05 2048 240 840 223488 57.2571 28.3165 461.672 837.237 1384.65 1384.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 360 0.001024 2048 110 1248 3072 2.74112 1.36288 8.42736 91.0947 103.723 103.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1690 6.4e-05 512 330 288 274944 13.4302 6.72406 48.6213 209.454 278.417 278.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 650 0.001024 1024 110 2448 14784 0.768032 0.854176 30.6693 26.301 58.6756 58.7551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 0.000512 512 60 552 37344 0.86656 8.35571 26.3028 35.5708 35.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 420 3.2e-05 2048 115 1680 261120 173.689 55.9391 1969.8 1674.17 3873.8 3873.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 0.001024 512 160 456 17376 0.386848 2.37568 25.6115 28.4176 28.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 0.001024 512 150 144 18432 0.387712 0.8192 25.6489 26.8988 26.9561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 6.4e-05 512 220 984 273408 13.3437 6.67898 102.07 208.435 330.711 330.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1530 3.2e-05 512 230 240 552960 27.7815 13.2754 68.7514 416.639 526.662 526.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 6.4e-05 2048 240 840 222720 57.4558 28.2585 844.878 837.292 1768.05 1768.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 360 0.001024 2048 110 1248 2688 2.73571 1.36179 5.07661 91.3196 100.592 100.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1690 6.4e-05 512 330 288 273408 13.3345 6.69037 40.6063 208.439 269.254 269.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 650 0.001024 1024 110 2448 14896 0.770272 0.853952 52.7795 26.1977 80.6838 80.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 0.000512 512 60 552 37408 0.864256 14.2602 26.2901 41.4597 41.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 420 3.2e-05 2048 115 1680 263424 172.968 56.0604 1322.95 1672.16 3224.33 3224.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.001024 512 160 456 17472 0.38704 4.25779 25.6371 30.326 30.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.001024 512 150 144 18480 0.389504 1.45712 25.6417 27.5303 27.5845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 6.4e-05 512 220 984 274176 13.4878 6.72883 182.162 209.21 411.781 411.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1530 3.2e-05 512 230 240 559104 27.7826 13.3775 97.8325 418.195 557.397 557.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 6.4e-05 2048 240 840 224000 57.3682 28.3996 535.993 836.233 1458.15 1458.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 360 0.001024 2048 110 1248 2912 2.74035 1.35578 8.87696 90.2336 103.308 103.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1690 6.4e-05 512 330 288 274176 13.4861 6.7289 56.6382 209.212 286.251 286.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 650 0.001024 1024 110 2448 14784 0.764576 0.847872 34.474 26.129 62.2992 62.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 0.000512 512 60 552 37296 0.86688 9.4167 26.2574 36.5877 36.6462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 420 3.2e-05 2048 115 1680 261632 173.084 56.015 836.623 1672.77 2738.69 2738.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.001024 512 160 456 17360 0.385216 2.69821 25.6021 28.7302 28.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.001024 512 150 144 18368 0.385024 0.944736 25.6003 26.974 27.0327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 6.4e-05 512 220 984 272384 13.5778 6.72547 115.015 209.298 344.808 344.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1530 3.2e-05 512 230 240 559104 27.7245 13.3555 62.814 418.349 522.454 522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 6.4e-05 2048 240 840 224000 57.3296 28.3689 1007.46 837.106 1930.43 1930.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 360 0.001024 2048 110 1248 2688 2.74208 1.36192 5.81885 91.045 101.068 101.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1690 6.4e-05 512 330 288 272384 13.5808 6.72358 36.2773 209.307 266.081 266.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 650 0.001024 1024 110 2448 14976 0.770176 0.855456 50.4839 26.5896 78.7831 78.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 0.000512 512 60 552 37440 0.865312 13.7687 26.5756 41.258 41.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 3.2e-05 2048 115 1680 264192 172.714 56.1828 1287.03 1691.48 3207.6 3207.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.001024 512 160 456 17472 0.390496 4.06528 25.7698 30.2689 30.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.001024 512 150 144 18432 0.387072 1.39754 25.7372 27.5668 27.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 6.4e-05 512 220 984 274432 13.385 6.7113 169.731 210.932 400.951 401.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1530 3.2e-05 512 230 240 557056 27.7824 13.33 93.1466 421.629 556.106 556.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 6.4e-05 2048 240 840 224256 57.1723 28.2788 520.348 845.913 1451.87 1452.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 360 0.001024 2048 110 1248 3072 2.74842 1.37456 9.41866 91.3163 104.96 105.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1690 6.4e-05 512 330 288 274432 13.3808 6.71014 55.1343 210.938 286.346 286.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 650 0.001024 1024 110 2448 14592 0.766784 0.853824 31.7264 26.0722 59.5043 59.5794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 0.000512 512 60 552 37376 0.866304 9.38803 26.3265 36.6244 36.6825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 420 3.2e-05 2048 115 1680 262144 172.514 56.0215 852.784 1670.31 2751.82 2751.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.001024 512 160 456 17408 0.385504 2.69517 25.6483 28.773 28.8288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.001024 512 150 144 18304 0.386272 0.947328 25.5752 26.9497 27.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 6.4e-05 512 220 984 274432 13.3744 6.70432 111.141 208.992 340.396 340.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1530 3.2e-05 512 230 240 557056 27.7656 13.3272 63.2803 417.728 522.309 522.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 6.4e-05 2048 240 840 223232 57.0944 28.3607 347.396 835.412 1268.42 1268.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 360 0.001024 2048 110 1248 2560 2.70957 1.34141 5.69475 89.3836 99.2247 99.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1690 6.4e-05 512 330 288 274432 13.3812 6.70762 37.0197 208.986 266.285 266.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 650 0.001024 1024 110 2448 14976 0.775424 0.855424 57.4321 26.338 85.4868 85.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 0.000512 512 60 552 37368 0.862304 15.426 26.3052 42.6389 42.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 420 3.2e-05 2048 115 1680 262656 173.404 56.1521 1390.27 1676.29 3296.32 3296.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.001024 512 160 456 17424 0.387424 4.38272 25.6323 30.4444 30.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.001024 512 150 144 18432 0.387072 1.49261 25.6341 27.5557 27.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 6.4e-05 512 220 984 274176 13.4155 6.71587 192.436 208.95 421.716 421.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1530 3.2e-05 512 230 240 557568 27.6825 13.3437 102.169 417.684 561.095 561.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 6.4e-05 2048 240 840 223488 57.3922 28.3658 562.052 838.334 1486.31 1486.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 360 0.001024 2048 110 1248 2880 2.74237 1.36192 9.60637 90.3739 104.185 104.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1690 6.4e-05 512 330 288 274176 13.4023 6.7193 59.6081 208.947 288.867 289.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 650 0.001024 1024 110 2448 14688 0.766208 0.855328 40.6882 26.2401 68.6348 68.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 0.000512 512 60 552 37296 0.864352 11.1375 26.3044 38.3516 38.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 420 3.2e-05 2048 115 1680 258048 173.373 55.9309 952.911 1670.3 2852.71 2852.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.001024 512 160 456 17280 0.387168 3.06218 25.5841 29.0779 29.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.001024 512 150 144 18288 0.38496 1.08544 25.5827 27.0967 27.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 6.4e-05 512 220 984 271872 13.3094 6.66349 134.183 207.459 361.801 361.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1530 3.2e-05 512 230 240 552960 27.4737 13.2072 71.3736 414.648 526.914 527.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 6.4e-05 2048 240 840 221184 57.3666 28.3642 388.561 835.457 1309.91 1310.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 360 0.001024 2048 110 1248 2304 2.73094 1.34022 6.00842 90.4898 100.664 100.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1690 6.4e-05 512 330 288 271872 13.2994 6.65581 41.6513 207.458 269.248 269.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 650 0.001024 1024 110 2448 14880 0.768 0.853664 54.9633 26.233 82.9033 82.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 0.000512 512 60 552 37360 0.864256 14.8541 26.2985 42.0629 42.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 3.2e-05 2048 115 1680 263680 172.877 56.072 1319.76 1676.97 3225.88 3226.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.001024 512 160 456 17440 0.38912 4.15629 25.6474 30.2357 30.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.001024 512 150 144 18400 0.389024 1.43085 25.6173 27.4781 27.5355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 6.4e-05 512 220 984 273920 13.5209 6.72768 182.731 209.795 412.966 413.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1530 3.2e-05 512 230 240 558080 27.892 13.3791 96.9661 419.358 557.805 557.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 6.4e-05 2048 240 840 224000 57.2259 28.3115 532.891 838.603 1457.2 1457.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 360 0.001024 2048 110 1248 2880 2.72544 1.35149 9.38819 91.1643 104.728 104.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1690 6.4e-05 512 330 288 273920 13.521 6.72502 56.6146 209.854 286.905 287.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 650 0.001024 1024 110 2448 14720 0.76448 0.848064 38.6807 26.1182 66.4952 66.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 0.000512 512 60 552 37280 0.863456 10.6416 26.2828 37.8341 37.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 420 3.2e-05 2048 115 1680 261120 173.188 56.0406 934.758 1675.98 2840.15 2840.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.001024 512 160 456 17280 0.385088 3.03514 25.5815 29.0455 29.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.001024 512 150 144 18240 0.385024 1.07354 25.5507 27.0529 27.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 6.4e-05 512 220 984 271360 13.6612 6.71574 129.972 209.705 360.242 360.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1530 3.2e-05 512 230 240 552960 28.2263 13.3494 69.227 419.128 530.144 530.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 6.4e-05 2048 240 840 222720 57.3289 28.3853 379.801 838.266 1303.94 1304.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 360 0.001024 2048 110 1248 2560 2.74592 1.35798 6.39117 90.2543 100.85 100.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1690 6.4e-05 512 330 288 271360 13.6776 6.71146 40.4684 209.703 270.748 270.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 650 0.001024 1024 110 2448 14784 0.770368 0.855808 66.9261 26.3054 94.94 95.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 0.000512 512 60 552 37344 0.862208 18.3644 26.3054 45.579 45.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 420 3.2e-05 2048 115 1680 261120 172.815 56.2545 1679.3 1674.28 3582.85 3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.001024 512 160 456 17376 0.385984 5.48342 25.6202 31.5324 31.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.001024 512 150 144 18432 0.389792 1.86163 25.6493 27.9453 28.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 6.4e-05 512 220 984 273408 13.3276 6.68259 232.967 208.454 461.623 461.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1530 3.2e-05 512 230 240 552960 27.7336 13.285 123.499 416.665 581.394 581.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 6.4e-05 2048 240 840 222720 57.2484 28.3238 679.207 837.357 1602.3 1602.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 360 0.001024 2048 110 1248 2688 2.72963 1.35485 11.3434 90.0082 105.535 105.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1690 6.4e-05 512 330 288 273408 13.3317 6.68342 72.5488 208.456 301.205 301.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 650 0.001024 1024 110 2448 14592 0.77008 0.850528 43.0188 26.1455 70.8693 70.9461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 0.000512 512 60 552 37248 0.860864 11.858 26.2727 39.0372 39.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 420 3.2e-05 2048 115 1680 258048 172.407 55.7404 1058.78 1664.35 2951.47 2951.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.001024 512 160 456 17280 0.385824 3.63098 25.6025 29.6625 29.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.001024 512 150 144 18240 0.38608 1.26608 25.5693 27.2652 27.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 6.4e-05 512 220 984 270336 13.2365 6.61437 150.34 206.213 376.595 376.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1530 3.2e-05 512 230 240 540672 28.0684 13.1297 78.8574 412.125 532.394 532.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 6.4e-05 2048 240 840 221184 57.143 28.211 431.427 832.533 1349.48 1349.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 360 0.001024 2048 110 1248 2304 2.76227 1.36208 6.54806 89.8632 100.633 100.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1690 6.4e-05 512 330 288 270336 13.2373 6.61709 46.8369 206.214 273.089 273.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 650 0.001024 1024 110 2448 14800 0.778976 0.854016 67.1831 26.3196 95.2187 95.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 0.000512 512 60 552 37400 0.866016 18.4222 26.3441 45.6789 45.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 420 3.2e-05 2048 115 1680 262400 173.187 56.111 1654.28 1675.24 3559 3559.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.001024 512 160 456 17400 0.385088 5.48659 25.6336 31.5512 31.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.001024 512 150 144 18400 0.387168 1.91693 25.63 27.9771 28.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 6.4e-05 512 220 984 272000 13.4924 6.70646 229.167 208.526 458.086 458.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1530 3.2e-05 512 230 240 556800 27.6054 13.3243 122.779 416.822 580.742 580.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 6.4e-05 2048 240 840 224000 57.311 28.3628 670.383 837.846 1594.07 1594.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 360 0.001024 2048 110 1248 2800 2.74381 1.35578 11.5879 90.0559 105.839 105.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1690 6.4e-05 512 330 288 272000 13.4973 6.70342 71.2109 208.532 300.127 300.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 650 0.001024 1024 110 2448 14400 0.77168 0.852736 44.6725 26.1651 72.5463 72.6254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 0.000512 512 60 552 37200 0.866304 12.4633 26.2591 39.6319 39.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 420 3.2e-05 2048 115 1680 256000 173.521 55.9987 1096.42 1665.69 2991.82 2991.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.001024 512 160 456 17200 0.384736 3.61267 25.5516 29.5912 29.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.001024 512 150 144 18200 0.387072 1.29386 25.548 27.2729 27.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 6.4e-05 512 220 984 268800 13.3557 6.62938 153.339 206.301 379.82 379.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1530 3.2e-05 512 230 240 550400 27.4249 13.1551 82.4329 412.284 535.507 535.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 6.4e-05 2048 240 840 220800 57.4347 28.2728 450.521 833.25 1369.65 1369.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 360 0.001024 2048 110 1248 2400 2.76448 1.3609 7.02109 89.9399 101.187 101.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1690 6.4e-05 512 330 288 268800 13.3638 6.63075 47.8706 206.294 274.345 274.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 650 0.001024 1024 110 2448 14784 0.763904 0.84912 64.4981 26.1524 92.3475 92.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 0.000512 512 60 552 37296 0.866304 17.4916 26.2837 44.6883 44.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 3.2e-05 2048 115 1680 261632 172.909 56.1111 1619.84 1673.86 3522.91 3523.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.001024 512 160 456 17360 0.387296 5.30637 25.6102 31.3482 31.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.001024 512 150 144 18368 0.386208 1.81296 25.6143 27.8548 27.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 6.4e-05 512 220 984 272384 13.5734 6.72096 224.089 209.43 453.995 454.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1530 3.2e-05 512 230 240 559104 27.7108 13.3629 120.521 418.691 580.491 580.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 6.4e-05 2048 240 840 224000 57.1923 28.3066 658.445 837.167 1581.27 1581.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 360 0.001024 2048 110 1248 2688 2.74298 1.35802 10.7377 90.2098 105.147 105.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1690 6.4e-05 512 330 288 272384 13.5727 6.72195 69.7869 209.429 299.702 299.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 650 0.001024 1024 110 2448 14784 0.767968 0.851968 43.2792 26.2886 71.2684 71.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 0.000512 512 60 552 37184 0.864256 11.7763 26.2651 38.9509 39.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 420 3.2e-05 2048 115 1680 258048 173.769 56.2113 1057.15 1673.3 2960.62 2960.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.001024 512 160 456 17248 0.386944 3.4304 25.6051 29.4656 29.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.001024 512 150 144 18144 0.38528 1.23437 25.5283 27.1926 27.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 6.4e-05 512 220 984 265216 13.6328 6.63757 145.02 206.997 372.471 372.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1530 3.2e-05 512 230 240 544768 27.9452 13.1699 78.0241 413.67 533.017 533.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 6.4e-05 2048 240 840 222208 57.3437 28.291 433.118 837.029 1355.94 1356.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 360 0.001024 2048 110 1248 1792 2.73139 1.33555 5.7768 89.2886 99.2339 99.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1690 6.4e-05 512 330 288 265216 13.6386 6.64166 45.1886 207.003 272.653 272.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 650 0.001024 1024 110 2448 14640 0.769632 0.847712 59.908 26.0745 87.6804 87.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 0.000512 512 60 552 37320 0.86432 16.5413 26.298 43.7494 43.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 420 3.2e-05 2048 115 1680 261120 172.831 56.0922 1569.32 1669.86 3468.29 3468.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.001024 512 160 456 17400 0.387072 5.07904 25.6472 31.1562 31.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.001024 512 150 144 18360 0.387072 1.73933 25.6143 27.7825 27.8402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 6.4e-05 512 220 984 272640 13.4975 6.71232 219.638 208.938 448.967 449.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1530 3.2e-05 512 230 240 552960 28.0734 13.3549 115.54 418.233 575.405 575.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 6.4e-05 2048 240 840 222720 57.3235 28.3034 636.325 835.169 1557.28 1557.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 360 0.001024 2048 110 1248 2880 2.7409 1.35158 11.3509 89.8653 105.41 105.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1690 6.4e-05 512 330 288 272640 13.5142 6.72154 68.1053 208.934 297.462 297.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 650 0.001024 1024 110 2448 14400 0.766112 0.850592 41.504 26.2135 69.4191 69.4951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 0.000512 512 60 552 37200 0.864256 11.6003 26.2785 38.7891 38.8459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 420 3.2e-05 2048 115 1680 261120 172.529 55.9682 1013.65 1669 2911.35 2911.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.001024 512 160 456 17280 0.387008 3.35949 25.635 29.4261 29.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.001024 512 150 144 18240 0.387072 1.13098 25.6022 27.1629 27.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 6.4e-05 512 220 984 268800 13.3318 6.62925 140.214 206.295 366.654 366.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1530 3.2e-05 512 230 240 537600 28.3186 13.1481 73.6578 412.254 527.59 527.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 6.4e-05 2048 240 840 222720 57.1847 28.2972 411.167 834.905 1331.72 1331.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 360 0.001024 2048 110 1248 2880 2.74611 1.35987 7.90438 90.1518 102.262 102.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1690 6.4e-05 512 330 288 268800 13.3382 6.62736 43.8749 206.292 270.317 270.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 650 0.001024 1024 110 2448 14592 0.76656 0.847872 58.5405 26.0844 86.3236 86.3997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 0.000512 512 60 552 37376 0.862784 16.2626 26.3424 43.5124 43.5691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 420 3.2e-05 2048 115 1680 262144 172.445 55.9516 1505.2 1671.28 3405.07 3405.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.001024 512 160 456 17408 0.385024 4.89475 25.6535 30.9747 31.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.001024 512 150 144 18304 0.360896 1.61133 23.6947 25.7082 25.7624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 6.4e-05 512 220 984 274432 13.3762 6.71152 209.206 209.116 438.593 438.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1530 3.2e-05 512 230 240 557056 27.7607 13.3328 111.785 417.97 571.057 571.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 6.4e-05 2048 240 840 223232 57.1018 28.2738 609.485 835.891 1530.91 1531.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 360 0.001024 2048 110 1248 2560 2.7104 1.33475 9.65018 89.2835 103.081 103.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1690 6.4e-05 512 330 288 274432 13.3719 6.70998 65.328 209.117 294.714 294.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 650 0.001024 1024 110 2448 14336 0.765856 0.846592 40.6774 25.9135 68.2853 68.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 0.000512 512 60 552 37120 0.862464 11.3398 26.256 38.5037 38.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 420 3.2e-05 2048 115 1680 262144 172.549 55.9165 1013.68 1671.54 2913.87 2914.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.001024 512 160 456 17152 0.387072 3.28672 25.5711 29.2884 29.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.001024 512 150 144 18176 0.387136 1.18627 25.5821 27.1998 27.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 6.4e-05 512 220 984 270336 13.6298 6.70925 140.777 209.195 370.493 370.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1530 3.2e-05 512 230 240 557056 27.7704 13.3284 75.8707 418.043 535.218 535.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 6.4e-05 2048 240 840 221184 57.3888 28.2949 407.223 836.21 1329.27 1329.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 360 0.001024 2048 110 1248 2048 2.67232 1.31466 6.21958 89.3123 99.6174 99.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1690 6.4e-05 512 330 288 270336 13.6282 6.70925 43.7374 209.195 273.45 273.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 650 0.001024 1024 110 2450 15040 0.76752 0.852736 49.4874 26.2785 77.4688 77.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 0.000512 512 60 550 37472 0.860416 13.2895 26.3159 40.5133 40.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 420 3.2e-05 2048 115 1675 263168 173.437 56.2668 2200.03 1675.13 4105.06 4105.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 0.001024 512 160 450 17536 0.387264 3.82592 25.6462 29.902 29.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 0.001024 512 150 150 18464 0.387008 1.37411 25.6443 27.4481 27.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 6.4e-05 512 220 1000 275456 13.4109 6.71728 173.986 209.569 403.868 404.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1530 3.2e-05 512 230 250 559104 27.9269 13.3564 177.398 418.923 637.824 637.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 6.4e-05 2048 240 825 224768 57.2625 28.3709 941.647 837.703 1865.15 1865.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 360 0.001024 2048 110 1250 3968 2.70896 1.3681 11.4711 91.654 107.299 107.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1690 6.4e-05 512 330 300 274432 13.4851 6.71638 67.4209 209.563 297.375 297.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 650 0.001024 1024 110 2450 15040 0.77232 0.855968 45.043 26.2693 73.024 73.1054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 0.000512 512 60 550 37440 0.864256 12.089 26.304 39.3038 39.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 420 3.2e-05 2048 115 1675 263680 174.437 56.178 1926.28 1675.33 3832.42 3832.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.001024 512 160 450 17520 0.389056 3.3865 25.6437 29.4601 29.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 0.001024 512 150 150 18440 0.387072 1.21446 25.6322 27.2746 27.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 6.4e-05 512 220 1000 275200 13.5023 6.72752 156.212 209.589 386.216 386.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1530 3.2e-05 512 230 250 560640 27.7982 13.3774 91.6219 418.978 551.992 552.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 6.4e-05 2048 240 825 224640 57.6198 28.3436 811.977 838.662 1736.77 1736.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 360 0.001024 2048 110 1250 3840 2.70842 1.36397 10.0644 91.0871 105.325 105.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1690 6.4e-05 512 330 300 273920 13.5545 6.72666 48.8662 209.59 278.923 279.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 650 0.001024 1024 110 2450 14880 0.768608 0.852864 29.4384 26.2369 57.3808 57.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 0.000512 512 60 550 37360 0.860096 7.95542 26.2999 35.1606 35.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 420 3.2e-05 2048 115 1675 263680 173.788 56.0676 1864.42 1676.81 3771.27 3771.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 0.001024 512 160 450 17440 0.388192 2.25075 25.6328 28.3136 28.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 0.001024 512 150 150 18400 0.388224 0.83408 25.6448 26.9088 26.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 6.4e-05 512 220 1000 273920 13.5379 6.72618 101.257 209.793 331.498 331.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1530 3.2e-05 512 230 250 558080 28.1245 13.3705 154.621 419.919 616.245 616.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 6.4e-05 2048 240 825 224000 57.5845 28.3172 816.394 838.586 1741.04 1741.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 360 0.001024 2048 110 1250 3520 2.70186 1.35699 6.32291 92.3431 102.826 102.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1690 6.4e-05 512 330 300 273920 13.5172 6.72371 46.5862 209.794 276.806 276.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 650 0.001024 1024 110 2450 14976 0.766528 0.85408 48.0153 26.2376 75.9608 76.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 0.000512 512 60 550 37440 0.866304 12.8945 26.3308 40.1352 40.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 3.2e-05 2048 115 1675 262656 173.07 56.4204 1165.15 1673.99 3068.84 3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.001024 512 160 450 17520 0.386784 3.67811 25.6614 29.7688 29.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.001024 512 150 150 18432 0.38688 1.31302 25.642 27.3859 27.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 6.4e-05 512 220 1000 274944 13.4231 6.72323 166.139 209.428 395.904 396.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1530 3.2e-05 512 230 250 559104 27.7528 13.3712 88.4848 419.092 548.916 549.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 6.4e-05 2048 240 825 224256 57.1753 28.3352 475.515 837.138 1398.33 1398.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 360 0.001024 2048 110 1250 3840 2.71315 1.36179 10.7868 90.6765 105.633 105.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1690 6.4e-05 512 330 300 273408 13.5187 6.71962 52.0125 209.438 281.875 282.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 650 0.001024 1024 110 2450 14976 0.769024 0.854016 32.167 26.2791 60.151 60.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 0.000512 512 60 550 37344 0.86016 8.61754 26.2752 35.7952 35.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 420 3.2e-05 2048 115 1675 261120 173.932 56.064 1938.97 1672.54 3841.7 3841.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 0.001024 512 160 450 17472 0.388704 2.4177 25.6499 28.4995 28.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 0.001024 512 150 150 18336 0.386048 0.861856 25.598 26.8887 26.9451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 6.4e-05 512 220 1000 273408 13.3423 6.68352 107.532 208.23 335.973 336.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1530 3.2e-05 512 230 250 552960 27.7911 13.2794 69.8621 416.239 527.386 527.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 6.4e-05 2048 240 825 224256 57.2508 28.3144 840.643 836.483 1762.86 1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 360 0.001024 2048 110 1250 3456 2.70403 1.36346 6.59856 91.0478 101.811 101.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1690 6.4e-05 512 330 300 270336 13.5199 6.67853 42.4891 208.234 271.113 271.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 650 0.001024 1024 110 2450 14896 0.76976 0.85408 50.4955 26.2037 78.4067 78.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 0.000512 512 60 550 37408 0.864256 13.6968 26.2945 40.9001 40.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 3.2e-05 2048 115 1675 261632 173.41 56.0536 1248.55 1672.66 3150.86 3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.001024 512 160 450 17472 0.387264 4.02586 25.6213 30.0799 30.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.001024 512 150 150 18424 0.387072 1.45446 25.6344 27.5189 27.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 6.4e-05 512 220 1000 274176 13.4946 6.72829 178.008 209.262 407.68 407.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1530 3.2e-05 512 230 250 559104 27.7964 13.371 96.0604 418.299 555.738 555.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 6.4e-05 2048 240 825 224000 57.3452 28.3396 508.786 838.02 1432.65 1432.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 360 0.001024 2048 110 1250 3808 2.70438 1.35792 11.2852 90.1287 105.577 105.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1690 6.4e-05 512 330 300 274176 13.4886 6.73315 56.7044 209.265 286.377 286.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 650 0.001024 1024 110 2450 14784 0.76496 0.849824 33.0803 26.135 60.9113 60.9875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 0.000512 512 60 550 37296 0.862784 9.00992 26.2604 36.1805 36.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 420 3.2e-05 2048 115 1675 261632 173.041 56.0215 804.081 1672.99 2706.33 2706.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.001024 512 160 450 17360 0.385184 2.54579 25.5837 28.5564 28.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.001024 512 150 150 18368 0.38848 0.950272 25.6325 27.0141 27.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 6.4e-05 512 220 1000 272384 13.5706 6.71949 112.669 209.323 342.472 342.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1530 3.2e-05 512 230 250 559104 27.7377 13.3591 62.107 418.409 521.828 521.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 6.4e-05 2048 240 825 224000 57.2839 28.3505 971.007 836.75 1893.56 1893.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 360 0.001024 2048 110 1250 3584 2.71142 1.36397 7.31254 90.8647 102.354 102.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1690 6.4e-05 512 330 300 272384 13.5722 6.71936 36.4597 209.336 266.275 266.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 650 0.001024 1024 110 2450 14976 0.772896 0.854336 50.3221 26.3494 78.3855 78.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 0.000512 512 60 550 37440 0.864512 14.154 26.3455 41.4096 41.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 3.2e-05 2048 115 1675 262144 173.253 56.038 1305.89 1676.9 3212.27 3212.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.001024 512 160 450 17472 0.387072 4.11926 25.6425 30.1918 30.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.001024 512 150 150 18432 0.385792 1.48995 25.6471 27.5663 27.6193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 6.4e-05 512 220 1000 274432 13.3812 6.70714 181.291 209.117 410.69 410.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1530 3.2e-05 512 230 250 557056 27.7766 13.3218 99.0288 418.014 558.359 558.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 6.4e-05 2048 240 825 224256 57.1476 28.3102 528.997 839.605 1454.23 1454.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 360 0.001024 2048 110 1250 3840 2.71622 1.37446 12.2672 90.8742 107.334 107.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1690 6.4e-05 512 330 300 272384 13.5052 6.70925 58.5385 209.121 288.061 288.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 650 0.001024 1024 110 2450 14592 0.769888 0.847872 32.8278 26.0652 60.5966 60.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 0.000512 512 60 550 37376 0.864256 9.6377 26.3209 36.8681 36.9234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 420 3.2e-05 2048 115 1675 258048 173.665 55.9782 859.522 1670.06 2759.42 2759.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.001024 512 160 450 17408 0.387168 2.75414 25.6289 28.8115 28.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.001024 512 150 150 18304 0.38496 1.02157 25.598 27.0472 27.1025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 6.4e-05 512 220 1000 274432 13.3705 6.70858 117.617 208.968 346.849 346.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1530 3.2e-05 512 230 250 557056 27.7671 13.3208 66.8116 417.664 525.769 525.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 6.4e-05 2048 240 825 223232 57.0901 28.2813 354.043 835.282 1274.86 1275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 360 0.001024 2048 110 1250 3072 2.69216 1.33798 6.95898 89.4161 100.506 100.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1690 6.4e-05 512 330 300 270336 13.6237 6.70806 39.1232 208.964 268.599 268.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 650 0.001024 1024 110 2450 14976 0.774144 0.856064 58.5026 26.3375 86.5555 86.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 0.000512 512 60 550 37368 0.862208 15.6808 26.2981 42.8866 42.9435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 3.2e-05 2048 115 1675 262656 173.365 56.242 1380.15 1676.16 3286.11 3286.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.001024 512 160 450 17496 0.388704 4.37853 25.666 30.4771 30.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.001024 512 150 150 18432 0.389216 1.56784 25.6619 27.6621 27.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 6.4e-05 512 220 1000 274176 13.4199 6.71827 196.631 208.934 425.892 426.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1530 3.2e-05 512 230 250 557568 27.6973 13.3566 104.339 417.644 563.249 563.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 6.4e-05 2048 240 825 224640 57.2992 28.3467 558.655 838.25 1482.71 1482.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 360 0.001024 2048 110 1250 3744 2.70915 1.35965 12.6494 90.3845 107.203 107.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1690 6.4e-05 512 330 300 271872 13.5548 6.71795 61.4995 209.677 291.637 291.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 650 0.001024 1024 110 2450 14688 0.769248 0.853344 40.719 26.24 68.6681 68.7448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 0.000512 512 60 550 37296 0.860576 11.1698 26.3016 38.3785 38.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 420 3.2e-05 2048 115 1675 258048 173.367 56.0043 973.016 1670.33 2872.91 2873.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.001024 512 160 450 17424 0.38896 3.17536 25.6661 29.2735 29.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.001024 512 150 150 18288 0.385024 1.16467 25.6138 27.2056 27.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 6.4e-05 512 220 1000 271872 13.3116 6.66051 140.568 207.461 368.184 368.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1530 3.2e-05 512 230 250 552960 27.4853 13.1992 74.9517 414.641 530.494 530.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 6.4e-05 2048 240 825 223488 57.0593 28.2626 400.578 835.461 1321.52 1321.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 360 0.001024 2048 110 1250 3456 2.6863 1.34294 8.64122 89.5611 102.33 102.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1690 6.4e-05 512 330 300 267264 13.5592 6.65997 43.8414 207.449 271.692 271.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 650 0.001024 1024 110 2450 14880 0.764736 0.853728 55.3098 26.2298 83.2417 83.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 0.000512 512 60 550 37360 0.86016 14.9085 26.292 42.1046 42.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 3.2e-05 2048 115 1675 263680 172.76 56.1623 1346.74 1676.41 3252.25 3252.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.001024 512 160 450 17440 0.383232 4.16698 25.622 30.2143 30.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.001024 512 150 150 18400 0.388736 1.5224 25.6413 27.5966 27.6518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 6.4e-05 512 220 1000 273920 13.522 6.72659 189.971 209.742 420.144 420.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1530 3.2e-05 512 230 250 558080 27.8613 13.3758 101.464 419.26 562.172 562.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 6.4e-05 2048 240 825 224000 57.2353 28.416 541.934 838.4 1466.15 1466.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 360 0.001024 2048 110 1250 3520 2.70262 1.34861 11.6715 90.2019 106.026 106.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1690 6.4e-05 512 330 300 273920 13.5185 6.72003 60.229 209.744 290.392 290.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 650 0.001024 1024 110 2450 14720 0.762272 0.8504 38.9889 26.1086 66.7943 66.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 0.000512 512 60 550 37280 0.86096 10.622 26.28 37.8081 37.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 420 3.2e-05 2048 115 1675 261120 173.237 56.0157 937.297 1675.63 2842.36 2842.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.001024 512 160 450 17280 0.385024 2.98979 25.5659 28.9841 29.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.001024 512 150 150 18240 0.385312 1.1343 25.577 27.1385 27.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 6.4e-05 512 220 1000 271360 13.685 6.71149 133.208 209.669 363.458 363.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1530 3.2e-05 512 230 250 552960 28.2491 13.357 71.3044 419.064 532.183 532.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 6.4e-05 2048 240 825 222720 57.3157 28.5225 379.399 838.119 1303.51 1303.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 360 0.001024 2048 110 1250 3200 2.72317 1.36349 7.71037 90.3888 102.285 102.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1690 6.4e-05 512 330 300 271360 13.6599 6.71526 42.4137 209.672 272.646 272.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 650 0.001024 1024 110 2450 14976 0.768 0.85408 66.7964 26.2815 94.7817 94.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 0.000512 512 60 550 37344 0.862208 18.0566 26.2754 45.243 45.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 420 3.2e-05 2048 115 1675 261120 172.789 55.9458 1619.9 1672.72 3521.55 3521.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.001024 512 160 450 17472 0.388192 5.45066 25.6504 31.531 31.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.001024 512 150 150 18336 0.386656 1.90464 25.5961 27.929 27.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 6.4e-05 512 220 1000 273408 13.3195 6.6807 232.06 208.249 460.5 460.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1530 3.2e-05 512 230 250 552960 27.72 13.2763 123.422 416.28 580.909 581.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 6.4e-05 2048 240 825 224256 57.0424 28.2711 658.624 836.579 1580.67 1580.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 360 0.001024 2048 110 1250 3456 2.70493 1.35155 14.0203 91.0163 109.195 109.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1690 6.4e-05 512 330 300 270336 13.5036 6.67936 72.8915 208.253 301.508 301.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 650 0.001024 1024 110 2450 14592 0.770048 0.851968 43.2649 26.1489 71.1175 71.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 0.000512 512 60 550 37248 0.864736 12.0554 26.2774 39.242 39.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 420 3.2e-05 2048 115 1675 258048 172.493 55.7271 1074.23 1664.71 2967.34 2967.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.001024 512 160 450 17280 0.38688 3.49734 25.5841 29.5123 29.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.001024 512 150 150 18240 0.387072 1.27075 25.5961 27.2964 27.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 6.4e-05 512 220 1000 270336 13.2419 6.61706 154.013 206.263 380.32 380.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1530 3.2e-05 512 230 250 540672 28.0722 13.1313 81.0825 412.212 534.711 534.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 6.4e-05 2048 240 825 221184 57.1361 28.1675 437.104 834.113 1356.68 1356.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 360 0.001024 2048 110 1250 3072 2.72842 1.36259 8.42931 89.8715 102.492 102.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1690 6.4e-05 512 330 300 264192 13.5731 6.62294 48.026 206.257 274.667 274.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 650 0.001024 1024 110 2450 15000 0.774656 0.856448 68.3457 26.294 96.3513 96.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 0.000512 512 60 550 37400 0.86496 18.2363 26.3162 45.4619 45.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 3.2e-05 2048 115 1675 262400 173.201 56.1988 1625.7 1673.55 3528.84 3528.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.001024 512 160 450 17400 0.386976 5.45398 25.6058 31.4891 31.5439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.001024 512 150 150 18400 0.38768 1.85725 25.643 27.9315 27.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 6.4e-05 512 220 1000 272000 13.4956 6.70128 230.938 208.316 459.643 459.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1530 3.2e-05 512 230 250 556800 27.6084 13.3161 124.319 416.396 581.851 582.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 6.4e-05 2048 240 825 224000 57.3216 28.3684 657.198 837.713 1580.76 1580.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 360 0.001024 2048 110 1250 3600 2.71341 1.35213 14.3816 90.0074 108.553 108.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1690 6.4e-05 512 330 300 272000 13.4936 6.70118 73.3964 208.316 302.091 302.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 650 0.001024 1024 110 2450 14800 0.771168 0.851968 45.7359 26.1803 73.6238 73.7037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 0.000512 512 60 550 37200 0.862912 12.4037 26.2745 39.5863 39.6441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 420 3.2e-05 2048 115 1675 256000 173.47 55.8566 1070.09 1666.83 2966.44 2966.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.001024 512 160 450 17200 0.384896 3.4713 25.4648 29.3634 29.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.001024 512 150 150 18200 0.385152 1.33107 25.5858 27.344 27.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 6.4e-05 512 220 1000 268800 13.358 6.6273 153.098 206.43 379.696 379.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1530 3.2e-05 512 230 250 550400 27.4227 13.1646 82.7109 412.539 536.056 536.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 6.4e-05 2048 240 825 220800 57.4479 28.2317 438.335 833.761 1357.93 1358.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 360 0.001024 2048 110 1250 3200 2.73539 1.3577 8.9119 89.9719 103.079 103.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1690 6.4e-05 512 330 300 268800 13.3578 6.62922 48.9661 206.982 276.121 276.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 650 0.001024 1024 110 2450 14784 0.766688 0.850112 61.8756 26.13 89.7072 89.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 0.000512 512 60 550 37296 0.86016 16.7977 26.2535 43.9568 44.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 420 3.2e-05 2048 115 1675 261632 172.99 56.0412 1578.28 1672.76 3480.26 3480.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.001024 512 160 450 17360 0.384704 5.13005 25.5826 31.1417 31.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.001024 512 150 150 18368 0.387072 1.83846 25.6329 27.8996 27.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 6.4e-05 512 220 1000 272384 13.5721 6.72358 223.84 209.299 453.62 453.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1530 3.2e-05 512 230 250 559104 27.713 13.3654 120.551 418.35 580.186 580.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 6.4e-05 2048 240 825 224000 57.2101 28.3587 639.908 836.623 1562.26 1562.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 360 0.001024 2048 110 1250 3584 2.7079 1.3575 13.79 90.1813 108.136 108.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1690 6.4e-05 512 330 300 272384 13.5787 6.91584 71.5656 209.293 301.538 301.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 650 0.001024 1024 110 2450 14784 0.768064 0.851968 42.1851 26.306 70.1972 70.2764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 0.000512 512 60 550 37184 0.86048 11.4256 26.2828 38.617 38.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 420 3.2e-05 2048 115 1675 258048 173.779 55.9475 1024.29 1674.66 2928.87 2929.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.001024 512 160 450 17248 0.386976 3.30154 25.5963 29.3276 29.3847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.001024 512 150 150 18144 0.382976 1.24534 25.567 27.2389 27.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 6.4e-05 512 220 1000 265216 13.6275 6.63757 143.949 207.166 371.565 371.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1530 3.2e-05 512 230 250 544768 27.9352 13.1727 77.6659 414.007 532.997 533.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 6.4e-05 2048 240 825 222208 57.3182 28.2928 417.946 837.707 1341.43 1341.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 360 0.001024 2048 110 1250 2688 2.70298 1.33795 7.35571 90.3822 101.883 101.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1690 6.4e-05 512 330 300 265216 13.6301 6.64371 45.8332 207.168 273.452 273.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 650 0.001024 1024 110 2450 14640 0.769312 0.848576 59.4609 26.0554 87.2205 87.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 0.000512 512 60 550 37320 0.865664 16.4393 26.275 43.6247 43.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 3.2e-05 2048 115 1675 261120 172.783 55.9985 1526 1668.67 3423.65 3423.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.001024 512 160 450 17400 0.385888 4.87942 25.6197 30.9278 30.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.001024 512 150 150 18360 0.387072 1.76742 25.6325 27.83 27.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 6.4e-05 512 220 1000 272640 13.5044 6.71731 216.743 208.79 445.944 446.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1530 3.2e-05 512 230 250 552960 28.0692 13.3577 116.258 417.326 575.221 575.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 6.4e-05 2048 240 825 222720 57.3403 28.3052 615.891 834.574 1536.28 1536.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 360 0.001024 2048 110 1250 3360 2.72067 1.35373 12.552 90.8882 107.611 107.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1690 6.4e-05 512 330 300 272640 13.4926 6.7135 69.2052 208.786 298.379 298.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 650 0.001024 1024 110 2450 14400 0.765952 0.851392 40.9572 26.2187 68.8788 68.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 0.000512 512 60 550 37200 0.86448 11.4971 26.2798 38.6874 38.7413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 420 3.2e-05 2048 115 1675 261120 172.511 55.9644 1011.53 1669.3 2909.5 2909.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.001024 512 160 450 17280 0.387008 3.3704 25.6179 29.4174 29.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.001024 512 150 150 18240 0.387072 1.18816 25.6332 27.2505 27.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 6.4e-05 512 220 1000 268800 13.3411 6.62714 143.542 206.336 370.034 370.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1530 3.2e-05 512 230 250 537600 28.3326 13.1492 75.6907 412.328 529.713 529.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 6.4e-05 2048 240 825 222720 57.1948 28.3754 409.023 835.057 1329.81 1329.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 360 0.001024 2048 110 1250 2880 2.74419 1.36317 7.61251 91.2179 103.037 103.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1690 6.4e-05 512 330 300 268800 13.3424 6.63174 45.9352 206.33 272.43 272.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 650 0.001024 1024 110 2450 14592 0.769728 0.848128 59.8309 26.0643 87.5973 87.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 0.000512 512 60 550 37376 0.866432 16.5866 26.319 43.8175 43.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 420 3.2e-05 2048 115 1675 258048 173.569 55.9335 1439.7 1670.05 3339.44 3339.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.001024 512 160 450 17408 0.386752 4.83955 25.6311 30.9008 30.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.001024 512 150 150 18304 0.387072 1.71734 25.5997 27.7472 27.8032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 6.4e-05 512 220 1000 274432 13.3727 6.71734 209.487 208.962 438.72 438.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1530 3.2e-05 512 230 250 557056 27.7443 13.3284 111.696 417.674 570.656 570.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 6.4e-05 2048 240 825 223232 57.0924 28.2668 589.564 835.326 1510.4 1510.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 360 0.001024 2048 110 1250 3072 2.69392 1.34349 11.389 89.2452 104.768 104.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1690 6.4e-05 512 330 300 270336 13.6198 6.70976 65.5097 208.96 294.979 295.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 650 0.001024 1024 110 2450 14336 0.76928 0.845664 40.3982 25.9166 68.0134 68.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 0.000512 512 60 550 37120 0.862208 11.4058 26.2528 38.5638 38.6218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 420 3.2e-05 2048 115 1675 253952 174.824 55.9129 1002.19 1671.74 2904.85 2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.001024 512 160 450 17152 0.38464 3.29546 25.5493 29.2734 29.3285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.001024 512 150 150 18176 0.38704 1.2767 25.6055 27.3112 27.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 6.4e-05 512 220 1000 270336 13.6532 6.71139 146.469 209.193 376.208 376.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1530 3.2e-05 512 230 250 557056 27.7683 13.3264 79.3352 418.038 538.678 538.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 6.4e-05 2048 240 825 221184 57.3945 28.3031 414.327 836.825 1337 1337.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 360 0.001024 2048 110 1250 2048 2.67446 1.3144 6.0015 88.2653 98.3568 98.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1690 6.4e-05 512 330 300 270336 13.6439 6.71104 46.4694 209.192 276.197 276.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 650 0.001024 1024 110 2464 15040 0.770048 0.852896 44.0774 26.3036 72.0938 72.1767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1140 0.000512 512 60 544 37472 0.8672 11.623 26.3322 38.8672 38.9251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 420 3.2e-05 2048 115 1696 264192 173.731 56.0428 1903.7 1676.77 3810.44 3810.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 0.001024 512 160 448 17536 0.38912 3.27942 25.6601 29.371 29.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 0.001024 512 150 160 18400 0.387072 1.28058 25.6557 27.3661 27.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 6.4e-05 512 220 992 276480 13.345 6.71466 151.353 209.763 381.362 381.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1530 3.2e-05 512 230 256 557056 28.1389 13.3566 151.895 419.335 612.942 613.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 6.4e-05 2048 240 832 221184 57.9998 28.3395 782.438 839.099 1708.04 1708.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 360 0.001024 2048 110 1248 3712 2.72045 1.37821 9.48643 91.3642 105.047 105.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1690 6.4e-05 512 330 288 271360 13.6652 6.716 56.2634 209.764 286.598 286.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 650 0.001024 1024 110 2464 14976 0.775456 0.8544 28.9948 26.3248 57.0312 57.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1140 0.000512 512 60 544 37440 0.86592 7.68819 26.3079 34.9095 34.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 420 3.2e-05 2048 115 1696 264192 173.982 56.1656 1945.82 1675.39 3851.55 3851.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 0.001024 512 160 448 17472 0.386496 2.18019 25.6251 28.2345 28.2952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1630 0.001024 512 150 160 18368 0.386816 2.40461 25.6459 28.4823 28.5368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 6.4e-05 512 220 992 274432 13.395 6.70656 97.7669 208.921 326.985 327.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1530 3.2e-05 512 230 256 552960 28.2845 13.3227 150.709 417.635 610.167 610.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 880 6.4e-05 2048 240 832 221184 58.1066 28.3218 790.216 837.857 1714.66 1714.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 360 0.001024 2048 110 1248 3584 2.73043 1.37626 15.4698 92.7146 112.391 112.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1690 6.4e-05 512 330 288 270336 13.6971 6.70496 82.5666 208.921 312.084 312.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 650 0.001024 1024 110 2464 15040 0.771712 0.858752 45.4509 26.2965 73.4616 73.5384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 0.000512 512 60 544 37480 0.865184 11.991 26.3444 39.2458 39.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 420 3.2e-05 2048 115 1696 263680 173.359 56.2564 1113.49 1676.9 3020.2 3020.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.001024 512 160 448 17520 0.38752 3.4304 25.6534 29.5144 29.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.001024 512 150 160 18400 0.3896 1.30634 25.6615 27.4018 27.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 6.4e-05 512 220 992 276480 13.4017 6.72768 155.496 209.795 385.605 385.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1530 3.2e-05 512 230 256 558080 27.9824 13.3837 95.3093 419.385 556.271 556.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 6.4e-05 2048 240 832 221440 58.1097 28.3442 812.242 838.585 1737.45 1737.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 360 0.001024 2048 110 1248 3680 2.71648 1.36339 9.75446 91.1136 105.045 105.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1690 6.4e-05 512 330 288 271360 13.7194 6.72515 47.3518 209.801 277.779 277.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 650 0.001024 1024 110 2464 14880 0.7664 0.854016 30.0773 26.2139 57.9932 58.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 0.000512 512 60 544 37440 0.869696 8.00563 26.3193 35.2404 35.2981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 420 3.2e-05 2048 115 1696 263680 173.659 56.064 1894.7 1675.36 3799.97 3800.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 0.001024 512 160 448 17440 0.387072 2.22218 25.6164 28.2685 28.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 0.001024 512 150 160 18320 0.386912 0.85792 25.6206 26.9066 26.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 6.4e-05 512 220 992 276480 13.3571 6.72902 100.99 209.611 330.872 331.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1530 3.2e-05 512 230 256 558080 27.9177 13.3662 69.5723 418.999 530.07 530.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 6.4e-05 2048 240 832 221440 58.0137 28.361 795.609 837.862 1720 1720.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 360 0.001024 2048 110 1248 3520 2.70493 1.35542 6.21315 91.0455 101.417 101.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1690 6.4e-05 512 330 288 271360 13.6867 6.724 45.9579 209.612 276.162 276.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 650 0.001024 1024 110 2464 14976 0.770304 0.853728 50.1781 26.214 78.1002 78.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 0.000512 512 60 544 37440 0.864256 13.2547 26.2948 40.46 40.5166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 420 3.2e-05 2048 115 1696 262656 172.88 56.0097 1198.05 1672.39 3099.53 3099.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.001024 512 160 448 17520 0.387424 3.82672 25.643 29.9001 29.9563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.001024 512 150 160 18384 0.388832 1.47859 25.6468 27.5568 27.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 6.4e-05 512 220 992 276480 13.3143 6.7225 168.434 209.383 398.051 398.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1530 3.2e-05 512 230 256 556032 27.9601 13.359 91.9955 418.248 551.775 551.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 6.4e-05 2048 240 832 220416 57.8544 28.3093 480.74 836.338 1403.41 1403.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 360 0.001024 2048 110 1248 3648 2.72045 1.36394 10.2865 90.89 105.361 105.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1690 6.4e-05 512 330 288 270336 13.7103 6.71744 51.5957 209.235 281.442 281.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 650 0.001024 1024 110 2464 14976 0.768256 0.853472 31.7891 26.2985 59.7937 59.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 0.000512 512 60 544 37344 0.860864 8.41728 26.2863 35.6106 35.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 420 3.2e-05 2048 115 1696 261120 172.867 55.9196 765.433 1673.97 2668.39 2668.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.001024 512 160 448 17472 0.385056 2.47965 25.6592 28.5676 28.6249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.001024 512 150 160 18336 0.388576 0.986784 25.6596 27.0772 27.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 6.4e-05 512 220 992 273408 13.3309 6.68058 108.279 208.41 336.898 337.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1530 3.2e-05 512 230 256 552960 27.7613 13.28 75.8788 416.584 533.712 533.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 6.4e-05 2048 240 832 219648 57.9439 28.2869 859.487 837.201 1783.09 1783.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 360 0.001024 2048 110 1248 3456 2.7055 1.35651 6.67587 92.0573 102.892 102.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1690 6.4e-05 512 330 288 267264 13.7367 6.68067 33.2842 208.413 262.294 262.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 650 0.001024 1024 110 2464 14896 0.767456 0.852864 47.0716 26.2036 74.9764 75.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 0.000512 512 60 544 37464 0.867616 12.5808 26.3205 39.8169 39.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 420 3.2e-05 2048 115 1696 263424 173.024 56.109 1188.89 1672.63 3090.84 3090.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.001024 512 160 448 17528 0.389376 3.66758 25.6567 29.7553 29.8102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.001024 512 150 160 18368 0.387072 1.41312 25.6367 27.4788 27.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 6.4e-05 512 220 992 275968 13.4056 6.73094 165.472 209.261 395.058 395.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1530 3.2e-05 512 230 256 555520 28.0746 13.3839 91.0563 418.316 551.04 551.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 6.4e-05 2048 240 832 220416 58.0389 28.3313 471.178 836.477 1394.19 1394.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 360 0.001024 2048 110 1248 3584 2.7184 1.36019 10.2785 91.6294 106.084 106.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1690 6.4e-05 512 330 288 270592 13.7137 6.72915 50.9582 209.263 280.85 280.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 650 0.001024 1024 110 2464 14784 0.763904 0.84992 30.7369 26.1494 58.5853 58.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 0.000512 512 60 544 37408 0.866304 8.25126 26.3434 35.5065 35.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 420 3.2e-05 2048 115 1696 261632 173.102 56.0659 765.144 1674 2668.51 2668.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.001024 512 160 448 17472 0.388992 2.39821 25.6662 28.4969 28.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.001024 512 150 160 18256 0.388928 0.909312 25.6133 26.9539 27.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 6.4e-05 512 220 992 275968 13.3574 6.72118 106.778 209.449 336.497 336.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1530 3.2e-05 512 230 256 551936 28.3083 13.3652 59.102 418.654 519.649 519.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 6.4e-05 2048 240 832 220416 57.8706 28.4183 308.072 837.246 1231.77 1231.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 360 0.001024 2048 110 1248 3584 2.70877 1.35965 7.07664 90.3604 101.605 101.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1690 6.4e-05 512 330 288 268800 13.808 6.71987 32.963 209.449 263.13 263.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 650 0.001024 1024 110 2464 14448 0.769824 0.847552 25.4853 26.0757 53.2594 53.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 0.000512 512 60 544 37296 0.864032 6.96938 26.3062 34.1849 34.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 420 3.2e-05 2048 115 1696 263424 172.847 56.0783 637.25 1674.35 2540.72 2540.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.001024 512 160 448 17304 0.383776 1.99046 25.5925 28.0118 28.0631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.001024 512 150 160 18144 0.386336 0.759808 25.5764 26.7643 26.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 6.4e-05 512 220 992 274176 13.4947 6.72912 87.4444 209.511 317.367 317.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1530 3.2e-05 512 230 256 548352 28.641 13.3779 64.2872 418.738 525.257 525.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 6.4e-05 2048 240 832 220416 58.1951 28.3525 827.189 837.489 1751.39 1751.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 360 0.001024 2048 110 1248 2688 2.70362 1.33469 4.84403 89.7846 98.764 98.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1690 6.4e-05 512 330 288 268800 13.8741 6.72973 27.5331 209.511 257.838 257.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 650 0.001024 1024 110 2464 14976 0.774144 0.856416 46.9028 26.3476 74.966 75.0469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 0.000512 512 60 544 37440 0.865568 13.0832 26.331 40.3263 40.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 420 3.2e-05 2048 115 1696 264192 172.843 56.0235 1214.34 1676.62 3120.02 3120.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.001024 512 160 448 17472 0.387072 3.77302 25.6345 29.8379 29.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.001024 512 150 160 18368 0.387072 1.47539 25.6518 27.5572 27.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 6.4e-05 512 220 992 274432 13.3732 6.7072 162.193 209.077 391.547 391.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1530 3.2e-05 512 230 256 552960 28.0492 13.3282 92.2191 417.94 551.748 551.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 6.4e-05 2048 240 832 221184 57.7826 28.2993 481.305 838.477 1406.02 1406.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 360 0.001024 2048 110 1248 3584 2.72896 1.37363 10.6905 91.051 105.943 106.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1690 6.4e-05 512 330 288 270336 13.6203 6.7113 51.9153 209.086 281.519 281.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 650 0.001024 1024 110 2464 14592 0.770048 0.847456 30.2124 26.0898 58.0037 58.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 0.000512 512 60 544 37376 0.865344 8.87616 26.3339 36.1204 36.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 420 3.2e-05 2048 115 1696 262144 172.515 56.0087 815.235 1671.68 2715.63 2715.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.001024 512 160 448 17408 0.386464 2.54803 25.641 28.6178 28.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.001024 512 150 160 18304 0.386912 1.02477 25.6569 27.1123 27.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 6.4e-05 512 220 992 274432 13.3891 6.70752 107.069 209.164 336.517 336.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1530 3.2e-05 512 230 256 548864 28.3889 13.323 62.642 418.231 522.789 522.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 6.4e-05 2048 240 832 219136 57.7793 28.2481 325.558 836.18 1247.92 1248.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 360 0.001024 2048 110 1248 3072 2.69517 1.34144 6.45978 89.4543 100.051 100.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1690 6.4e-05 512 330 288 270336 13.6214 6.7072 35.6195 209.164 265.29 265.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 650 0.001024 1024 110 2464 14592 0.76864 0.851008 25.3452 26.1707 53.2165 53.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 0.000512 512 60 544 37248 0.862208 7.43491 26.2851 34.6269 34.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 420 3.2e-05 2048 115 1696 258048 172.518 55.6524 667.396 1665.95 2561.7 2561.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.001024 512 160 448 17280 0.385024 2.12173 25.5893 28.139 28.1969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.001024 512 150 160 18240 0.38912 0.831488 25.6556 26.9178 26.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 6.4e-05 512 220 992 270336 13.2447 6.61709 87.9627 206.41 314.422 314.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1530 3.2e-05 512 230 256 540672 28.0802 13.1247 51.5626 413.046 506.023 506.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 6.4e-05 2048 240 832 218112 57.8337 28.1987 637.676 833.358 1557.23 1557.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 360 0.001024 2048 110 1248 3072 2.73194 1.36454 5.92141 91.092 101.211 101.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1690 6.4e-05 512 330 288 264192 13.5871 6.71651 29.2493 206.411 256.143 256.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 650 0.001024 1024 110 2464 14976 0.776192 0.856064 68.1134 26.338 96.167 96.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 0.000512 512 60 544 37440 0.86432 18.1479 26.3385 45.3947 45.4533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 420 3.2e-05 2048 115 1696 262656 173.257 56.363 1702.86 1676.36 3609.02 3609.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.001024 512 160 448 17496 0.386464 5.4313 25.6576 31.5199 31.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.001024 512 150 160 18360 0.386752 2.06294 25.6613 28.1541 28.2094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 6.4e-05 512 220 992 274176 13.4097 6.71555 236.333 208.95 465.593 465.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1530 3.2e-05 512 230 256 552960 28.0582 13.3473 129.711 417.687 589.012 589.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 6.4e-05 2048 240 832 221184 57.9421 28.3464 678.168 838.327 1602.94 1603.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 360 0.001024 2048 110 1248 3456 2.72234 1.35782 14.2551 90.2391 108.673 108.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1690 6.4e-05 512 330 288 269568 13.6853 6.71578 72.7174 208.947 302.248 302.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 650 0.001024 1024 110 2464 14688 0.768672 0.855456 43.4626 26.2162 71.3893 71.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 0.000512 512 60 544 37296 0.861664 11.6806 26.2672 38.8547 38.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 420 3.2e-05 2048 115 1696 258048 173.32 55.9288 1053.49 1668.96 2951.89 2952.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.001024 512 160 448 17424 0.387712 3.54102 25.6455 29.6187 29.6755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.001024 512 150 160 18288 0.386048 1.4 25.6471 27.4775 27.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 6.4e-05 512 220 992 271872 13.3112 6.65411 152.595 207.288 380.034 380.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1530 3.2e-05 512 230 256 543744 28.161 13.2025 83.0243 414.298 538.896 539.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 6.4e-05 2048 240 832 218880 57.8136 28.4262 422.601 834.755 1343.76 1343.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 360 0.001024 2048 110 1248 2880 2.70979 1.33898 8.07926 89.3979 101.625 101.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1690 6.4e-05 512 330 288 267264 13.5527 6.65856 46.935 207.287 274.62 274.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 650 0.001024 1024 110 2464 14256 0.767328 0.844032 35.8592 25.9265 63.4803 63.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 0.000512 512 60 544 37152 0.861664 9.93933 26.215 37.0634 37.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 420 3.2e-05 2048 115 1696 255744 174.264 55.9662 861.153 1668.9 2760.48 2760.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.001024 512 160 448 17280 0.386784 2.90202 25.5974 28.9287 28.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.001024 512 150 160 18144 0.387072 1.1817 25.5979 27.2077 27.2652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 6.4e-05 512 220 992 269568 13.7137 6.71802 125.301 208.851 354.772 354.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1530 3.2e-05 512 230 256 552960 28.0716 13.353 69.8718 417.377 528.882 529.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 6.4e-05 2048 240 832 217728 58.1968 28.3197 347.996 834.839 1269.51 1269.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 360 0.001024 2048 110 1248 2592 2.73578 1.34707 6.26022 90.6374 101.079 101.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1690 6.4e-05 512 330 288 269568 13.7049 6.71709 39.3896 208.849 268.844 268.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 650 0.001024 1024 110 2464 14880 0.76592 0.855488 64.3237 26.2127 92.2416 92.3178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 0.000512 512 60 544 37440 0.864768 17.2478 26.3227 44.4793 44.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 420 3.2e-05 2048 115 1696 263680 172.645 56.1764 1586.28 1675.4 3490.69 3490.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.001024 512 160 448 17440 0.387072 5.19424 25.613 31.2379 31.2927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.001024 512 150 160 18320 0.386272 1.97136 25.6246 28.0228 28.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 6.4e-05 512 220 992 276480 13.3579 6.72544 224.367 209.611 454.246 454.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1530 3.2e-05 512 230 256 558080 27.8506 13.3715 123.249 419.01 583.695 583.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 6.4e-05 2048 240 832 221440 57.7107 28.3471 630.162 837.889 1554.27 1554.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 360 0.001024 2048 110 1248 3520 2.70262 1.34963 13.4589 90.0364 107.645 107.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1690 6.4e-05 512 330 288 271360 13.6782 6.72118 69.027 209.613 299.227 299.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 650 0.001024 1024 110 2464 14720 0.763904 0.851968 44.4108 26.1092 72.219 72.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 0.000512 512 60 544 37280 0.864256 11.9276 26.2655 39.1041 39.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 420 3.2e-05 2048 115 1696 261120 173.154 56.062 1061.85 1675.61 2966.86 2967.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.001024 512 160 448 17280 0.385024 3.39242 25.5584 29.3789 29.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.001024 512 150 160 18240 0.387072 1.32915 25.6204 27.3811 27.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 6.4e-05 512 220 992 276480 13.3415 6.71414 150.056 209.664 379.962 380.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1530 3.2e-05 512 230 256 552960 28.2352 13.3539 81.9178 419.052 542.766 542.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 6.4e-05 2048 240 832 220160 57.8022 28.3238 423.936 838.506 1348.73 1348.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 360 0.001024 2048 110 1248 3200 2.71642 1.36032 8.87978 90.2478 103.304 103.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1690 6.4e-05 512 330 288 271360 13.666 6.71334 46.4671 209.667 276.703 276.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 650 0.001024 1024 110 2464 14400 0.766112 0.851968 35.1884 26.2385 63.1278 63.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 0.000512 512 60 544 37200 0.864256 9.61946 26.2868 36.8156 36.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 420 3.2e-05 2048 115 1696 261120 172.478 55.9313 886.429 1670.39 2785.43 2785.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.001024 512 160 448 17280 0.387072 2.83427 25.6226 28.8872 28.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.001024 512 150 160 18000 0.383936 1.12845 25.5264 27.0835 27.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 6.4e-05 512 220 992 268800 13.3323 6.62362 123.363 206.468 349.967 350.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1530 3.2e-05 512 230 256 537600 28.3107 13.1435 67.4085 412.596 521.674 521.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 6.4e-05 2048 240 832 218880 57.8523 28.2949 353.08 835.609 1274.99 1275.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 360 0.001024 2048 110 1248 2880 2.74662 1.35987 6.85043 90.196 101.251 101.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1690 6.4e-05 512 330 288 261120 13.8242 6.6304 37.6504 206.467 264.755 264.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 650 0.001024 1024 110 2464 14976 0.769376 0.8536 58.6399 26.3002 86.6476 86.7287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 0.000512 512 60 544 37344 0.86096 15.6282 26.2861 42.8214 42.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 420 3.2e-05 2048 115 1696 261120 172.764 55.9844 1496.31 1673.98 3399.22 3399.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.001024 512 160 448 17472 0.386752 4.74208 25.6608 30.8319 30.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.001024 512 150 160 18336 0.38912 1.87446 25.6539 27.9614 28.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 6.4e-05 512 220 992 273408 13.3223 6.68285 210.36 209.47 440.021 440.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1530 3.2e-05 512 230 256 552960 27.7242 13.2773 116.182 416.591 573.992 574.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 6.4e-05 2048 240 832 219648 57.7769 28.2767 595.008 837.203 1518.43 1518.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 360 0.001024 2048 110 1248 3456 2.70589 1.35216 12.5195 89.9956 106.675 106.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1690 6.4e-05 512 330 288 267264 13.7333 6.68189 64.0796 208.411 293.089 293.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 650 0.001024 1024 110 2464 14592 0.770048 0.848768 40.0625 26.1729 67.9373 68.0141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 0.000512 512 60 544 37248 0.86384 10.9168 26.2852 38.1102 38.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 420 3.2e-05 2048 115 1696 258048 172.493 55.8895 958.989 1666.13 2853.7 2853.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.001024 512 160 448 17280 0.3856 3.11706 25.5898 29.138 29.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.001024 512 150 160 18240 0.387072 1.16678 25.6549 27.2511 27.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 6.4e-05 512 220 992 270336 13.2429 6.61952 136.298 206.559 362.901 363.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1530 3.2e-05 512 230 256 540672 28.0746 13.126 74.325 412.564 528.304 528.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 6.4e-05 2048 240 832 218112 57.7007 28.1803 383.839 833.427 1303.31 1303.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 360 0.001024 2048 110 1248 3072 2.73206 1.36192 8.07456 89.9176 102.184 102.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1690 6.4e-05 512 330 288 264192 13.5751 6.61651 42.0225 206.435 268.838 268.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 650 0.001024 1024 110 2464 14400 0.765376 0.847264 35.1296 26.0438 62.8711 62.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 0.000512 512 60 544 37152 0.864256 9.85654 26.2873 37.0516 37.1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 420 3.2e-05 2048 115 1696 248832 173.508 55.5376 808.227 1658.16 2695.63 2695.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.001024 512 160 448 17280 0.390144 2.69312 25.5564 28.6834 28.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.001024 512 150 160 18144 0.386464 1.06906 25.6553 27.1556 27.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 6.4e-05 512 220 992 267264 13.1449 6.57162 116.591 204.437 340.931 341.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1530 3.2e-05 512 230 256 534528 27.9217 13.0303 63.8213 408.505 513.493 513.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 6.4e-05 2048 240 832 216576 57.4607 28.0041 332.915 829.556 1248.1 1248.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 360 0.001024 2048 110 1248 2304 2.67267 1.31482 5.65366 87.82 97.5598 97.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1690 6.4e-05 512 330 288 258048 13.6763 6.57245 35.5511 204.434 260.419 260.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 650 0.001024 1024 110 2464 15000 0.774432 0.857792 61.6954 26.3011 89.7124 89.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 0.000512 512 60 544 37400 0.864128 16.3881 26.3081 43.604 43.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 420 3.2e-05 2048 115 1696 262400 173.192 56.1333 1480.33 1673.82 3383.66 3383.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.001024 512 160 448 17400 0.385024 4.73907 25.6007 30.7665 30.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.001024 512 150 160 18300 0.38544 1.83334 25.6233 27.8874 27.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 6.4e-05 512 220 992 272000 13.4914 6.70723 206.283 208.348 435.025 435.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1530 3.2e-05 512 230 256 550400 28.0581 13.3263 113.715 416.466 571.783 571.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 6.4e-05 2048 240 832 220800 58.0032 28.4593 588.809 837.13 1512.56 1512.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 360 0.001024 2048 110 1248 3200 2.72768 1.35242 11.9469 90.016 106.141 106.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1690 6.4e-05 512 330 288 268800 13.6688 6.70515 63.8228 208.356 292.741 292.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 650 0.001024 1024 110 2464 14800 0.771424 0.851968 42.0347 26.159 69.9019 69.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 0.000512 512 60 544 37200 0.862208 11.2271 26.2386 38.3766 38.4327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 420 3.2e-05 2048 115 1696 256000 173.453 55.9145 1001.61 1665.55 2896.72 2896.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.001024 512 160 448 17200 0.38512 3.24813 25.5307 29.2076 29.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.001024 512 150 160 18200 0.387072 1.25888 25.6228 27.3128 27.3702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 6.4e-05 512 220 992 268800 13.3726 6.63197 142.621 206.269 369.081 369.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1530 3.2e-05 512 230 256 537600 28.3807 13.1599 77.7783 412.79 532.323 532.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 6.4e-05 2048 240 832 217600 58.0251 28.2475 402.887 833.092 1322.41 1322.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 360 0.001024 2048 110 1248 3200 2.73709 1.35933 8.62096 89.9287 102.746 102.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1690 6.4e-05 512 330 288 262400 13.7498 6.62938 43.7037 206.272 270.538 270.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 650 0.001024 1024 110 2464 14400 0.781536 0.859328 35.8502 26.3176 63.8924 63.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 0.000512 512 60 544 37200 0.865536 9.8327 26.3268 37.0688 37.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 420 3.2e-05 2048 115 1696 259200 174.321 56.3282 845.254 1675.7 2751.79 2751.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.001024 512 160 448 17100 0.385024 2.68586 25.5425 28.6565 28.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.001024 512 150 160 18000 0.383936 1.1224 25.5672 27.1164 27.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 6.4e-05 512 220 992 268800 13.3792 6.63965 118.825 206.504 345.535 345.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1530 3.2e-05 512 230 256 537600 28.3906 13.1764 64.8038 412.636 519.215 519.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 6.4e-05 2048 240 832 220800 57.9922 28.3935 341.373 838.872 1266.79 1266.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 360 0.001024 2048 110 1248 2400 2.78826 1.36342 5.92966 90.5829 100.759 100.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1690 6.4e-05 512 330 288 259200 13.9658 6.63971 36.1106 206.503 263.406 263.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 650 0.001024 1024 110 2464 14784 0.768544 0.848928 57.4369 26.1571 85.2948 85.3728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 0.000512 512 60 544 37408 0.86576 15.5042 26.3426 42.7589 42.8162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 420 3.2e-05 2048 115 1696 261632 172.947 56.0292 1431.19 1674.33 3334.7 3334.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.001024 512 160 448 17472 0.388032 4.63488 25.6678 30.7344 30.7915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.001024 512 150 160 18256 0.387328 1.71213 25.6071 27.7514 27.8077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 6.4e-05 512 220 992 275968 13.3472 6.72563 202.657 209.493 432.405 432.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1530 3.2e-05 512 230 256 551936 28.2724 13.3586 110.479 418.741 571.064 571.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 6.4e-05 2048 240 832 220416 57.8339 28.3116 569.435 837.407 1493.15 1493.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 360 0.001024 2048 110 1248 3584 2.70829 1.35786 12.6396 90.2217 107.029 107.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1690 6.4e-05 512 330 288 268800 13.8223 6.72157 61.9353 209.492 292.153 292.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 650 0.001024 1024 110 2464 14784 0.766656 0.849984 41.1872 26.2807 69.1686 69.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 0.000512 512 60 544 37184 0.860768 10.9609 26.2435 38.1126 38.1673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 420 3.2e-05 2048 115 1696 258048 173.764 56.0107 985.615 1673.04 2888.62 2888.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.001024 512 160 448 17248 0.388512 3.10886 25.576 29.1164 29.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.001024 512 150 160 18144 0.383776 1.1751 25.598 27.2007 27.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 6.4e-05 512 220 992 272384 13.2052 6.64477 140.053 206.964 367.052 367.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1530 3.2e-05 512 230 256 544768 27.9414 13.1683 76.3953 414.053 531.769 531.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 6.4e-05 2048 240 832 218624 57.9594 28.276 395.424 836.898 1318.72 1318.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 360 0.001024 2048 110 1248 2688 2.7033 1.33939 7.19104 89.2828 100.614 100.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1690 6.4e-05 512 330 288 265216 13.6272 6.63536 42.9549 206.965 270.364 270.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 650 0.001024 1024 110 2464 14112 0.763904 0.840096 33.8282 25.849 61.3611 61.4402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 0.000512 512 60 544 36960 0.860832 9.34605 26.1862 36.4412 36.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 420 3.2e-05 2048 115 1696 258048 174.178 56.2612 813.417 1674.61 2718.66 2718.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.001024 512 160 448 17136 0.385216 2.63632 25.5902 28.6544 28.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.001024 512 150 160 17808 0.381056 0.960512 25.4651 26.8502 26.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 6.4e-05 512 220 992 268800 13.8396 6.72416 114.775 209.602 345.121 345.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1530 3.2e-05 512 230 256 537600 29.4627 13.3632 62.7843 418.804 524.627 524.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 6.4e-05 2048 240 832 220416 57.811 28.3213 329.918 837.843 1254.06 1254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 360 0.001024 2048 110 1248 2688 2.71741 1.34349 6.47776 89.6597 100.297 100.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1690 6.4e-05 512 330 288 268800 13.8348 6.71891 35.9195 209.601 266.26 266.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 650 0.001024 1024 110 2464 14640 0.769568 0.848704 58.6023 26.075 86.3806 86.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 0.000512 512 60 544 37320 0.862304 15.8089 26.286 43.0019 43.0616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 420 3.2e-05 2048 115 1696 261120 172.782 56.2245 1401.21 1670.07 3300.48 3300.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.001024 512 160 448 17400 0.38528 4.50266 25.6267 30.5567 30.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.001024 512 150 160 18240 0.386112 1.7792 25.6045 27.8117 27.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 6.4e-05 512 220 992 272640 13.4989 6.72774 194.265 209.255 423.933 424.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1530 3.2e-05 512 230 256 552960 28.0568 13.3559 107.724 417.668 567.016 567.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 6.4e-05 2048 240 832 218880 58.0028 28.3122 554.829 835.285 1476.59 1476.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 360 0.001024 2048 110 1248 3360 2.71875 1.35251 12.2733 90.928 107.374 107.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1690 6.4e-05 512 330 288 268800 13.7787 6.71744 60.4051 208.963 290.049 290.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 650 0.001024 1024 110 2464 14400 0.767872 0.850016 40.5631 26.2129 68.4773 68.5527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 0.000512 512 60 544 37200 0.863904 11.1151 26.2679 38.2948 38.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 420 3.2e-05 2048 115 1696 261120 172.518 55.9343 1007.15 1669.1 2904.9 2905.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.001024 512 160 448 17280 0.386336 3.09658 25.6139 29.1401 29.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.001024 512 150 160 18000 0.383616 1.24925 25.5119 27.1887 27.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 6.4e-05 512 220 992 268800 13.3387 6.62934 138.976 206.292 365.42 365.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1530 3.2e-05 512 230 256 537600 28.3251 13.1482 75.9376 412.243 529.861 530.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 6.4e-05 2048 240 832 218880 57.8604 28.3498 400.104 834.878 1321.35 1321.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 360 0.001024 2048 110 1248 2880 2.74496 1.35789 7.82458 90.1517 102.178 102.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1690 6.4e-05 512 330 288 261120 13.8218 6.62637 42.1527 206.287 269.073 269.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 650 0.001024 1024 110 2464 13680 0.765664 0.840224 32.8013 25.7586 60.2509 60.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 0.000512 512 60 544 37080 0.861728 9.4192 26.2877 36.6139 36.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 420 3.2e-05 2048 115 1696 253440 175.106 56.071 806.681 1670.89 2708.95 2709.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.001024 512 160 448 16920 0.382848 2.57222 25.4662 28.4629 28.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.001024 512 150 160 18000 0.387328 1.0513 25.6095 27.0915 27.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 6.4e-05 512 220 992 264960 13.9693 6.71949 114.09 209.141 344.101 344.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1530 3.2e-05 512 230 256 552960 28.0841 13.3532 65.2242 417.865 524.737 524.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 6.4e-05 2048 240 832 218880 58.0039 28.327 330.916 836.013 1253.42 1253.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 360 0.001024 2048 110 1248 2880 2.71466 1.34144 6.9032 89.3168 100.377 100.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1690 6.4e-05 512 330 288 264960 13.9744 6.72307 35.908 209.149 265.936 266.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 650 0.001024 1024 110 2464 14592 0.765952 0.84784 56.2125 26.0679 83.9795 84.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 0.000512 512 60 544 37376 0.862368 15.2758 26.3185 42.5042 42.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 420 3.2e-05 2048 115 1696 262144 172.471 55.9048 1417.38 1670.28 3316.23 3316.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.001024 512 160 448 17408 0.386464 4.34381 25.6255 30.3974 30.4538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.001024 512 150 160 18304 0.386144 1.70909 25.6475 27.785 27.8423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 6.4e-05 512 220 992 274432 13.3865 6.70928 199.037 208.996 428.309 428.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1530 3.2e-05 512 230 256 548864 28.3751 13.3284 108.388 417.723 568.026 568.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 6.4e-05 2048 240 832 219136 57.7636 28.3426 560.818 835.402 1482.49 1482.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 360 0.001024 2048 110 1248 3072 2.69146 1.3376 10.8279 89.264 104.221 104.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1690 6.4e-05 512 330 288 270336 13.6239 6.70861 61.4667 208.99 290.977 291.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 650 0.001024 1024 110 2464 14336 0.763264 0.84384 40.9346 25.9136 68.5385 68.6162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 0.000512 512 60 544 37120 0.865504 11.262 26.2417 38.4133 38.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 420 3.2e-05 2048 115 1696 262144 172.531 55.9067 961.708 1671.81 2862.14 2862.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.001024 512 160 448 17152 0.381728 2.94707 25.5479 28.9177 28.9734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.001024 512 150 160 18176 0.385664 1.27718 25.6557 27.3614 27.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 6.4e-05 512 220 992 270336 13.6396 6.70845 133.632 209.231 363.39 363.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1530 3.2e-05 512 230 256 540672 29.0018 13.3228 72.8483 418.11 533.489 533.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 6.4e-05 2048 240 832 217088 58.1227 28.2814 376.779 836.338 1299.68 1299.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 360 0.001024 2048 110 1248 2048 2.6744 1.31312 5.66454 88.2677 98.0185 98.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1690 6.4e-05 512 330 288 270336 13.6497 6.7072 41.8655 210.967 273.371 273.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 650 0.001024 1024 110 2464 13824 0.753952 0.827392 33.2136 25.4003 60.2783 60.3562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 0.000512 512 60 544 36864 0.857024 9.5183 26.1555 36.5756 36.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 420 3.2e-05 2048 115 1696 245760 173.15 55.0953 814.929 1650.16 2693.52 2693.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.001024 512 160 448 16896 0.379904 2.70342 25.4637 28.5924 28.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.001024 512 150 160 18048 0.386432 1.1401 25.657 27.2265 27.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 6.4e-05 512 220 992 270336 13.2395 6.61914 120.232 206.555 346.833 346.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1530 3.2e-05 512 230 256 540672 28.1252 13.1259 65.586 412.692 519.744 519.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 6.4e-05 2048 240 832 215040 57.4076 27.9499 337.683 825.674 1248.87 1249.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 360 0.001024 2048 110 1248 1536 2.71187 1.31901 4.90054 87.7314 96.7642 96.8561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1690 6.4e-05 512 330 288 258048 13.9537 6.62147 36.2037 206.558 263.526 263.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 650 0.001024 1024 110 2480 14976 0.768 0.851744 45.4859 26.3072 73.4965 73.5745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1140 0.000512 512 60 560 37440 0.864768 12.2778 26.3429 39.5323 39.5906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 420 3.2e-05 2048 115 1680 259072 175.103 56.0108 1907.03 1676.91 3815.25 3815.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 0.001024 512 160 440 17568 0.38672 3.34029 25.6519 29.4221 29.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 0.001024 512 150 160 18400 0.386528 1.31856 25.6567 27.4045 27.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 6.4e-05 512 220 1000 274432 13.4684 6.71539 154.981 209.867 385.219 385.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1530 3.2e-05 512 230 240 544768 29.0776 13.3544 150.465 419.372 612.488 612.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 6.4e-05 2048 240 840 221696 57.8014 28.3223 813.445 838.586 1738.33 1738.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 360 0.001024 2048 110 1240 3456 2.72854 1.36806 9.11296 92.0106 105.316 105.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1690 6.4e-05 512 330 320 276480 13.3509 6.71939 60.8084 209.787 290.861 291.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 650 0.001024 1024 110 2480 14976 0.772576 0.85472 30.4258 26.3453 58.4812 58.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1140 0.000512 512 60 560 37376 0.867648 8.20147 26.3147 35.4314 35.4867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 420 3.2e-05 2048 115 1680 258048 175.716 56.0816 1942.13 1676.63 3850.74 3850.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 0.001024 512 160 440 17536 0.385632 2.18512 25.6539 28.2689 28.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1630 0.001024 512 150 160 18368 0.388416 2.45744 25.6528 28.5421 28.5969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 6.4e-05 512 220 1000 272384 13.5087 6.70147 99.2723 209.134 328.806 328.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1530 3.2e-05 512 230 240 540672 29.1869 13.3362 149.132 417.946 609.811 609.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 6.4e-05 2048 240 840 221184 58.049 28.2954 805.239 839.045 1730.79 1730.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 360 0.001024 2048 110 1240 3328 2.73914 1.37405 14.5713 92.3566 111.142 111.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1690 6.4e-05 512 330 320 274432 13.4315 6.7072 89.5284 209.077 318.929 319.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 650 0.001024 1024 110 2480 14960 0.772352 0.858016 50.2863 26.2696 78.269 78.3522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 0.000512 512 60 560 37440 0.86608 13.6298 26.3211 40.8632 40.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 420 3.2e-05 2048 115 1680 258560 174.757 56.1223 1228.25 1675.13 3134.45 3134.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.001024 512 160 440 17560 0.388896 3.89734 25.643 29.9723 30.0285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.001024 512 150 160 18400 0.387456 1.49709 25.6518 27.5781 27.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 6.4e-05 512 220 1000 273920 13.5535 6.73267 175.103 209.572 405.15 405.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1530 3.2e-05 512 230 240 542720 29.1126 13.3857 104.254 418.938 565.906 566.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 6.4e-05 2048 240 840 221440 58.0542 28.3444 917.691 837.717 1841.97 1842.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 360 0.001024 2048 110 1240 3360 2.72941 1.36426 10.084 91.0921 105.371 105.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1690 6.4e-05 512 330 320 276480 13.3851 6.7287 58.0532 209.565 287.922 288.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 650 0.001024 1024 110 2480 14880 0.765504 0.854208 33.5532 26.215 61.4699 61.5481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 0.000512 512 60 560 37360 0.866304 9.0824 26.2958 36.2865 36.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 420 3.2e-05 2048 115 1680 258560 174.914 56.0636 2040.94 1675.45 3947.56 3947.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 0.001024 512 160 440 17520 0.38976 2.50563 25.6488 28.5859 28.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 0.001024 512 150 160 18320 0.38912 0.990816 25.6244 27.0475 27.1021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 6.4e-05 512 220 1000 273920 13.5049 6.72672 113.557 209.623 343.594 343.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1530 3.2e-05 512 230 240 542720 29.0811 13.3767 76.3573 419.014 538.043 538.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 6.4e-05 2048 240 840 221440 57.9229 28.3156 893.834 837.918 1818.15 1818.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 360 0.001024 2048 110 1240 3200 2.71645 1.35763 6.49398 90.9185 101.585 101.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1690 6.4e-05 512 330 320 276480 13.3734 6.72416 53.2879 209.62 283.193 283.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 650 0.001024 1024 110 2480 14640 0.770048 0.847872 27.6378 26.056 55.3992 55.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 0.000512 512 60 560 37320 0.863808 7.6759 26.2997 34.8844 34.9422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 420 3.2e-05 2048 115 1680 253440 175.776 56.0378 1966.54 1668.91 3867.45 3867.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 0.001024 512 160 440 17400 0.3864 2.09142 25.5884 28.1116 28.1664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 0.001024 512 150 160 18240 0.38624 0.811008 25.6008 26.8402 26.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 6.4e-05 512 220 1000 272640 13.5149 6.71754 93.1489 208.812 322.377 322.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1530 3.2e-05 512 230 240 537600 29.3938 13.3469 169.133 417.998 630.084 630.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 6.4e-05 2048 240 840 218880 58.2648 28.3501 904.689 834.697 1826.18 1826.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 360 0.001024 2048 110 1240 2880 2.73952 1.36157 5.07344 91.2528 100.526 100.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1690 6.4e-05 512 330 320 272640 13.5268 6.72093 47.2585 208.896 276.59 276.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 650 0.001024 1024 110 2480 14880 0.763904 0.855488 47.5687 26.2149 75.4853 75.5592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 0.000512 512 60 560 37392 0.866304 12.923 26.3023 40.1353 40.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 420 3.2e-05 2048 115 1680 258048 174.223 56.0026 1129.49 1672.6 3032.51 3032.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.001024 512 160 440 17568 0.387296 3.52666 25.6515 29.6089 29.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.001024 512 150 160 18384 0.388512 1.36534 25.6412 27.4369 27.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 6.4e-05 512 220 1000 273408 13.5095 6.72118 162.183 209.254 391.853 391.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1530 3.2e-05 512 230 240 543744 28.9057 13.355 86.5685 418.78 547.824 547.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 6.4e-05 2048 240 840 221184 57.671 28.2955 467.929 836.502 1390.56 1390.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 360 0.001024 2048 110 1240 3456 2.72547 1.36499 9.72493 90.9315 104.846 104.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1690 6.4e-05 512 330 320 276480 13.3165 6.71949 53.4679 209.249 282.934 283.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 650 0.001024 1024 110 2480 14784 0.767968 0.852096 30.9763 26.3049 58.9844 59.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 0.000512 512 60 560 37344 0.86544 8.49251 26.3178 35.7209 35.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 420 3.2e-05 2048 115 1680 258048 173.878 55.9336 740.813 1674.53 2645.34 2645.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.001024 512 160 440 17472 0.388384 2.34205 25.6355 28.4089 28.4649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.001024 512 150 160 18336 0.3872 0.952352 25.6594 27.0425 27.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 6.4e-05 512 220 1000 270336 13.5028 6.68064 105.109 208.449 333.924 334.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1530 3.2e-05 512 230 240 540672 28.6826 13.2711 56.7837 416.663 515.616 515.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 6.4e-05 2048 240 840 221184 57.8541 28.2714 785.073 837.669 1709.03 1709.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 360 0.001024 2048 110 1240 3072 2.71885 1.35699 6.04326 91.046 101.261 101.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1690 6.4e-05 512 330 320 273408 13.334 6.67853 34.8563 208.454 263.512 263.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 650 0.001024 1024 110 2480 14688 0.765952 0.854016 25.8604 26.2378 53.8012 53.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 0.000512 512 60 560 37296 0.861472 7.12234 26.3203 34.3493 34.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 420 3.2e-05 2048 115 1680 253440 175.638 56.1065 1763.51 1670.2 3665.66 3665.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.001024 512 160 440 17424 0.3872 1.94768 25.6342 28.0124 28.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 0.001024 512 150 160 18288 0.38832 0.796608 25.6512 26.8806 26.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 6.4e-05 512 220 1000 267264 13.5574 6.65699 86.6221 207.431 314.455 314.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1530 3.2e-05 512 230 240 534528 28.8682 13.2055 61.3742 414.599 518.258 518.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 6.4e-05 2048 240 840 218880 58.1004 28.3246 787.346 835.349 1709.29 1709.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 360 0.001024 2048 110 1240 2880 2.70883 1.34563 5.06605 90.2822 99.4997 99.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1690 6.4e-05 512 330 320 271872 13.309 6.66214 29.0107 207.436 256.601 256.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 650 0.001024 1024 110 2480 14896 0.773312 0.851968 63.5509 26.2236 91.4848 91.5619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 0.000512 512 60 560 37408 0.862816 17.2872 26.3336 44.529 44.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 420 3.2e-05 2048 115 1680 258048 174.299 56.1949 1627.02 1674.05 3531.76 3531.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.001024 512 160 440 17528 0.385216 5.29203 25.6475 31.3675 31.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.001024 512 150 160 18368 0.386528 2.08077 25.6485 28.1589 28.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 6.4e-05 512 220 1000 274176 13.488 6.72848 229.725 209.439 459.568 459.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1530 3.2e-05 512 230 240 541184 29.1405 13.3734 122.754 419.024 584.498 584.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 6.4e-05 2048 240 840 220416 58.0092 28.3392 668.951 837.191 1592.65 1592.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 360 0.001024 2048 110 1240 3360 2.72493 1.35373 13.5224 90.0722 107.772 107.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1690 6.4e-05 512 330 320 275968 13.3862 6.73194 76.1369 209.442 305.882 306.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 650 0.001024 1024 110 2480 14784 0.765984 0.84992 40.7565 26.1473 68.6019 68.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 0.000512 512 60 560 37296 0.864512 11.2147 26.2923 38.417 38.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 420 3.2e-05 2048 115 1680 258048 174.039 56.0872 1022.65 1673.99 2926.96 2927.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.001024 512 160 440 17472 0.387072 3.29498 25.6438 29.3688 29.4267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.001024 512 150 160 18256 0.386528 1.28 25.6088 27.3173 27.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 6.4e-05 512 220 1000 272384 13.5732 6.72358 147.464 209.451 377.402 377.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1530 3.2e-05 512 230 240 537600 29.4536 13.3628 78.4719 418.656 540.157 540.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 6.4e-05 2048 240 840 220416 57.8459 28.3116 418.67 837.246 1342.23 1342.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 360 0.001024 2048 110 1240 3136 2.72947 1.36086 8.28643 90.214 102.693 102.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1690 6.4e-05 512 330 320 275968 13.3475 6.72573 49.0158 209.453 278.731 278.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 650 0.001024 1024 110 2480 14448 0.770016 0.84848 34.0151 26.0517 61.7668 61.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 0.000512 512 60 560 37296 0.868928 9.5009 26.3083 36.7242 36.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 420 3.2e-05 2048 115 1680 258048 174.162 56.0805 834.285 1672.58 2737.3 2737.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.001024 512 160 440 17304 0.385824 2.64682 25.5555 28.632 28.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.001024 512 150 160 18144 0.387072 1.09568 25.5565 27.0827 27.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 6.4e-05 512 220 1000 274176 13.496 6.72944 120.991 209.29 350.693 350.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1530 3.2e-05 512 230 240 537600 29.4906 13.3734 64.6641 418.291 526.032 526.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 6.4e-05 2048 240 840 220416 58.0205 28.3365 1182.58 837.203 2106.31 2106.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 360 0.001024 2048 110 1240 2688 2.70592 1.33754 6.55571 89.6741 100.375 100.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1690 6.4e-05 512 330 320 274176 13.4981 6.72406 40.1277 209.35 269.885 270.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 650 0.001024 1024 110 2480 14976 0.77392 0.854016 60.2432 26.3238 88.2808 88.3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 0.000512 512 60 560 37376 0.864416 16.6421 26.2983 43.8509 43.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 420 3.2e-05 2048 115 1680 258048 174.387 56.0109 1508.84 1675.4 3414.83 3414.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.001024 512 160 440 17536 0.387712 4.9879 25.6453 31.0641 31.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.001024 512 150 160 18368 0.388128 1.89882 25.6487 27.977 28.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 6.4e-05 512 220 1000 272384 13.5038 6.7113 211.756 208.925 441.08 441.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1530 3.2e-05 512 230 240 540672 28.9767 13.3263 114.709 417.637 574.863 575.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 6.4e-05 2048 240 840 221184 57.7221 28.2928 620.123 837.869 1544.17 1544.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 360 0.001024 2048 110 1240 3328 2.73747 1.37738 12.4011 90.6728 107.287 107.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1690 6.4e-05 512 330 320 274432 13.361 6.70499 70.9485 208.921 300.124 300.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 650 0.001024 1024 110 2480 14592 0.767904 0.849728 37.9988 26.0863 65.7879 65.8656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 0.000512 512 60 560 37248 0.864192 11.0624 26.2772 38.2454 38.3035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 420 3.2e-05 2048 115 1680 253952 174.915 55.8981 951.391 1671.78 2854.18 2854.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.001024 512 160 440 17408 0.388096 3.09014 25.6097 29.1292 29.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.001024 512 150 160 18304 0.388672 1.25654 25.6553 27.3421 27.3983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 6.4e-05 512 220 1000 270336 13.6163 6.70819 134.856 209.162 364.525 364.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1530 3.2e-05 512 230 240 540672 28.9917 13.3304 74.6219 418.058 535.206 535.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 6.4e-05 2048 240 840 219136 57.7649 28.2525 394.544 836.549 1317.27 1317.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 360 0.001024 2048 110 1240 2560 2.70771 1.33926 6.77664 89.2994 100.223 100.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1690 6.4e-05 512 330 320 274432 13.3739 6.7087 46.6158 209.164 276.048 276.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 650 0.001024 1024 110 2480 14592 0.766848 0.84944 30.9903 26.1535 58.8427 58.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 0.000512 512 60 560 37248 0.86768 9.03165 26.2998 36.2445 36.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 420 3.2e-05 2048 115 1680 251904 174.298 55.6928 764.875 1664.81 2659.87 2660.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.001024 512 160 440 17280 0.387072 2.5216 25.5539 28.5063 28.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.001024 512 150 160 18240 0.387328 1.02394 25.645 27.1006 27.1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 6.4e-05 512 220 1000 264192 13.5883 6.62307 106.425 206.264 333.084 333.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1530 3.2e-05 512 230 240 528384 29.0426 13.1271 59.7101 412.215 514.31 514.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 6.4e-05 2048 240 840 218112 57.7305 28.1792 317.824 833.367 1237.26 1237.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 360 0.001024 2048 110 1240 3072 2.73152 1.36192 7.00922 89.8739 101.076 101.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1690 6.4e-05 512 330 320 270336 13.242 6.62048 37.2446 206.258 263.55 263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 650 0.001024 1024 110 2480 14832 0.776192 0.856704 61.4541 26.3134 89.4833 89.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 0.000512 512 60 560 37368 0.864256 16.7526 26.2949 43.9569 44.0136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 420 3.2e-05 2048 115 1680 258048 174.71 56.117 1538.15 1674.73 3443.89 3444.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.001024 512 160 440 17496 0.385184 4.91747 25.6197 30.9644 31.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.001024 512 150 160 18360 0.387264 1.82672 25.6396 27.8972 27.9552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 6.4e-05 512 220 1000 271872 13.5444 6.71744 222.453 208.754 451.652 451.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1530 3.2e-05 512 230 240 539136 29.0877 13.3448 118.305 417.304 578.252 578.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 6.4e-05 2048 240 840 221184 57.9351 28.3661 631.221 837.542 1555.23 1555.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 360 0.001024 2048 110 1240 3168 2.73021 1.35782 12.0752 90.1949 106.457 106.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1690 6.4e-05 512 330 320 274176 13.4036 6.71805 72.8194 208.755 301.879 302.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 650 0.001024 1024 110 2480 14688 0.769792 0.853792 42.6576 26.2152 70.5818 70.6601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 0.000512 512 60 560 37296 0.8656 11.7553 26.2979 38.9659 39.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 420 3.2e-05 2048 115 1680 253440 174.741 55.9165 986.089 1668.73 2885.67 2885.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.001024 512 160 440 17424 0.388416 3.14573 25.6184 29.1953 29.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.001024 512 150 160 18288 0.387072 1.25526 25.6415 27.3285 27.3877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 6.4e-05 512 220 1000 267264 13.5605 6.66054 141.674 207.262 369.347 369.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1530 3.2e-05 512 230 240 534528 28.8715 13.2017 76.2607 414.252 532.799 532.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 6.4e-05 2048 240 840 218880 57.8244 28.2827 408.246 834.649 1329.17 1329.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 360 0.001024 2048 110 1240 2880 2.70659 1.3455 7.95338 89.3852 101.489 101.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1690 6.4e-05 512 330 320 271872 13.309 6.66035 47.2587 207.261 274.676 274.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 650 0.001024 1024 110 2480 14256 0.770048 0.84464 36.5454 25.9481 64.1935 64.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 0.000512 512 60 560 37152 0.861824 10.3363 26.2742 37.5177 37.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 420 3.2e-05 2048 115 1680 255744 174.249 55.9963 877.404 1670.32 2778.16 2778.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.001024 512 160 440 17280 0.385344 2.68902 25.5828 28.7002 28.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.001024 512 150 160 18144 0.385184 1.04077 25.6018 27.0705 27.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 6.4e-05 512 220 1000 269568 13.7267 6.72173 125.53 209.023 355.183 355.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1530 3.2e-05 512 230 240 539136 29.1186 13.352 67.7318 418.258 528.664 528.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 6.4e-05 2048 240 840 217728 58.1973 28.3796 358.416 835.542 1280.69 1280.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 360 0.001024 2048 110 1240 2592 2.73235 1.34758 7.06957 89.6202 100.87 100.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1690 6.4e-05 512 330 320 269568 13.7148 6.71744 41.2741 209.023 270.909 271.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 650 0.001024 1024 110 2480 14400 0.765952 0.844448 33.5403 26.0337 61.268 61.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 0.000512 512 60 560 37152 0.864704 9.2472 26.3091 36.4677 36.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 420 3.2e-05 2048 115 1680 248832 173.479 55.3895 756.834 1657.02 2642.91 2643.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.001024 512 160 440 17280 0.385024 2.47248 25.6234 28.5244 28.5778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.001024 512 150 160 18144 0.386944 0.990912 25.6492 27.071 27.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 6.4e-05 512 220 1000 258048 13.6636 6.57408 108.091 204.297 332.811 332.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1530 3.2e-05 512 230 240 516096 29.2804 13.0355 58.1494 408.708 509.385 509.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 6.4e-05 2048 240 840 216576 57.4719 28.1212 317.064 829.034 1231.85 1231.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 360 0.001024 2048 110 1240 2304 2.67299 1.31722 5.66547 87.7846 97.5366 97.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1690 6.4e-05 512 330 320 267264 13.1544 6.57104 37.0927 204.299 261.301 261.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 650 0.001024 1024 110 2480 14880 0.769568 0.854112 60.7948 26.2164 88.7188 88.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 0.000512 512 60 560 37360 0.867968 16.5904 26.3689 43.8744 43.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 420 3.2e-05 2048 115 1680 258560 174.358 56.2909 1448.1 1675.65 3354.59 3354.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.001024 512 160 440 17520 0.387232 4.6511 25.6486 30.7307 30.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.001024 512 150 160 18320 0.38688 1.81658 25.6269 27.873 27.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 6.4e-05 512 220 1000 273920 13.5223 6.72426 208.89 209.615 438.944 439.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1530 3.2e-05 512 230 240 542720 29.0638 13.3743 111.225 419.015 572.893 573.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 6.4e-05 2048 240 840 221440 57.7312 28.3979 593.766 838.048 1518.11 1518.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 360 0.001024 2048 110 1240 3200 2.71565 1.35168 11.8894 91.0852 107.14 107.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1690 6.4e-05 512 330 320 276480 13.3616 6.72358 69.1555 209.624 299.047 299.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 650 0.001024 1024 110 2480 14720 0.765856 0.847872 41.8913 26.1091 69.7023 69.7804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 0.000512 512 60 560 37280 0.863168 11.4913 26.3014 38.7023 38.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 420 3.2e-05 2048 115 1680 256000 174.537 56.0516 970.769 1676.04 2877.59 2877.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.001024 512 160 440 17440 0.387776 3.17699 25.6453 29.2536 29.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.001024 512 150 160 18240 0.387456 1.2479 25.6269 27.3068 27.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 6.4e-05 512 220 1000 271360 13.6735 6.71232 142.086 209.709 372.365 372.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1530 3.2e-05 512 230 240 542720 29.013 13.3591 76.4025 419.387 538.376 538.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 6.4e-05 2048 240 840 220160 57.7584 28.3052 400.489 838.267 1324.98 1325.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 360 0.001024 2048 110 1240 3200 2.72179 1.35747 8.53306 90.2551 102.967 103.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1690 6.4e-05 512 330 320 276480 13.3444 6.71514 47.5878 209.71 277.541 277.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 650 0.001024 1024 110 2480 14400 0.768 0.851168 35.8397 26.2344 63.7777 63.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 0.000512 512 60 560 37200 0.865696 9.97158 26.3169 37.1993 37.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 420 3.2e-05 2048 115 1680 253440 174.823 55.9228 807.782 1670.22 2708.94 2709.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.001024 512 160 440 17280 0.38528 2.60749 25.5993 28.635 28.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.001024 512 150 160 18000 0.384992 1.10182 25.5244 27.0543 27.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 6.4e-05 512 220 1000 268800 13.3299 6.62336 118.275 206.444 344.863 345.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1530 3.2e-05 512 230 240 522240 29.5148 13.1477 61.5779 412.554 517.008 517.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 6.4e-05 2048 240 840 218880 57.8511 28.4036 335.227 835.997 1257.64 1257.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 360 0.001024 2048 110 1240 2880 2.74822 1.35846 7.45818 90.1886 101.851 101.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1690 6.4e-05 512 330 320 268800 13.3446 6.62758 39.0587 206.448 265.662 265.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 650 0.001024 1024 110 2480 14720 0.772992 0.858496 33.7544 26.3482 61.8169 61.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 0.000512 512 60 560 37120 0.864256 9.19142 26.3153 36.4187 36.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 420 3.2e-05 2048 115 1680 256000 174.755 56.0559 798.958 1677.48 2707.44 2707.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.001024 512 160 440 17280 0.387072 2.54266 25.6555 28.6258 28.6837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.001024 512 150 160 17920 0.383488 1.10995 25.5227 27.062 27.1196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 6.4e-05 512 220 1000 266240 13.4824 6.6192 112.624 206.516 339.426 339.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1530 3.2e-05 512 230 240 532480 28.713 13.1278 61.0117 412.651 515.718 515.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 6.4e-05 2048 240 840 215040 57.3546 27.9368 324.592 826.118 1236.16 1236.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 360 0.001024 2048 110 1240 2560 2.77622 1.36637 6.11482 89.6101 99.9653 100.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1690 6.4e-05 512 330 320 266240 13.4761 6.6217 37.6829 206.521 264.495 264.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 650 0.001024 1024 110 2480 14784 0.7696 0.85232 57.9439 26.3038 85.9605 86.0529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 0.000512 512 60 560 37344 0.862208 15.9286 26.3179 43.1546 43.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 420 3.2e-05 2048 115 1680 258048 173.818 56.1173 1360.48 1674.11 3264.73 3264.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.001024 512 160 440 17472 0.387552 4.40973 25.6336 30.4773 30.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.001024 512 150 160 18336 0.386944 1.76694 25.6554 27.8522 27.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 6.4e-05 512 220 1000 270336 13.5074 6.68643 192.775 209.047 422.197 422.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1530 3.2e-05 512 230 240 540672 28.6837 13.2756 104.128 416.613 562.916 563.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 6.4e-05 2048 240 840 221184 57.5488 28.2805 558.514 837.268 1481.77 1481.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 360 0.001024 2048 110 1240 3072 2.71994 1.35795 10.5942 90.0137 104.787 104.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1690 6.4e-05 512 330 320 273408 13.3327 6.68048 64.1159 208.434 292.752 292.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 650 0.001024 1024 110 2480 14592 0.768128 0.851744 40.1872 26.1745 68.0657 68.1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 0.000512 512 60 560 37248 0.864704 11.1925 26.3195 38.4238 38.4808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 420 3.2e-05 2048 115 1680 251904 174.286 55.8195 947.746 1666.34 2844.37 2844.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.001024 512 160 440 17280 0.385216 3.04947 25.5707 29.047 29.1041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.001024 512 150 160 18240 0.387072 1.22064 25.6559 27.3052 27.3633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 6.4e-05 512 220 1000 264192 13.5844 6.62048 134.796 206.667 361.853 362.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1530 3.2e-05 512 230 240 528384 29.0281 13.1338 72.7185 412.608 527.825 528.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 6.4e-05 2048 240 840 218112 57.7159 28.1825 393.593 833.667 1313.32 1313.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 360 0.001024 2048 110 1240 3072 2.72755 1.36234 8.38835 89.9257 102.506 102.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1690 6.4e-05 512 330 320 270336 13.235 6.61379 45.4582 206.453 271.95 272.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 650 0.001024 1024 110 2480 14400 0.764608 0.846304 34.1072 26.0426 61.8448 61.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 0.000512 512 60 560 37152 0.864704 9.45427 26.3143 36.6787 36.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 420 3.2e-05 2048 115 1680 248832 173.476 55.4429 771.105 1657.94 2658.15 2658.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.001024 512 160 440 17280 0.385536 2.50675 25.6348 28.5704 28.6269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.001024 512 150 160 18144 0.38624 1.01549 25.6576 27.0997 27.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 6.4e-05 512 220 1000 258048 13.6682 6.57302 109.658 204.413 334.493 334.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1530 3.2e-05 512 230 240 516096 29.2724 13.0352 59.1516 408.45 510.117 510.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 6.4e-05 2048 240 840 216576 57.4593 27.9956 322.662 829.48 1237.75 1237.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 360 0.001024 2048 110 1240 2304 2.67165 1.31517 5.83734 87.8132 97.7386 97.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1690 6.4e-05 512 330 320 267264 13.1507 6.57027 37.7114 204.408 262.024 262.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 650 0.001024 1024 110 2480 13824 0.757504 0.83104 30.1081 25.3796 57.1617 57.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 0.000512 512 60 560 36864 0.858368 8.71818 26.1669 35.7882 35.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 420 3.2e-05 2048 115 1680 245760 173.23 55.0628 719.682 1648.79 2596.97 2597.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.001024 512 160 440 16896 0.384096 2.42867 25.4308 28.2866 28.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.001024 512 150 160 18048 0.388288 0.95232 25.6424 27.0266 27.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 6.4e-05 512 220 1000 258048 13.9454 6.62323 102.914 206.393 330.062 330.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1530 3.2e-05 512 230 240 516096 29.9873 13.1318 55.6171 412.35 511.302 511.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 6.4e-05 2048 240 840 215040 57.3864 28.0087 302.733 825 1213.29 1213.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 360 0.001024 2048 110 1240 1536 2.71616 1.32058 4.50022 87.6936 96.3293 96.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1690 6.4e-05 512 330 320 270336 13.2434 6.62688 35.4038 206.388 261.849 262.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 650 0.001024 1024 110 2480 14800 0.774784 0.85536 58.9361 26.3284 86.9768 87.0541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 0.000512 512 60 560 37300 0.861888 16.1131 26.2932 43.3111 43.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 420 3.2e-05 2048 115 1680 256000 175.018 56.1562 1399.52 1675.38 3306.25 3306.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.001024 512 160 440 17500 0.387488 4.46275 25.6548 30.55 30.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.001024 512 150 160 18300 0.387072 1.70397 25.6389 27.7719 27.8263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 6.4e-05 512 220 1000 272000 13.497 6.70922 203.326 208.546 432.26 432.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1530 3.2e-05 512 230 240 537600 29.0323 13.3263 108.204 416.848 567.617 567.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 6.4e-05 2048 240 840 220800 57.9824 28.4795 579.083 837.91 1503.61 1503.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 360 0.001024 2048 110 1240 3200 2.72861 1.35306 11.353 91.1194 106.656 106.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1690 6.4e-05 512 330 320 275200 13.3058 6.70941 67.4317 208.544 296.174 296.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 650 0.001024 1024 110 2480 14400 0.774144 0.853952 42.6692 26.1865 70.5696 70.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 0.000512 512 60 560 37200 0.864192 11.8686 26.296 39.0743 39.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 420 3.2e-05 2048 115 1680 249600 175.241 55.9046 932.138 1667.02 2830.5 2830.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.001024 512 160 440 17400 0.387392 3.1111 25.6558 29.1971 29.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.001024 512 150 160 18200 0.387584 1.26362 25.636 27.3326 27.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 6.4e-05 512 220 1000 268800 13.3674 6.63299 136.985 206.462 363.636 363.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1530 3.2e-05 512 230 240 524800 29.3988 13.1625 71.982 412.606 527.363 527.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 6.4e-05 2048 240 840 217600 58.0158 28.2522 388.431 833.875 1308.73 1308.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 360 0.001024 2048 110 1240 3200 2.7352 1.3631 8.78272 89.9813 102.961 103.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1690 6.4e-05 512 330 320 268800 13.3603 6.6271 44.9909 206.464 271.628 271.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 650 0.001024 1024 110 2480 14400 0.776608 0.855904 35.8938 26.5501 64.1609 64.2368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 0.000512 512 60 560 36900 0.858176 9.84474 26.3827 37.1331 37.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 420 3.2e-05 2048 115 1680 249600 176.082 56.1297 807.679 1690.39 2730.47 2730.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.001024 512 160 440 17100 0.38688 2.66195 25.6286 28.719 28.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.001024 512 150 160 18000 0.385504 1.1041 25.6756 27.2083 27.2645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 6.4e-05 512 220 1000 268800 13.3918 6.64128 118.819 208.315 347.349 347.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1530 3.2e-05 512 230 240 518400 29.9727 13.1644 62.1304 416.255 521.729 521.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 6.4e-05 2048 240 840 220800 57.9947 28.3601 343.523 845.687 1275.72 1275.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 360 0.001024 2048 110 1240 2400 2.78963 1.36918 6.26442 91.0332 101.557 101.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1690 6.4e-05 512 330 320 268800 13.3907 6.636 39.1076 208.309 267.628 267.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 650 0.001024 1024 110 2480 13600 0.753664 0.83152 32.0381 25.3616 59.069 59.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 0.000512 512 60 560 36800 0.858976 9.26131 26.1393 36.3049 36.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 420 3.2e-05 2048 115 1680 243200 173.741 55.1419 723.677 1649.08 2601.84 2601.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.001024 512 160 440 17200 0.388192 2.38218 25.6404 28.4533 28.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.001024 512 150 160 18000 0.387616 1.01376 25.6225 27.0677 27.1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 6.4e-05 512 220 1000 268800 13.3565 6.62938 109.519 206.434 336.127 336.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1530 3.2e-05 512 230 240 512000 30.3223 13.1468 56.7659 412.416 512.872 513.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 6.4e-05 2048 240 840 211200 58.0643 27.936 303.026 825.784 1214.98 1215.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 360 0.001024 2048 110 1240 1600 2.58445 1.26211 4.71664 85.5205 94.1857 94.2798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1690 6.4e-05 512 330 320 268800 13.3535 6.62938 36.3231 206.429 262.921 263.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 650 0.001024 1024 110 2448 14976 0.770048 0.852416 49.6347 26.2881 77.634 77.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 0.000512 512 60 576 37376 0.864768 13.9115 26.3107 41.1318 41.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 420 3.2e-05 2048 115 1680 261120 173.742 55.9876 2055.91 1675.73 3961.58 3961.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 0.001024 512 160 480 17408 0.388576 4.00589 25.6493 30.0871 30.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 0.001024 512 150 144 18496 0.387072 1.30048 25.641 27.3716 27.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 6.4e-05 512 220 1008 271360 13.6568 6.71446 165.531 210.258 396.352 396.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1530 3.2e-05 512 230 240 550912 28.5231 13.3596 159.312 419.049 620.464 620.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 6.4e-05 2048 240 864 221696 57.6987 28.3657 892.413 837.966 1816.62 1816.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 360 0.001024 2048 110 1248 3200 2.74019 1.37488 9.28819 91.9229 105.426 105.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1690 6.4e-05 512 330 288 270336 13.7547 6.71744 66.7895 209.627 297.093 297.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 650 0.001024 1024 110 2448 14976 0.77312 0.856064 31.3909 26.3216 59.4242 59.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 0.000512 512 60 576 37312 0.86448 8.83997 26.2805 36.0303 36.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 420 3.2e-05 2048 115 1680 260096 174.431 56.0314 1987.75 1675.47 3893.88 3894.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 0.001024 512 160 480 17344 0.38816 2.57216 25.6268 28.6302 28.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 0.001024 512 150 144 18432 0.386816 0.862112 25.6139 26.9058 26.9616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 6.4e-05 512 220 1008 270336 13.6234 6.70515 107.091 208.921 336.526 336.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1530 3.2e-05 512 230 240 548864 28.5075 13.3242 159 417.624 618.668 618.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 6.4e-05 2048 240 864 221184 57.9561 28.2951 886.602 837.864 1810.88 1811.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 360 0.001024 2048 110 1248 3072 2.74909 1.37626 5.9985 91.5264 101.75 101.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1690 6.4e-05 512 330 288 268288 13.8061 6.70451 52.6284 208.923 282.251 282.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 650 0.001024 1024 110 2448 14784 0.766272 0.854112 25.8077 26.282 53.7931 53.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 0.000512 512 60 576 37248 0.862336 7.34035 26.2608 34.5083 34.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 420 3.2e-05 2048 115 1680 258048 174.462 55.9677 2071.13 1672.65 3974.41 3974.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 0.001024 512 160 480 17280 0.387072 2.12931 25.6094 28.1687 28.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1630 0.001024 512 150 144 18432 0.387744 2.51197 25.6356 28.5802 28.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 6.4e-05 512 220 1008 267264 13.7354 6.68282 87.8049 208.33 316.742 316.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1530 3.2e-05 512 230 240 546816 28.3445 13.2707 160.403 416.25 618.487 618.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 880 6.4e-05 2048 240 864 221184 57.7235 28.279 897.173 837.344 1820.69 1820.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 360 0.001024 2048 110 1248 2688 2.73347 1.35738 13.064 91.1114 108.365 108.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1690 6.4e-05 512 330 288 267264 13.769 6.6816 95.0812 208.245 323.968 324.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 650 0.001024 1024 110 2448 14960 0.771424 0.852576 47.0445 26.29 75.0431 75.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 0.000512 512 60 576 37360 0.867296 13.249 26.3202 40.4809 40.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 420 3.2e-05 2048 115 1680 261120 173.79 56.3964 1141.35 1676.55 3048.27 3048.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.001024 512 160 480 17400 0.387488 3.7648 25.6637 29.8602 29.9169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.001024 512 150 144 18480 0.388352 1.24346 25.6463 27.3196 27.3754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 6.4e-05 512 220 1008 271360 13.706 6.73059 161.29 209.743 391.653 391.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1530 3.2e-05 512 230 240 550400 28.5506 13.3858 94.4143 419.289 555.856 556.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 6.4e-05 2048 240 864 221440 58.0725 28.4508 831.428 838.993 1757.1 1757.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 360 0.001024 2048 110 1248 3040 2.74061 1.36262 8.74995 91.423 104.378 104.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1690 6.4e-05 512 330 288 270080 13.8255 6.72947 51.0103 209.746 281.493 281.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 650 0.001024 1024 110 2448 14880 0.768 0.858112 30.7653 26.2109 58.6854 58.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 0.000512 512 60 576 37280 0.864256 8.70643 26.2694 35.8861 35.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 420 3.2e-05 2048 115 1680 261120 174.467 56.12 1863.22 1675.27 3769.26 3769.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 0.001024 512 160 480 17360 0.388576 2.48784 25.654 28.5721 28.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 0.001024 512 150 144 18400 0.386464 0.868544 25.6039 26.9022 26.9568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 6.4e-05 512 220 1008 271360 13.6981 6.72163 105.653 209.598 335.855 336.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1530 3.2e-05 512 230 240 547840 28.6827 13.3683 69.7214 418.979 530.967 531.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 6.4e-05 2048 240 864 221440 57.9721 28.4388 814.004 837.819 1738.4 1738.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 360 0.001024 2048 110 1248 2880 2.72592 1.3537 5.73734 91.029 100.946 101.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1690 6.4e-05 512 330 288 268800 13.857 6.72192 42.6626 209.597 273.026 273.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 650 0.001024 1024 110 2448 14640 0.77088 0.848992 25.3972 26.0788 53.1832 53.2599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 0.000512 512 60 576 37200 0.866272 7.29104 26.2717 34.4762 34.5334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 420 3.2e-05 2048 115 1680 257280 174.989 56.0702 1824.34 1670.28 3725.87 3726.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 0.001024 512 160 480 17280 0.39008 2.14557 25.6394 28.2174 28.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 0.001024 512 150 144 18360 0.388192 0.708288 25.6165 26.7555 26.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 6.4e-05 512 220 1008 268800 13.7793 6.71782 87.6753 208.979 317.332 317.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1530 3.2e-05 512 230 240 545280 28.8654 13.3468 147.025 417.723 607.174 607.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 6.4e-05 2048 240 864 218880 58.2968 28.3177 821.221 835.353 1743.35 1743.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 360 0.001024 2048 110 1248 2880 2.74218 1.36429 4.80531 91.7895 100.805 100.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1690 6.4e-05 512 330 288 268800 13.7959 6.71725 44.5214 208.983 274.205 274.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 650 0.001024 1024 110 2448 14880 0.766304 0.851968 61.155 26.2985 89.1587 89.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 0.000512 512 60 576 37344 0.862208 17.2218 26.3175 44.451 44.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 420 3.2e-05 2048 115 1680 259584 173.55 55.9994 1578.58 1674.17 3482.5 3482.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.001024 512 160 480 17376 0.38912 5.60205 25.6508 31.686 31.7447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.001024 512 150 144 18480 0.387072 1.76621 25.6468 27.8436 27.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 6.4e-05 512 220 1008 270336 13.6996 6.72605 220.03 209.447 450.087 450.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1530 3.2e-05 512 230 240 549888 28.416 13.3565 116.283 418.704 576.971 577.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 6.4e-05 2048 240 864 221184 57.6455 28.3172 659.616 837.233 1582.98 1583.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 360 0.001024 2048 110 1248 3072 2.73866 1.3599 11.9604 90.3916 106.547 106.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1690 6.4e-05 512 330 288 270336 13.7012 6.72358 70.2787 209.449 300.341 300.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 650 0.001024 1024 110 2448 14784 0.76752 0.851968 39.1888 26.2742 67.1672 67.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 0.000512 512 60 576 37248 0.864096 11.1857 26.2562 38.3506 38.4055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 420 3.2e-05 2048 115 1680 258048 173.754 55.9556 987.282 1672.39 2889.57 2889.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.001024 512 160 480 17280 0.386016 3.42854 25.6063 29.4644 29.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.001024 512 150 144 18432 0.388384 1.14621 25.6343 27.2109 27.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 6.4e-05 512 220 1008 267264 13.7349 6.6776 140.935 208.224 369.758 369.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1530 3.2e-05 512 230 240 546816 28.169 13.2765 74.8891 416.195 532.744 532.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 6.4e-05 2048 240 864 221184 57.653 28.3592 977.126 836.403 1899.71 1899.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 360 0.001024 2048 110 1248 2688 2.73651 1.35987 7.31418 90.7038 102.214 102.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1690 6.4e-05 512 330 288 267264 13.7393 6.68221 45.1726 221.497 287.275 287.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 650 0.001024 1024 110 2448 14688 0.768 0.854016 33.1835 26.2089 61.0984 61.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 0.000512 512 60 576 37152 0.865344 9.48762 26.2265 36.6252 36.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 420 3.2e-05 2048 115 1680 258048 173.3 55.8889 797.54 1668.53 2695.44 2695.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 0.001024 512 160 480 17280 0.391296 2.79789 25.6367 28.8692 28.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.001024 512 150 144 18288 0.387072 0.94208 25.57 26.9421 26.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 6.4e-05 512 220 1008 267264 13.5493 8.30259 115.161 207.23 344.425 344.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1530 3.2e-05 512 230 240 543744 28.1498 13.2035 85.7425 414.197 541.501 541.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 6.4e-05 2048 240 864 218880 57.8406 28.2788 1129.24 834.54 2050.06 2050.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 360 0.001024 2048 110 1248 2304 2.7281 1.34134 5.93226 89.9304 100.034 100.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1690 6.4e-05 512 330 288 267264 13.558 6.65395 36.9293 207.234 264.557 264.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 650 0.001024 1024 110 2448 14592 0.768192 0.854816 28.2035 26.1512 56.0609 56.1394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 0.000512 512 60 576 37056 0.8624 8.17562 26.1964 35.2796 35.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 420 3.2e-05 2048 115 1680 251904 174.438 55.747 2377.28 1664.77 4272.42 4272.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 0.001024 512 160 480 17088 0.386464 2.48227 25.5419 28.4541 28.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 0.001024 512 150 144 18240 0.383744 0.89024 25.57 26.8886 26.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 6.4e-05 512 220 1008 264192 13.5871 6.61546 97.3783 206.348 324.117 324.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1530 3.2e-05 512 230 240 540672 28.0944 13.1346 77.033 412.222 530.7 530.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 6.4e-05 2048 240 864 218112 57.7782 28.2924 1056.43 833.089 1975.75 1975.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 360 0.001024 2048 110 1248 2304 2.76499 1.36602 4.23635 90.4181 98.8869 98.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1690 6.4e-05 512 330 288 264192 13.5801 6.61302 58.6176 206.31 285.306 285.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 650 0.001024 1024 110 2448 14896 0.771488 0.856064 59.2224 26.2087 87.1425 87.2195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 0.000512 512 60 576 37352 0.86752 16.513 26.3086 43.7342 43.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 420 3.2e-05 2048 115 1680 259840 173.761 56.1218 1465.81 1672.91 3368.79 3368.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.001024 512 160 480 17360 0.388512 5.24336 25.6378 31.313 31.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.001024 512 150 144 18480 0.385984 1.71824 25.6476 27.7952 27.8487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 6.4e-05 512 220 1008 270592 13.7103 6.73136 205.369 209.291 435.283 435.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1530 3.2e-05 512 230 240 548352 28.623 13.3809 108.532 418.884 569.63 569.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 6.4e-05 2048 240 864 221312 57.7585 28.33 610.91 836.582 1533.74 1533.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 360 0.001024 2048 110 1248 2912 2.74019 1.35488 10.5371 90.0341 104.764 104.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1690 6.4e-05 512 330 288 268800 13.8625 6.72973 65.5599 209.293 295.631 295.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 650 0.001024 1024 110 2448 14784 0.763904 0.848864 38.0603 26.154 65.9107 65.9866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 0.000512 512 60 576 37296 0.866112 10.8952 26.3299 38.1358 38.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 420 3.2e-05 2048 115 1680 258048 174.021 56.0375 926.233 1674.34 2830.82 2830.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.001024 512 160 480 17248 0.387168 3.26656 25.608 29.3033 29.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.001024 512 150 144 18368 0.386688 1.15037 25.6102 27.1908 27.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 6.4e-05 512 220 1008 268800 13.8177 6.72013 134.381 209.492 364.596 364.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1530 3.2e-05 512 230 240 544768 28.8278 13.3612 71.3227 418.738 532.461 532.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 6.4e-05 2048 240 864 220416 57.8583 28.3156 387.982 837.796 1312.11 1312.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 360 0.001024 2048 110 1248 2688 2.74186 1.35987 6.93101 90.2255 101.355 101.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1690 6.4e-05 512 330 288 268800 13.8187 6.72563 43.3019 209.494 273.528 273.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 650 0.001024 1024 110 2448 14448 0.770496 0.847008 31.3132 26.0516 59.0675 59.1442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 0.000512 512 60 576 37128 0.862816 9.11667 26.2274 36.2519 36.3096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 420 3.2e-05 2048 115 1680 258048 174.206 56.0864 760.455 1672.94 2663.88 2664.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.001024 512 160 480 17136 0.386752 2.59142 25.5589 28.5797 28.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.001024 512 150 144 18312 0.385216 0.874528 25.6019 26.9052 26.9619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 6.4e-05 512 220 1008 268800 13.8501 6.73008 109.267 209.337 339.371 339.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1530 3.2e-05 512 230 240 548352 28.6448 13.3755 58.3563 418.391 518.976 519.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 6.4e-05 2048 240 864 220416 57.993 28.4909 319.299 836.777 1242.72 1242.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 360 0.001024 2048 110 1248 2016 2.7281 1.33155 4.60746 89.4862 98.2537 98.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1690 6.4e-05 512 330 288 268800 13.8553 6.72976 35.4248 209.336 265.533 265.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 650 0.001024 1024 110 2448 14784 0.768064 0.8512 28.2659 26.28 56.2486 56.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 0.000512 512 60 576 37184 0.86512 8.12483 26.3086 35.3423 35.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 420 3.2e-05 2048 115 1680 258048 173.742 55.979 690.009 1673.1 2593.02 2593.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.001024 512 160 480 17024 0.384992 2.4617 25.5168 28.4078 28.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.001024 512 150 144 18144 0.385024 0.831488 25.5284 26.7864 26.8411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 6.4e-05 512 220 1008 265216 13.6379 6.63939 97.3942 206.966 324.826 324.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1530 3.2e-05 512 230 240 530432 29.0248 13.1761 72.3117 413.622 528.351 528.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 6.4e-05 2048 240 864 218624 58.0329 28.2994 1029 836.907 1952.41 1952.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 360 0.001024 2048 110 1248 1792 2.73536 1.34144 4.79104 89.9998 98.9655 99.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1690 6.4e-05 512 330 288 265216 13.6433 6.64202 32.1358 207.026 259.629 259.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 650 0.001024 1024 110 2448 14976 0.774816 0.85616 56.9646 26.35 85.0302 85.1143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 0.000512 512 60 576 37312 0.864096 15.903 26.3069 43.119 43.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 420 3.2e-05 2048 115 1680 260096 173.725 56.1281 1418.4 1676.96 3325.41 3325.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.001024 512 160 480 17344 0.387968 4.87821 25.6349 30.9465 31.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.001024 512 150 144 18432 0.388512 1.59539 25.6211 27.6478 27.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 6.4e-05 512 220 1008 270336 13.6102 6.70925 200.208 209.117 429.835 429.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1530 3.2e-05 512 230 240 548864 28.3672 13.3287 107.761 418.025 567.703 567.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 6.4e-05 2048 240 864 221184 57.7347 28.3094 589.095 839.361 1514.66 1514.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 360 0.001024 2048 110 1248 3072 2.74979 1.37011 11.0611 90.7238 106.002 106.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1690 6.4e-05 512 330 288 268288 13.7854 6.7113 64.7957 209.12 294.601 294.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 650 0.001024 1024 110 2448 14592 0.765952 0.848736 36.2232 26.0923 64.0131 64.0901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 0.000512 512 60 576 37248 0.863456 10.7602 26.3102 37.9795 38.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 420 3.2e-05 2048 115 1680 258048 173.558 55.9571 917.811 1671.67 2819.18 2819.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.001024 512 160 480 17280 0.399392 3.11133 25.6372 29.1932 29.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.001024 512 150 144 18304 0.386336 1.09968 25.5836 27.112 27.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 6.4e-05 512 220 1008 270336 13.6229 6.70925 129.79 209.691 359.994 360.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1530 3.2e-05 512 230 240 548864 28.3857 13.3328 69.4181 418.069 529.416 529.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 6.4e-05 2048 240 864 219136 57.748 28.2745 381.124 836.092 1303.39 1303.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 360 0.001024 2048 110 1248 2560 2.71008 1.33939 6.5879 89.2991 100.036 100.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1690 6.4e-05 512 330 288 266240 13.8647 6.70285 41.3476 209.163 271.263 271.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 650 0.001024 1024 110 2448 14592 0.768352 0.848544 29.9129 26.1799 57.7938 57.8706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 0.000512 512 60 576 37056 0.861728 9.14726 26.223 36.2774 36.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 420 3.2e-05 2048 115 1680 251904 174.242 55.6933 753.659 1666.32 2650.1 2650.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.001024 512 160 480 17088 0.385024 2.71834 25.5578 28.7038 28.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.001024 512 150 144 18240 0.385024 0.974272 25.5794 26.9793 27.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 6.4e-05 512 220 1008 264192 13.5809 6.61504 103.594 206.457 330.429 330.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1530 3.2e-05 512 230 240 540672 28.0892 13.1258 57.9682 412.606 511.996 512.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 6.4e-05 2048 240 864 218112 57.7474 28.246 319.909 833.892 1239.95 1240.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 360 0.001024 2048 110 1248 2304 2.76256 1.35987 5.21389 89.9242 99.3592 99.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1690 6.4e-05 512 330 288 264192 13.5741 6.61504 35.0018 206.453 261.827 261.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 650 0.001024 1024 110 2448 14336 0.766592 0.84336 26.2483 25.894 53.8348 53.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 0.000512 512 60 576 37120 0.862976 8.18976 26.283 35.3829 35.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 420 3.2e-05 2048 115 1680 253952 174.797 55.9965 668.179 1670.42 2569.58 2569.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.001024 512 160 480 17152 0.3872 2.28042 25.6365 28.3471 28.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.001024 512 150 144 18176 0.3856 0.903968 25.5719 26.9051 26.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 6.4e-05 512 220 1008 270336 13.636 6.70925 92.6354 209.051 322.217 322.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1530 3.2e-05 512 230 240 540672 29.001 13.3243 51.0647 417.811 511.415 511.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 6.4e-05 2048 240 864 217088 58.1049 28.2558 280.152 835.642 1202.31 1202.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 360 0.001024 2048 110 1248 2048 2.672 1.31315 5.23862 88.23 97.5526 97.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1690 6.4e-05 512 330 288 262144 14.0988 6.70973 30.6403 209.678 261.312 261.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 650 0.001024 1024 110 2448 14976 0.776096 0.86016 58.4647 26.3305 86.5186 86.5935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 0.000512 512 60 576 37296 0.864256 16.3576 26.2961 43.5616 43.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 420 3.2e-05 2048 115 1680 260352 173.838 56.1806 1382.28 1675.91 3288.39 3288.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.001024 512 160 480 17352 0.388288 4.89901 25.6527 30.9817 31.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.001024 512 150 144 18432 0.385824 1.63018 25.6317 27.6894 27.7459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 6.4e-05 512 220 1008 269568 13.6857 6.71744 196.586 208.904 426.079 426.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1530 3.2e-05 512 230 240 548352 28.3836 13.3465 103.836 417.587 563.364 563.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 6.4e-05 2048 240 864 221184 57.9327 28.3341 573.158 838.125 1497.7 1497.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 360 0.001024 2048 110 1248 2880 2.7433 1.35552 10.2166 90.2321 104.645 104.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1690 6.4e-05 512 330 288 269568 13.6854 6.71744 62.933 208.903 292.418 292.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 650 0.001024 1024 110 2448 14688 0.770144 0.854432 40.5451 26.2343 68.4904 68.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 0.000512 512 60 576 37152 0.865344 11.5692 26.2513 38.7313 38.7874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 420 3.2e-05 2048 115 1680 258048 173.345 55.894 956.803 1669.97 2856.2 2856.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.001024 512 160 480 17280 0.387072 3.2511 25.6503 29.3321 29.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.001024 512 150 144 18288 0.387584 1.0887 25.581 27.1007 27.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 6.4e-05 512 220 1008 267264 13.5555 7.13558 135.955 207.414 364.242 364.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1530 3.2e-05 512 230 240 543744 28.1498 13.2075 71.7942 414.558 527.928 528.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 6.4e-05 2048 240 864 218880 57.8251 28.3168 395.936 835.831 1318.07 1318.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 360 0.001024 2048 110 1248 2304 2.72832 1.34144 6.84294 89.4236 100.434 100.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1690 6.4e-05 512 330 288 267264 13.5605 8.27926 43.5639 207.412 272.997 273.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 650 0.001024 1024 110 2448 14256 0.772096 0.845216 33.979 25.923 61.6022 61.6811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 0.000512 512 60 576 37152 0.864256 9.96573 26.2791 37.1522 37.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 420 3.2e-05 2048 115 1680 255744 174.282 55.9882 802.867 1668.86 2702.2 2702.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.001024 512 160 480 17064 0.385024 2.75456 25.5444 28.727 28.7826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.001024 512 150 144 18144 0.38384 0.92416 25.5267 26.8786 26.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 6.4e-05 512 220 1008 269568 13.7218 6.71606 116.855 208.838 346.318 346.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1530 3.2e-05 512 230 240 539136 29.1187 13.3527 60.7627 417.374 520.815 520.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 6.4e-05 2048 240 864 217728 58.1937 28.3508 333.978 835.463 1256.15 1256.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 360 0.001024 2048 110 1248 2592 2.73315 1.34586 6.30733 89.5857 100.075 100.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1690 6.4e-05 512 330 288 269568 13.7193 6.72166 37.4261 208.844 266.899 267.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 650 0.001024 1024 110 2448 14400 0.765952 0.846048 32.3344 26.0204 60.0527 60.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 0.000512 512 60 576 36864 0.86016 9.34394 26.1284 36.3818 36.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 420 3.2e-05 2048 115 1680 248832 173.503 55.3452 784.403 1656.46 2669.91 2670.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.001024 512 160 480 16992 0.385248 2.70816 25.5421 28.6786 28.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.001024 512 150 144 18144 0.385632 0.923648 25.5713 26.9245 26.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 6.4e-05 512 220 1008 258048 13.6818 6.57328 111.067 204.232 335.744 335.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1530 3.2e-05 512 230 240 534528 27.9219 13.0373 59.951 408.085 509.21 509.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 6.4e-05 2048 240 864 216576 57.4949 28.019 335.205 828.705 1249.59 1249.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 360 0.001024 2048 110 1248 1152 2.71187 1.31904 4.0745 87.7656 95.97 96.0639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1690 6.4e-05 512 330 288 258048 13.6675 6.57418 35.6668 204.227 260.326 260.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 650 0.001024 1024 110 2448 14880 0.765952 0.851968 58.0604 26.2349 86.0003 86.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 0.000512 512 60 576 37280 0.863552 16.4229 26.2911 43.6241 43.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 420 3.2e-05 2048 115 1680 261120 173.469 56.0669 1372.55 1676.83 3279.11 3279.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.001024 512 160 480 17360 0.388992 4.74701 25.6603 30.8377 30.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.001024 512 150 144 18400 0.385312 1.61459 25.613 27.6582 27.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 6.4e-05 512 220 1008 271360 13.6871 6.72614 194.3 209.792 424.692 424.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1530 3.2e-05 512 230 240 547840 28.6406 13.3714 102.295 419.355 563.871 564.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 6.4e-05 2048 240 864 221440 57.7263 28.3194 567.91 838.604 1492.72 1492.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 360 0.001024 2048 110 1248 2880 2.7265 1.35146 10.1186 90.0809 104.376 104.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1690 6.4e-05 512 330 288 268800 13.8435 6.72403 61.8481 209.793 292.391 292.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 650 0.001024 1024 110 2448 14720 0.769504 0.85008 40.5787 26.1303 68.4112 68.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 0.000512 512 60 576 37120 0.863776 11.5815 26.2399 38.7306 38.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 420 3.2e-05 2048 115 1680 261120 173.169 56.0126 984.204 1677.07 2890.65 2890.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.001024 512 160 480 17280 0.390208 3.2656 25.6609 29.3596 29.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.001024 512 150 144 18240 0.386592 1.19584 25.5624 27.1876 27.2447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 6.4e-05 512 220 1008 271360 13.6879 6.71776 139.931 209.851 370.381 370.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1530 3.2e-05 512 230 240 542720 29.0275 13.3508 72.934 419.414 534.946 535.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 6.4e-05 2048 240 864 220160 57.7767 28.3175 405.741 839.405 1331.41 1331.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 360 0.001024 2048 110 1248 2560 2.74186 1.36304 7.58557 90.2882 102.081 102.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1690 6.4e-05 512 330 288 266240 13.9572 6.71875 44.1286 209.85 274.843 274.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 650 0.001024 1024 110 2448 14400 0.768736 0.85184 34.4732 26.2124 62.3897 62.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 0.000512 512 60 576 36960 0.860352 9.90614 26.162 36.9743 37.0303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 420 3.2e-05 2048 115 1680 253440 174.756 55.9288 789.995 1668.91 2689.78 2689.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.001024 512 160 480 17040 0.383744 2.7919 25.5395 28.7603 28.8174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.001024 512 150 144 18240 0.385312 0.976608 25.5987 27.0026 27.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 6.4e-05 512 220 1008 261120 13.8138 6.62589 112.073 206.281 338.978 339.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1530 3.2e-05 512 230 240 537600 28.3173 13.1457 60.2774 412.22 514.17 514.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 6.4e-05 2048 240 864 218880 57.8592 28.3623 332.868 834.857 1254.1 1254.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 360 0.001024 2048 110 1248 2880 2.75027 1.36397 6.84931 90.1565 101.221 101.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1690 6.4e-05 512 330 288 261120 13.8023 6.62803 35.662 206.89 263.16 263.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 650 0.001024 1024 110 2448 14720 0.773632 0.856064 32.1694 26.3229 60.2041 60.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 0.000512 512 60 576 36800 0.858176 9.1648 26.1087 36.1777 36.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 420 3.2e-05 2048 115 1680 256000 174.752 56.023 748.4 1676.09 2655.45 2655.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.001024 512 160 480 16960 0.38672 2.50832 25.5459 28.4823 28.5384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.001024 512 150 144 17920 0.381632 0.953344 25.4456 26.8216 26.8778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 6.4e-05 512 220 1008 266240 13.478 6.62118 106.86 206.344 333.486 333.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1530 3.2e-05 512 230 240 532480 28.7016 13.1256 55.9725 412.303 510.313 510.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 6.4e-05 2048 240 864 215040 57.357 27.9204 306.739 824.821 1216.99 1217.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 360 0.001024 2048 110 1248 2560 2.77325 1.37011 6.99763 90.6175 101.858 101.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1690 6.4e-05 512 330 288 256000 14.0588 6.61946 33.175 206.348 260.38 260.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 650 0.001024 1024 110 2450 14976 0.76816 0.853216 49.6914 26.2761 77.6692 77.7445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1140 0.000512 512 60 550 37472 0.86336 13.3304 26.3155 40.5536 40.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 420 3.2e-05 2048 115 1700 253952 175.331 56.0381 2054.24 1674.86 3960.66 3960.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 0.001024 512 160 450 17536 0.38592 3.90144 25.6441 29.9766 30.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 0.001024 512 150 150 18464 0.387072 1.41376 25.6365 27.4805 27.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 6.4e-05 512 220 1000 273408 13.5376 6.71824 173.103 209.613 403.158 403.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1530 3.2e-05 512 230 250 550912 28.5253 13.3561 161.642 420.241 623.979 624.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 6.4e-05 2048 240 850 220672 57.8914 28.4283 895.712 837.567 1819.76 1819.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 360 0.001024 2048 110 1250 2816 2.75283 1.36806 8.60323 91.3162 104.139 104.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1690 6.4e-05 512 330 300 269312 13.8092 6.71699 70.0676 209.532 300.316 300.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 650 0.001024 1024 110 2450 14976 0.771968 0.854816 33.3104 26.3461 61.3636 61.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1140 0.000512 512 60 550 37440 0.86448 8.89773 26.3356 36.1451 36.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 420 3.2e-05 2048 115 1700 253952 175.63 56.0024 1987.29 1676.55 3895.67 3895.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 0.001024 512 160 450 17472 0.388448 2.55386 25.6347 28.6202 28.6758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 0.001024 512 150 150 18432 0.387072 0.928288 25.6537 27.0117 27.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 6.4e-05 512 220 1000 272384 13.4991 6.70886 111.892 209.068 341.35 341.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1530 3.2e-05 512 230 250 548864 28.5074 13.3295 161.377 417.915 621.339 621.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 6.4e-05 2048 240 850 220160 58.0514 28.3954 886.435 838.503 1811.55 1811.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 360 0.001024 2048 110 1250 2816 2.75834 1.37302 5.968 91.606 101.804 101.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1690 6.4e-05 512 330 300 268288 13.8019 6.7073 55.4834 209.067 285.25 285.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 650 0.001024 1024 110 2450 14784 0.767936 0.852928 27.4079 26.2818 55.3938 55.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1140 0.000512 512 60 550 37344 0.864256 7.4857 26.2779 34.6726 34.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 420 3.2e-05 2048 115 1700 251904 175.859 55.978 2077.94 1672.73 3982.7 3982.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 0.001024 512 160 450 17472 0.388832 2.15722 25.6524 28.2399 28.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1630 0.001024 512 150 150 18336 0.387072 2.50893 25.604 28.5453 28.6021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 6.4e-05 512 220 1000 270336 13.5156 6.68224 92.3147 208.319 321.024 321.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1530 3.2e-05 512 230 250 546816 28.3557 13.2758 161.414 416.28 619.54 619.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 880 6.4e-05 2048 240 850 219648 57.9841 28.3308 899.046 837.486 1823.01 1823.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 360 0.001024 2048 110 1250 2304 2.75277 1.3599 11.4892 91.4064 107.107 107.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1690 6.4e-05 512 330 300 267264 13.7651 6.68278 97.0253 208.257 325.925 326.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 650 0.001024 1024 110 2450 14960 0.773472 0.856064 46.8593 26.2899 74.8598 74.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 0.000512 512 60 550 37440 0.864512 12.5937 26.3289 39.8322 39.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 420 3.2e-05 2048 115 1700 253440 175.417 56.2012 1122.67 1676.51 3030.99 3031.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.001024 512 160 450 17520 0.387232 3.61882 25.6544 29.7041 29.7584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.001024 512 150 150 18440 0.385248 1.31696 25.6421 27.3879 27.4417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 6.4e-05 512 220 1000 273920 13.5561 6.73043 163.532 209.738 393.742 393.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1530 3.2e-05 512 230 250 550400 28.5436 13.3866 93.5127 419.276 554.928 555.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 6.4e-05 2048 240 850 220160 58.2685 28.3816 804.223 838.393 1729.43 1729.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 360 0.001024 2048 110 1250 2720 2.75546 1.36736 7.79571 91.4813 103.497 103.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1690 6.4e-05 512 330 300 268800 13.8831 6.73168 53.4369 209.742 283.978 284.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 650 0.001024 1024 110 2450 14880 0.766976 0.856064 30.7827 26.2358 58.7233 58.7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 0.000512 512 60 550 37360 0.861728 8.32717 26.298 35.5313 35.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 420 3.2e-05 2048 115 1700 253440 176.03 56.1972 1788.56 1676.83 3697.81 3697.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 0.001024 512 160 450 17440 0.385344 2.35248 25.6318 28.4145 28.4686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 0.001024 512 150 150 18400 0.38912 0.907488 25.6432 26.981 27.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 6.4e-05 512 220 1000 273920 13.5279 6.72256 105.579 209.795 335.806 335.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1530 3.2e-05 512 230 250 547840 28.6782 13.3693 66.4989 419.367 528.122 528.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 6.4e-05 2048 240 850 220160 58.1633 28.466 786.039 838.589 1711.42 1711.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 360 0.001024 2048 110 1250 2560 2.74035 1.3575 5.29267 91.1841 100.674 100.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1690 6.4e-05 512 330 300 268800 13.8434 6.72358 34.7826 209.799 265.331 265.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 650 0.001024 1024 110 2450 14640 0.772352 0.84896 25.6975 26.0744 53.4785 53.5613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 0.000512 512 60 550 37320 0.862496 7.00778 26.2962 34.2118 34.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 420 3.2e-05 2048 115 1700 249600 176.613 56.1132 1752.85 1669.88 3655.65 3655.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 0.001024 512 160 450 17400 0.389088 2.03242 25.632 28.118 28.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 0.001024 512 150 150 18360 0.386368 0.740512 25.643 26.8135 26.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 6.4e-05 512 220 1000 272640 13.5113 6.71677 88.68 208.934 318.03 318.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1530 3.2e-05 512 230 250 545280 28.667 13.3509 58.3071 417.622 518.165 518.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 6.4e-05 2048 240 850 218880 58.3338 28.3877 778.907 835.79 1701.58 1701.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 360 0.001024 2048 110 1250 2400 2.75885 1.35939 4.204 91.0002 99.4215 99.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1690 6.4e-05 512 330 300 264960 13.9559 6.71776 45.6191 208.939 275.416 275.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 650 0.001024 1024 110 2450 14720 0.765952 0.84992 22.7796 26.1038 50.5858 50.6653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1140 0.000512 512 60 550 37280 0.858112 6.16266 26.2808 33.3486 33.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 420 3.2e-05 2048 115 1700 250880 176.353 56.0432 1741.07 1675.64 3649.3 3649.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 0.001024 512 160 450 17280 0.385216 1.77229 25.559 27.7616 27.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 0.001024 512 150 150 18240 0.387072 0.725824 25.5818 26.7365 26.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 6.4e-05 512 220 1000 271360 13.6757 6.89312 75.9843 209.671 306.409 306.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1530 3.2e-05 512 230 250 542720 29.2631 13.353 144.819 419.063 606.714 606.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 6.4e-05 2048 240 850 220160 58.062 28.2889 794.815 838.707 1720.04 1720.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 360 0.001024 2048 110 1250 2560 2.74842 1.364 4.00998 93.0798 101.301 101.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1690 6.4e-05 512 330 300 266240 13.9627 6.71069 43.9477 209.672 274.484 274.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 650 0.001024 1024 110 2450 14880 0.76848 0.854688 60.5549 26.2383 88.4984 88.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 0.000512 512 60 550 37440 0.8664 16.2447 26.3307 43.488 43.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 420 3.2e-05 2048 115 1700 251904 175.107 56.0756 1519.12 1673.97 3424.47 3424.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.001024 512 160 450 17520 0.38912 5.15866 25.6628 31.2525 31.3114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.001024 512 150 150 18432 0.39072 1.69875 25.6398 27.7717 27.8286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 6.4e-05 512 220 1000 273408 13.501 6.72358 218.221 209.425 448.054 448.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1530 3.2e-05 512 230 250 549888 28.4084 13.3643 114.974 418.655 575.611 575.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 6.4e-05 2048 240 850 219648 57.8612 28.3228 637.157 837.691 1561.19 1561.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 360 0.001024 2048 110 1250 2688 2.75414 1.36368 10.7089 90.3905 105.319 105.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1690 6.4e-05 512 330 300 268800 13.8303 6.72083 71.5829 209.427 301.742 301.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 650 0.001024 1024 110 2450 14784 0.767776 0.854112 38.6579 26.3035 66.6665 66.7467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 0.000512 512 60 550 37344 0.861152 10.5917 26.2953 37.7964 37.8513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 420 3.2e-05 2048 115 1700 251904 174.964 55.9212 944.454 1673.95 2849.48 2849.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.001024 512 160 450 17472 0.388032 3.22384 25.6616 29.3176 29.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.001024 512 150 150 18336 0.387072 1.16592 25.6081 27.2023 27.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 6.4e-05 512 220 1000 270336 13.505 6.68298 138.362 208.409 367.146 367.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1530 3.2e-05 512 230 250 546816 28.1783 13.2804 73.2527 416.629 531.555 531.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 6.4e-05 2048 240 850 219648 57.8506 28.325 948.286 837.753 1872.37 1872.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 360 0.001024 2048 110 1250 2304 2.75014 1.36166 5.98112 90.7336 100.926 101.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1690 6.4e-05 512 330 300 267264 13.7376 6.68144 45.735 208.49 274.829 274.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 650 0.001024 1024 110 2450 14688 0.76816 0.8528 32.1881 26.2372 60.1308 60.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 0.000512 512 60 550 37296 0.86416 8.76544 26.3005 35.9769 36.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 420 3.2e-05 2048 115 1700 248832 175.289 55.9058 762.092 1670.17 2663.66 2663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.001024 512 160 450 17424 0.387072 2.6624 25.6686 28.76 28.8169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.001024 512 150 150 18288 0.385376 0.94624 25.6118 26.9863 27.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 6.4e-05 512 220 1000 267264 13.5492 6.65754 111.82 207.432 339.644 339.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1530 3.2e-05 512 230 250 543744 28.1501 13.203 78.9212 414.597 535.087 535.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 6.4e-05 2048 240 850 218880 57.8493 28.287 1077.13 835.351 1998.79 1998.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 360 0.001024 2048 110 1250 2304 2.72979 1.34554 5.4608 90.1568 99.7908 99.8864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1690 6.4e-05 512 330 300 262656 13.8638 6.656 37.0458 207.569 265.317 265.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 650 0.001024 1024 110 2450 14592 0.770048 0.851968 27.8813 26.1775 55.7629 55.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 0.000512 512 60 550 37248 0.86144 7.70867 26.3009 34.9173 34.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 420 3.2e-05 2048 115 1700 245760 175.628 55.8084 2291.1 1666.35 4189.08 4189.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 0.001024 512 160 450 17280 0.38768 2.18973 25.5953 28.2194 28.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 0.001024 512 150 150 18240 0.384992 0.913216 25.612 26.9527 27.0064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 6.4e-05 512 220 1000 264192 13.5884 6.61552 95.6478 206.54 322.581 322.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1530 3.2e-05 512 230 250 540672 28.0899 13.1317 70.8103 412.607 524.859 525.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 6.4e-05 2048 240 850 218112 57.796 28.204 1032.92 833.501 1952.59 1952.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 360 0.001024 2048 110 1250 2304 2.76221 1.36566 4.33462 91.7198 100.282 100.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1690 6.4e-05 512 330 300 264192 13.5865 6.61299 59.4395 206.559 286.379 286.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 650 0.001024 1024 110 2450 14896 0.768864 0.855584 58.8 26.2236 86.7311 86.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 0.000512 512 60 550 37408 0.864288 15.4524 26.3133 42.6762 42.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 420 3.2e-05 2048 115 1700 252672 175.435 56.0683 1411.33 1673.84 3316.86 3317.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.001024 512 160 450 17472 0.38912 4.86298 25.6334 30.9265 30.9838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.001024 512 150 150 18424 0.387936 1.74714 25.6455 27.8229 27.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 6.4e-05 512 220 1000 272384 13.6282 6.732 200.554 209.413 430.515 430.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1530 3.2e-05 512 230 250 548352 28.6141 13.3716 106.731 418.621 567.545 567.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 6.4e-05 2048 240 850 219520 58.052 28.3218 589.067 837.078 1512.68 1512.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 360 0.001024 2048 110 1250 2688 2.74429 1.35542 9.87219 90.2328 104.306 104.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1690 6.4e-05 512 330 300 268800 13.8647 6.72954 66.6881 209.416 296.884 297.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 650 0.001024 1024 110 2450 14784 0.761696 0.84848 37.6099 26.1565 65.4601 65.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 0.000512 512 60 550 37296 0.862688 10.3202 26.2794 37.51 37.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 420 3.2e-05 2048 115 1700 250880 175.27 56.1336 890.817 1674.35 2796.76 2796.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.001024 512 160 450 17360 0.38864 3.04538 25.5987 29.0776 29.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.001024 512 150 150 18368 0.3872 1.16963 25.6435 27.2454 27.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 6.4e-05 512 220 1000 272384 13.5774 6.72378 133.852 209.494 363.833 363.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1530 3.2e-05 512 230 250 544768 28.8569 13.3653 70.9459 419.037 532.417 532.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 6.4e-05 2048 240 850 218624 58.0522 28.4218 375.424 837.415 1299.47 1299.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 360 0.001024 2048 110 1250 2688 2.7479 1.36621 6.57792 90.3751 101.168 101.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1690 6.4e-05 512 330 300 268800 13.826 6.71978 44.5543 209.498 274.783 274.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 650 0.001024 1024 110 2450 14448 0.770752 0.846496 31.0069 26.0783 58.7856 58.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 0.000512 512 60 550 37296 0.864256 8.55181 26.3185 35.7797 35.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 420 3.2e-05 2048 115 1700 252672 175.301 56.0501 736.167 1674.52 2642.23 2642.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.001024 512 160 450 17304 0.387072 2.46179 25.6146 28.5056 28.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.001024 512 150 150 18312 0.387296 0.892032 25.6525 26.9739 27.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 6.4e-05 512 220 1000 268800 13.8615 6.73034 106.915 209.531 337.224 337.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1530 3.2e-05 512 230 250 548352 28.6384 13.3742 57.4792 418.769 518.471 518.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 6.4e-05 2048 240 850 217728 58.3946 28.4167 306.557 838.119 1231.65 1231.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 360 0.001024 2048 110 1250 2016 2.72794 1.32966 4.69347 89.1802 98.0284 98.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1690 6.4e-05 512 330 300 268800 13.8579 6.72768 36.1515 209.532 266.454 266.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 650 0.001024 1024 110 2450 14784 0.768448 0.851136 27.5884 26.2768 55.5679 55.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 0.000512 512 60 550 37184 0.8608 7.51629 26.2557 34.6816 34.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 420 3.2e-05 2048 115 1700 250880 175.029 56.0804 658.48 1672.98 2562.76 2562.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.001024 512 160 450 17248 0.387072 2.27571 25.5799 28.2855 28.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.001024 512 150 150 18144 0.385504 0.835744 25.557 26.8229 26.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 6.4e-05 512 220 1000 265216 13.627 6.63517 94.7662 206.96 322.176 322.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1530 3.2e-05 512 230 250 530432 29.0368 13.1714 50.4802 413.595 506.497 506.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 6.4e-05 2048 240 850 218624 58.0444 28.2993 982.985 836.877 1906.37 1906.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 360 0.001024 2048 110 1250 1792 2.73706 1.33734 4.02266 89.5488 97.7462 97.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1690 6.4e-05 512 330 300 265216 13.628 6.63914 32.299 207.819 260.571 260.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 650 0.001024 1024 110 2450 14976 0.774144 0.853184 55.324 26.3495 83.389 83.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 0.000512 512 60 550 37440 0.863872 15.1736 26.3446 42.4287 42.4841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 420 3.2e-05 2048 115 1700 253952 174.886 56.1439 1391.01 1677.05 3299.28 3299.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.001024 512 160 450 17472 0.390624 4.65907 25.6417 30.7354 30.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.001024 512 150 150 18432 0.386272 1.63043 25.6544 27.7139 27.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 6.4e-05 512 220 1000 272384 13.5037 6.7072 200.97 209.121 430.489 430.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1530 3.2e-05 512 230 250 548864 28.3802 13.326 107.726 418.024 567.664 567.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 6.4e-05 2048 240 850 220160 57.8164 28.3523 578.926 838.664 1503.92 1504.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 360 0.001024 2048 110 1250 2816 2.76131 1.37309 10.5334 90.7313 105.5 105.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1690 6.4e-05 512 330 300 268288 13.7728 6.7049 67.0967 209.891 297.65 297.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 650 0.001024 1024 110 2450 14592 0.768 0.847104 36.5619 26.0658 64.3262 64.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 0.000512 512 60 550 37376 0.865856 10.4089 26.3202 37.642 37.6982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 420 3.2e-05 2048 115 1700 249856 175.263 56.0639 890.356 1670.14 2792.01 2792.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.001024 512 160 450 17408 0.387072 2.93645 25.6329 28.9979 29.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.001024 512 150 150 18304 0.386752 1.14278 25.5948 27.1681 27.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 6.4e-05 512 220 1000 270336 13.6211 6.7089 128.653 208.973 358.135 358.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1530 3.2e-05 512 230 250 548864 28.3917 13.3284 70.1963 417.686 529.814 529.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 6.4e-05 2048 240 850 219136 57.7567 28.2493 376.335 835.322 1297.82 1297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 360 0.001024 2048 110 1250 2048 2.73194 1.33952 5.62451 90.3097 100.106 100.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1690 6.4e-05 512 330 300 266240 13.8676 6.7031 43.373 208.975 273.103 273.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 650 0.001024 1024 110 2450 14592 0.771648 0.851968 30.4903 26.1505 58.3486 58.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 0.000512 512 60 550 37248 0.858848 8.98822 26.2779 36.1692 36.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 420 3.2e-05 2048 115 1700 245760 175.405 55.6605 747.613 1664.74 2643.61 2643.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.001024 512 160 450 17280 0.385024 2.4857 25.5848 28.4979 28.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.001024 512 150 150 18240 0.386176 1.0199 25.6007 27.0483 27.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 6.4e-05 512 220 1000 264192 13.5795 6.61702 106.496 206.255 333.133 333.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1530 3.2e-05 512 230 250 540672 28.078 13.1338 58.6932 412.222 512.336 512.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 6.4e-05 2048 240 850 218112 57.708 28.3309 319.666 832.712 1238.57 1238.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 360 0.001024 2048 110 1250 2304 2.76419 1.35987 5.53533 90.9249 100.685 100.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1690 6.4e-05 512 330 300 264192 13.5808 6.61296 36.6751 206.263 263.315 263.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 650 0.001024 1024 110 2450 14336 0.764416 0.843808 27.41 25.9123 55.0119 55.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 0.000512 512 60 550 37120 0.860544 7.90954 26.2571 35.0717 35.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 420 3.2e-05 2048 115 1700 245760 175.925 56.0005 661.571 1671.55 2565.23 2565.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.001024 512 160 450 17152 0.385024 2.18192 25.5498 28.1601 28.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.001024 512 150 150 18176 0.385024 0.957312 25.6171 27.004 27.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 6.4e-05 512 220 1000 270336 13.6343 6.70442 94.738 209.192 324.449 324.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1530 3.2e-05 512 230 250 540672 29.0041 13.3262 52.1701 418.043 512.757 512.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 6.4e-05 2048 240 850 217088 58.1346 28.2665 282.182 836.204 1204.94 1205.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 360 0.001024 2048 110 1250 1024 2.7152 1.31251 3.54816 88.2634 95.9346 96.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1690 6.4e-05 512 330 300 262144 14.0879 6.70454 32.4803 209.192 262.651 262.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 650 0.001024 1024 110 2450 14976 0.777952 0.858592 61.1087 26.338 89.1671 89.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 0.000512 512 60 550 37368 0.861312 16.363 26.3014 43.5714 43.6274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 420 3.2e-05 2048 115 1700 253440 175.229 56.1066 1417.81 1676.3 3325.64 3325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.001024 512 160 450 17496 0.38912 4.76976 25.6587 30.8607 30.9193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.001024 512 150 150 18432 0.387072 1.72598 25.6586 27.8148 27.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 6.4e-05 512 220 1000 271872 13.5572 6.71594 205.825 209.306 435.595 435.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1530 3.2e-05 512 230 250 548352 28.3754 13.3509 108.584 417.684 568.21 568.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 6.4e-05 2048 240 850 220032 58.0179 28.3621 589.727 838.341 1514.61 1514.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 360 0.001024 2048 110 1250 2592 2.75251 1.35658 9.93498 90.2407 104.385 104.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1690 6.4e-05 512 330 300 267264 13.8608 6.71894 67.5592 208.95 297.275 297.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 650 0.001024 1024 110 2450 14688 0.766464 0.857504 41.9539 26.2409 69.9015 69.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 0.000512 512 60 550 37296 0.858752 11.5466 26.3051 38.7569 38.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 420 3.2e-05 2048 115 1700 248832 175.253 56.0005 992.978 1670.51 2894.94 2895.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.001024 512 160 450 17424 0.38864 3.38253 25.6613 29.4744 29.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.001024 512 150 150 18288 0.383968 1.20218 25.606 27.2351 27.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 6.4e-05 512 220 1000 267264 13.5549 6.66224 144.119 207.462 371.983 372.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1530 3.2e-05 512 230 250 543744 28.1494 13.1994 76.7978 414.65 533.013 533.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 6.4e-05 2048 240 850 218880 57.8112 28.4412 419.441 835.463 1341.32 1341.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 360 0.001024 2048 110 1250 2304 2.73299 1.33939 6.76611 89.4369 100.372 100.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1690 6.4e-05 512 330 300 262656 13.8551 6.65411 47.6798 207.511 275.887 276.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 650 0.001024 1024 110 2450 14256 0.767936 0.845632 35.3108 25.9311 62.9384 63.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 0.000512 512 60 550 37152 0.862208 9.78125 26.234 36.9214 36.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 420 3.2e-05 2048 115 1700 248832 175.632 56.0026 817.11 1669.04 2717.98 2718.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.001024 512 160 450 17280 0.3856 2.73203 25.6 28.7607 28.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.001024 512 150 150 18144 0.386336 1.01376 25.5508 26.9931 27.0524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 6.4e-05 512 220 1000 269568 13.7161 6.72378 121.238 208.873 350.737 350.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1530 3.2e-05 512 230 250 539136 29.1146 13.3449 63.5498 417.411 523.633 523.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 6.4e-05 2048 240 850 217728 58.2164 28.3873 342.982 834.896 1264.64 1264.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 360 0.001024 2048 110 1250 1728 2.7721 1.35053 4.81107 89.5854 98.6167 98.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1690 6.4e-05 512 330 300 262656 14.0754 6.72115 39.5407 208.864 269.388 269.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 650 0.001024 1024 110 2450 14400 0.763904 0.846688 32.7629 26.0432 60.5031 60.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 0.000512 512 60 550 37152 0.862336 9.18835 26.2973 36.3961 36.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 420 3.2e-05 2048 115 1700 239616 175.176 55.3083 750.326 1658.18 2639.19 2639.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.001024 512 160 450 17280 0.387072 2.49453 25.6602 28.5857 28.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.001024 512 150 150 18144 0.384928 0.948096 25.6096 26.9853 27.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 6.4e-05 512 220 1000 258048 13.6697 6.57254 109.644 204.44 334.515 334.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1530 3.2e-05 512 230 250 534528 27.908 13.04 59.7839 408.516 509.461 509.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 6.4e-05 2048 240 850 216576 57.4919 27.9941 325.77 829.574 1241 1241.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 360 0.001024 2048 110 1250 1152 2.71091 1.31706 4.18083 87.8181 96.1297 96.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1690 6.4e-05 512 330 300 258048 13.673 6.57203 36.785 204.439 261.652 261.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 650 0.001024 1024 110 2450 13680 0.76784 0.839232 30.2981 25.7369 57.7239 57.8005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 0.000512 512 60 550 37080 0.859968 8.70602 26.2842 35.8956 35.9506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 420 3.2e-05 2048 115 1700 241920 177.164 56.0026 693.708 1669.54 2596.6 2596.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.001024 512 160 450 16920 0.382912 2.50077 25.46 28.3868 28.4413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.001024 512 150 150 18000 0.386368 1.08096 25.5498 27.0595 27.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 6.4e-05 512 220 1000 264960 13.9728 6.7177 103.436 208.974 333.283 333.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1530 3.2e-05 512 230 250 529920 29.8631 13.357 54.5221 417.538 515.484 515.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 6.4e-05 2048 240 850 218880 57.9964 28.3723 301.665 835.334 1223.52 1223.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 360 0.001024 2048 110 1250 1440 2.76586 1.33856 5.06787 89.2823 98.5509 98.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1690 6.4e-05 512 330 300 264960 13.9653 6.72154 35.3864 208.977 265.229 265.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 650 0.001024 1024 110 2450 14880 0.768 0.854016 58.3268 26.2387 86.2707 86.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 0.000512 512 60 550 37360 0.861472 15.6754 26.2981 42.8804 42.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 420 3.2e-05 2048 115 1700 253440 174.973 56.081 1373.3 1676.83 3281.37 3281.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.001024 512 160 450 17440 0.383968 4.46013 25.6268 30.5148 30.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.001024 512 150 150 18400 0.385792 1.6799 25.6428 27.7506 27.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 6.4e-05 512 220 1000 273920 13.5219 6.72096 203.552 209.793 433.77 433.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1530 3.2e-05 512 230 250 547840 28.6452 13.3785 105.26 419.356 566.854 567.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 6.4e-05 2048 240 850 220160 57.8814 28.3722 570.918 839.538 1496.87 1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 360 0.001024 2048 110 1250 2560 2.73782 1.35197 9.39994 90.0828 103.674 103.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1690 6.4e-05 512 330 300 268800 13.8603 6.72938 66.5224 209.791 297.086 297.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 650 0.001024 1024 110 2450 14720 0.763168 0.847872 41.7224 26.1108 69.5289 69.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 0.000512 512 60 550 37280 0.862208 11.3848 26.2793 38.5739 38.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 420 3.2e-05 2048 115 1700 250880 175.305 56.0339 941.028 1675.65 2848.22 2848.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.001024 512 160 450 17280 0.385024 3.10458 25.5633 29.0956 29.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.001024 512 150 150 18240 0.385024 1.22096 25.5771 27.2272 27.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 6.4e-05 512 220 1000 271360 13.676 6.71712 137.617 209.674 367.874 368.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1530 3.2e-05 512 230 250 542720 29.0185 13.3518 72.2012 419.062 533.85 534.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 6.4e-05 2048 240 850 220160 57.7799 28.2905 396.066 838.128 1320.43 1320.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 360 0.001024 2048 110 1250 2560 2.74435 1.35571 7.17728 90.2495 101.627 101.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1690 6.4e-05 512 330 300 266240 13.9483 6.71648 45.2455 209.673 275.768 275.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 650 0.001024 1024 110 2450 14400 0.767808 0.849984 34.7511 26.2402 62.6935 62.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 0.000512 512 60 550 37200 0.862144 9.65632 26.3046 36.8708 36.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 420 3.2e-05 2048 115 1700 245760 175.852 55.9185 777.967 1670.58 2680.52 2680.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.001024 512 160 450 17280 0.386624 2.66688 25.6358 28.7324 28.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.001024 512 150 150 18240 0.385376 1.07658 25.6433 27.1455 27.1974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 6.4e-05 512 220 1000 268800 13.3446 6.62586 116.331 206.492 342.984 343.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1530 3.2e-05 512 230 250 537600 28.3262 14.5864 61.2107 413.166 517.506 517.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 6.4e-05 2048 240 850 218880 57.8573 28.3108 332.586 835.705 1254.62 1254.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 360 0.001024 2048 110 1250 1920 2.78758 1.36026 5.13613 90.2062 99.5912 99.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1690 6.4e-05 512 330 300 261120 13.8078 6.62451 37.5823 206.489 264.69 264.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 650 0.001024 1024 110 2450 14720 0.77824 0.862112 33.021 26.3443 61.0891 61.1689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 0.000512 512 60 550 37120 0.862464 8.88986 26.2979 36.0986 36.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 420 3.2e-05 2048 115 1700 245760 176.71 56.1032 718.313 1677.38 2628.7 2628.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.001024 512 160 450 16960 0.383072 2.53658 25.4707 28.4342 28.4909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.001024 512 150 150 17920 0.38416 0.997664 25.4852 26.9085 26.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 6.4e-05 512 220 1000 266240 13.48 6.62118 106.336 206.498 333.127 333.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1530 3.2e-05 512 230 250 532480 28.7043 13.1327 56.312 412.598 510.962 511.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 6.4e-05 2048 240 850 215040 57.3723 27.9646 303.07 825.426 1213.99 1214.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 360 0.001024 2048 110 1250 2560 2.77536 1.37402 6.30653 89.6002 100.157 100.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1690 6.4e-05 512 330 300 256000 14.0624 6.62307 34.5784 206.504 261.948 262.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 650 0.001024 1024 110 2450 13600 0.752288 0.825344 30.3939 25.3812 57.437 57.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 0.000512 512 60 550 36800 0.854784 9.10173 26.1411 36.1432 36.2023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 420 3.2e-05 2048 115 1700 243200 173.663 55.265 680.903 1650.42 2560.44 2560.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.001024 512 160 450 16800 0.380576 2.33299 25.4178 28.1744 28.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.001024 512 150 150 18000 0.386112 0.795168 25.589 26.812 26.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 6.4e-05 512 220 1000 268800 13.3426 6.62538 102.897 206.593 329.643 329.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1530 3.2e-05 512 230 250 537600 28.3391 13.1468 54.0092 412.762 508.471 508.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 6.4e-05 2048 240 850 211200 58.0501 27.9224 285.879 825.823 1197.83 1197.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 360 0.001024 2048 110 1250 0 1.26077 0.004416 85.5322 86.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1690 6.4e-05 512 330 300 256000 14.0731 7.88992 33.4388 292.139 347.803 261.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 650 0.001024 1024 110 2460 14976 0.770592 0.852992 46.9024 26.3039 74.9117 74.9893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1140 0.000512 512 60 540 37504 0.865248 12.3965 26.3415 39.6474 39.7025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 420 3.2e-05 2048 115 1680 245760 177.196 56.0614 1840.37 1676.69 3750.51 3750.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 0.001024 512 160 480 17408 0.387072 3.73555 25.6559 29.8207 29.8783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 0.001024 512 150 180 18272 0.387424 1.53616 25.6601 27.6285 27.6849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 6.4e-05 512 220 1020 275456 13.4136 6.71379 164.721 209.761 394.796 394.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1530 3.2e-05 512 230 240 536576 29.7179 13.3595 146.257 419.337 608.891 609.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 6.4e-05 2048 240 840 221696 57.8033 28.3027 816.41 838.483 1741.16 1741.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 360 0.001024 2048 110 1260 2688 2.75578 1.37213 7.50336 91.8952 103.628 103.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1690 6.4e-05 512 330 300 273408 13.5381 6.71446 59.1421 209.842 289.428 289.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 650 0.001024 1024 110 2460 14976 0.774144 0.85392 30.9102 26.3463 58.9682 59.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1140 0.000512 512 60 540 37440 0.866272 8.13875 26.3221 35.3744 35.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 420 3.2e-05 2048 115 1680 245760 177.407 56.0799 1786.06 1676.79 3696.54 3696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 0.001024 512 160 480 17344 0.389184 2.45363 25.6438 28.5316 28.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 0.001024 512 150 180 18240 0.387072 1.02896 25.6592 27.1189 27.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 6.4e-05 512 220 1020 274432 13.3855 6.70906 108.078 209.183 337.541 337.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1530 3.2e-05 512 230 240 532480 29.8888 13.3302 144.591 417.98 606.01 606.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 6.4e-05 2048 240 840 221184 58.0534 28.2952 806.449 838.562 1731.53 1731.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 360 0.001024 2048 110 1260 2560 2.77162 1.37072 5.2025 93.2366 102.681 102.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1690 6.4e-05 512 330 300 272384 13.4997 6.70925 45.8319 209.098 275.331 275.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 650 0.001024 1024 110 2460 14784 0.770048 0.85248 25.6066 26.313 53.6293 53.7079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1140 0.000512 512 60 540 37440 0.865664 6.81574 26.3469 34.0732 34.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 420 3.2e-05 2048 115 1680 242688 178.186 56.093 1848.08 1674.32 3756.88 3757.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 0.001024 512 160 480 17280 0.38912 2.12077 25.6201 28.1714 28.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1630 0.001024 512 150 180 18144 0.389088 2.46298 25.6163 28.5098 28.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 6.4e-05 512 220 1020 273408 13.3413 6.68045 89.4765 208.454 318.145 318.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1530 3.2e-05 512 230 240 528384 29.8726 13.284 144.218 416.675 604.269 604.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 880 6.4e-05 2048 240 840 221184 57.8513 28.3108 821.078 837.533 1744.94 1745.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 360 0.001024 2048 110 1260 2304 2.74829 1.35558 10.0929 91.4172 105.717 105.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1690 6.4e-05 512 330 300 270336 13.5636 6.68499 83.4217 208.454 312.319 312.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 650 0.001024 1024 110 2460 14592 0.770048 0.848704 22.4452 26.0641 50.2153 50.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1140 0.000512 512 60 540 37376 0.866112 5.98502 26.3022 33.1984 33.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 420 3.2e-05 2048 115 1680 241664 178.273 55.9436 1833.57 1670.17 3738.16 3738.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 0.001024 512 160 480 17280 0.38912 1.8016 25.6324 27.8636 27.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1630 0.001024 512 150 180 18176 0.39024 2.49971 25.645 28.5769 28.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 6.4e-05 512 220 1020 274432 13.3861 6.70925 77.5343 208.957 306.773 306.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1530 3.2e-05 512 230 240 532480 29.8998 13.3288 145.202 417.666 606.313 606.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 880 6.4e-05 2048 240 840 219136 58.0813 28.3166 809.529 835.301 1731.4 1731.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 360 0.001024 2048 110 1260 2048 2.73059 1.34394 9.06739 91.01 104.254 104.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1690 6.4e-05 512 330 300 270336 13.6904 6.70749 83.8316 208.958 313.384 313.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 650 0.001024 1024 110 2460 14960 0.774912 0.853728 60.6937 26.27 88.6797 88.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 0.000512 512 60 540 37480 0.86736 15.907 26.3096 43.1303 43.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 420 3.2e-05 2048 115 1680 245760 176.802 56.1235 1480.48 1675.39 3388.98 3389.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.001024 512 160 480 17400 0.386976 5.46912 25.6532 31.5516 31.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.001024 512 150 180 18240 0.387072 2.21184 25.6344 28.2755 28.3296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 6.4e-05 512 220 1020 275200 13.4734 6.72973 223.144 209.597 453.12 453.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1530 3.2e-05 512 230 240 535040 29.7073 13.3891 128.855 418.992 591.153 591.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 6.4e-05 2048 240 840 221440 57.8816 28.3637 1129.77 837.805 2053.99 2054.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 360 0.001024 2048 110 1260 2560 2.75936 1.36234 10.0028 91.04 105.263 105.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1690 6.4e-05 512 330 300 273920 13.534 6.72973 68.5404 209.597 298.581 298.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 650 0.001024 1024 110 2460 14880 0.766976 0.851968 39.0041 26.208 66.9207 66.9991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 0.000512 512 60 540 37440 0.867456 10.4371 26.305 37.6569 37.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 420 3.2e-05 2048 115 1680 245760 176.738 56.1583 1186.6 1675.01 3094.7 3094.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 0.001024 512 160 480 17360 0.388 3.3529 25.6472 29.4318 29.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 0.001024 512 150 180 18160 0.388576 1.42541 25.6053 27.4625 27.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 6.4e-05 512 220 1020 273920 13.5253 6.72054 142.839 209.565 372.834 372.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1530 3.2e-05 512 230 240 532480 29.8506 13.3808 93.63 418.901 555.978 556.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 6.4e-05 2048 240 840 221440 57.7866 28.3054 1086.34 837.688 2010.28 2010.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 360 0.001024 2048 110 1260 2240 2.75258 1.35686 5.98534 90.7283 100.928 101.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1690 6.4e-05 512 330 300 273920 13.5269 6.72166 43.9919 209.565 273.996 274.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 650 0.001024 1024 110 2460 14640 0.772224 0.84992 32.2503 26.0781 60.0333 60.1098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 0.000512 512 60 540 37320 0.860608 8.72147 26.2823 35.9076 35.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 420 3.2e-05 2048 115 1680 241920 177.375 55.9698 2235.44 1670.3 4139.27 4139.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 0.001024 512 160 480 17280 0.388992 2.67878 25.6421 28.7503 28.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 0.001024 512 150 180 18120 0.387072 1.1073 25.6211 27.1592 27.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 6.4e-05 512 220 1020 272640 13.5161 6.71667 117.629 208.999 347.044 347.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1530 3.2e-05 512 230 240 529920 29.8599 13.3509 80.0333 417.72 541.182 541.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 6.4e-05 2048 240 840 218880 58.1227 28.3297 1056.77 835.992 1979.38 1979.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 360 0.001024 2048 110 1260 2400 2.75814 1.36019 5.66826 91.6241 101.511 101.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1690 6.4e-05 512 330 300 272640 13.5109 6.71699 56.0496 213.593 290.055 290.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 650 0.001024 1024 110 2460 14720 0.767104 0.846176 28.1083 26.109 55.914 55.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1140 0.000512 512 60 540 37280 0.865088 7.51357 26.2624 34.687 34.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 420 3.2e-05 2048 115 1680 245760 176.661 56.0986 2258.1 1675.69 4166.76 4166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 0.001024 512 160 480 17280 0.390304 2.36493 25.6557 28.4538 28.5123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 0.001024 512 150 180 18080 0.385248 0.917088 25.6026 26.9487 26.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 6.4e-05 512 220 1020 271360 13.6748 6.71715 100.149 209.684 330.41 330.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1530 3.2e-05 512 230 240 532480 29.8601 13.3562 195.181 419.077 657.69 657.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 6.4e-05 2048 240 840 220160 57.8324 28.3475 1056.47 838.141 1980.95 1981.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 360 0.001024 2048 110 1260 1920 2.77158 1.3656 3.66819 91.0693 98.9758 99.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1690 6.4e-05 512 330 300 271360 13.6854 6.70925 54.5195 226.039 301.147 301.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 650 0.001024 1024 110 2460 14880 0.764512 0.852704 59.3112 26.2126 87.2233 87.3001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 0.000512 512 60 540 37488 0.866304 15.2061 26.3196 42.4379 42.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 420 3.2e-05 2048 115 1680 244224 176.762 56.0534 1348.99 1672.62 3254.61 3254.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.001024 512 160 480 17376 0.387072 5.0655 25.6411 31.1355 31.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.001024 512 150 180 18240 0.385984 2.00723 25.6364 28.0717 28.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 6.4e-05 512 220 1020 274944 13.4034 6.72154 204.302 209.247 433.86 434.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1530 3.2e-05 512 230 240 534528 29.6139 13.3591 104.884 418.279 566.354 566.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 6.4e-05 2048 240 840 221184 57.6383 28.3309 585.682 836.397 1508.21 1508.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 360 0.001024 2048 110 1260 2688 2.75434 1.35875 10.0536 90.3514 104.621 104.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1690 6.4e-05 512 330 300 273408 13.4931 6.72358 62.2681 209.245 291.91 292.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 650 0.001024 1024 110 2460 14784 0.767296 0.850464 37.6257 26.3068 65.6319 65.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 0.000512 512 60 540 37440 0.864352 10.0305 26.3463 37.287 37.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 420 3.2e-05 2048 115 1680 242688 177.032 55.9577 842.652 1674.29 2750.12 2750.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.001024 512 160 480 17280 0.385152 3.24438 25.619 29.2932 29.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.001024 512 150 180 18144 0.386368 1.32902 25.618 27.3763 27.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 6.4e-05 512 220 1020 273408 13.3482 6.68314 135.921 208.45 364.59 364.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1530 3.2e-05 512 230 240 528384 29.6526 13.2854 69.5567 416.665 529.373 529.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 6.4e-05 2048 240 840 221184 57.5775 28.2767 372.358 837.351 1295.72 1295.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 360 0.001024 2048 110 1260 2304 2.74877 1.35782 6.11504 90.1352 100.455 100.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1690 6.4e-05 512 330 300 270336 13.5174 6.6823 41.417 208.449 270.253 270.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 650 0.001024 1024 110 2460 14688 0.768 0.851968 30.779 26.2188 58.7004 58.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 0.000512 512 60 540 37296 0.864256 8.38854 26.2605 35.5606 35.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 420 3.2e-05 2048 115 1680 239616 177.41 55.9663 681.751 1668.97 2584.28 2584.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.001024 512 160 480 17280 0.3952 2.67264 25.6425 28.7534 28.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.001024 512 150 180 18144 0.387072 1.07395 25.6444 27.1482 27.2039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 6.4e-05 512 220 1020 271872 13.3076 6.66262 109.145 207.282 336.579 336.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1530 3.2e-05 512 230 240 525312 29.5879 13.2035 55.783 414.319 513.102 513.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 6.4e-05 2048 240 840 218880 57.9335 28.3564 952.629 834.757 1873.83 1873.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 360 0.001024 2048 110 1260 2304 2.73501 1.34022 4.74458 89.5274 98.447 98.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1690 6.4e-05 512 330 300 267264 13.5398 6.65805 33.061 207.287 260.73 260.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 650 0.001024 1024 110 2460 14592 0.764832 0.848096 27.5817 26.1717 55.4478 55.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 0.000512 512 60 540 37248 0.863264 7.34973 26.2803 34.5379 34.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 420 3.2e-05 2048 115 1680 239616 176.886 55.6626 876.743 1666.14 2775.62 2775.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 0.001024 512 160 480 17088 0.385024 2.28915 25.5241 28.2409 28.2976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 0.001024 512 150 180 18048 0.385344 1.04448 25.6189 27.0904 27.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 6.4e-05 512 220 1020 270336 13.2436 6.61504 97.0812 206.437 323.555 323.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1530 3.2e-05 512 230 240 516096 29.9862 13.1276 67.8435 412.688 523.856 524.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 6.4e-05 2048 240 840 218112 57.85 28.1588 942.466 833.418 1862.05 1862.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 360 0.001024 2048 110 1260 2304 2.7632 1.35936 4.87808 90.2672 99.3656 99.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1690 6.4e-05 512 330 300 264192 13.5751 6.61677 29.6742 206.497 256.545 256.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 650 0.001024 1024 110 2460 14400 0.765952 0.852064 24.202 26.2356 52.1412 52.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 0.000512 512 60 540 37200 0.863456 6.5455 26.2799 33.7343 33.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 420 3.2e-05 2048 115 1680 238080 178.385 55.9543 1984.52 1670.43 3889.48 3889.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 0.001024 512 160 480 17040 0.38912 2.07462 25.5558 28.0625 28.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 0.001024 512 150 180 18000 0.385184 0.924896 25.6176 26.9696 27.0266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 6.4e-05 512 220 1020 268800 13.3461 6.62253 84.9136 206.466 311.533 311.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1530 3.2e-05 512 230 240 522240 29.5439 13.1463 61.9004 412.598 517.409 517.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 6.4e-05 2048 240 840 218880 57.9411 28.3296 944.455 835.592 1866.47 1866.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 360 0.001024 2048 110 1260 1920 2.78134 1.36195 3.72256 90.4585 98.4251 98.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1690 6.4e-05 512 330 300 268800 13.346 6.62534 45.7186 206.467 272.335 272.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 650 0.001024 1024 110 2460 14896 0.772096 0.851968 54.847 26.2269 82.7832 82.8595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 0.000512 512 60 540 37464 0.865728 14.3646 26.3366 41.6139 41.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 420 3.2e-05 2048 115 1680 243712 177.2 56.0878 1287.15 1674.22 3194.84 3194.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.001024 512 160 480 17360 0.386944 4.69539 25.6501 30.7727 30.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.001024 512 150 180 18256 0.3872 1.91693 25.6655 28.0133 28.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 6.4e-05 512 220 1020 274176 13.4941 6.72934 200.974 209.459 430.841 430.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1530 3.2e-05 512 230 240 534016 29.7475 13.3802 103.557 418.7 565.6 565.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 6.4e-05 2048 240 840 220416 58.0147 28.3546 557.898 837.386 1481.82 1481.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 360 0.001024 2048 110 1260 2464 2.75766 1.35213 8.82726 90.0703 103.107 103.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1690 6.4e-05 512 330 300 272384 13.605 6.72928 61.2111 209.46 291.188 291.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 650 0.001024 1024 110 2460 14784 0.763904 0.846624 36.0079 26.1498 63.8546 63.9305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 0.000512 512 60 540 37408 0.866304 9.73763 26.331 36.9824 37.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 420 3.2e-05 2048 115 1680 243712 176.979 55.9956 821.045 1674.32 2728.53 2728.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.001024 512 160 480 17248 0.387072 3.08528 25.6097 29.1246 29.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.001024 512 150 180 18144 0.38912 1.31309 25.6296 27.3756 27.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 6.4e-05 512 220 1020 272384 13.5666 6.72381 128.187 209.469 358.132 358.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1530 3.2e-05 512 230 240 530432 29.9743 13.3609 66.4954 418.693 528.73 528.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 6.4e-05 2048 240 840 220416 57.8564 28.3483 357.052 837.315 1280.74 1280.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 360 0.001024 2048 110 1260 2240 2.76614 1.35776 6.25494 90.3581 100.838 100.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1690 6.4e-05 512 330 300 272384 13.5811 6.71846 39.5999 209.471 269.553 269.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 650 0.001024 1024 110 2460 14448 0.773728 0.848512 29.9279 26.0787 57.7107 57.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 0.000512 512 60 540 37296 0.864256 8.18973 26.2981 35.3986 35.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 420 3.2e-05 2048 115 1680 241920 177.728 56.1751 688 1674.36 2596.46 2596.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.001024 512 160 480 17136 0.386304 2.46838 25.5791 28.4764 28.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.001024 512 150 180 18144 0.38784 1.01674 25.6639 27.1112 27.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 6.4e-05 512 220 1020 274176 13.5015 8.33126 108.513 209.508 340.037 340.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1530 3.2e-05 512 230 240 526848 30.2577 13.3775 56.2832 418.739 518.868 519.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 6.4e-05 2048 240 840 220416 57.9952 28.4164 302.734 837.485 1226.78 1226.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 360 0.001024 2048 110 1260 2016 2.7304 1.3305 4.7271 89.1789 98.0645 98.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1690 6.4e-05 512 330 300 268800 13.8762 6.72934 33.1239 209.514 263.431 263.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 650 0.001024 1024 110 2460 14784 0.77072 0.851296 26.3258 26.2849 54.3159 54.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 0.000512 512 60 540 37184 0.864096 7.08304 26.2431 34.2347 34.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 420 3.2e-05 2048 115 1680 243712 176.757 55.9819 608.466 1673.34 2514.73 2514.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.001024 512 160 480 17024 0.385184 2.13475 25.5235 28.0879 28.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.001024 512 150 180 17920 0.382976 0.959328 25.5447 26.9313 26.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 6.4e-05 512 220 1020 265216 13.6394 6.63626 92.399 207.002 319.864 320.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1530 3.2e-05 512 230 240 516096 30.1758 13.1785 48.2306 413.678 505.477 505.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 6.4e-05 2048 240 840 218624 57.9826 28.2789 264.792 837.053 1188.26 1188.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 360 0.001024 2048 110 1260 1792 2.73398 1.33946 4.54115 90.3394 99.0579 99.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1690 6.4e-05 512 330 300 265216 13.6309 6.6384 29.0109 207.004 256.47 256.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 650 0.001024 1024 110 2460 14560 0.7728 0.84848 23.8083 26.0603 51.5755 51.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 0.000512 512 60 540 37240 0.8704 6.46435 26.3169 33.6961 33.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 420 3.2e-05 2048 115 1680 232960 177.89 55.648 519.624 1659.07 2412.43 2412.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.001024 512 160 480 17080 0.387072 2.08454 25.597 28.113 28.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.001024 512 150 180 17920 0.385152 0.807168 25.5832 26.8197 26.8759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 6.4e-05 512 220 1020 259840 13.6453 6.58842 80.368 204.633 305.421 305.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1530 3.2e-05 512 230 240 519680 29.2502 13.0765 60.9544 408.907 512.405 512.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 6.4e-05 2048 240 840 215040 58.3023 28.1129 868.63 829.981 1785.19 1785.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 360 0.001024 2048 110 1260 2240 2.76842 1.35782 5.06618 90.9033 100.2 100.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1690 6.4e-05 512 330 300 259840 13.6561 6.59046 25.3774 204.635 250.446 250.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 650 0.001024 1024 110 2460 14976 0.775936 0.855072 52.4396 26.3229 80.4815 80.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 0.000512 512 60 540 37440 0.866784 14.2114 26.2984 41.4245 41.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 420 3.2e-05 2048 115 1680 245760 176.579 56.1408 1232.59 1675.37 3140.88 3141.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.001024 512 160 480 17344 0.387456 4.50326 25.6275 30.5628 30.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.001024 512 150 180 18240 0.387072 1.80838 25.6456 27.8847 27.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 6.4e-05 512 220 1020 274432 13.3725 6.71331 189.469 208.921 418.67 418.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1530 3.2e-05 512 230 240 532480 29.663 13.3263 99.6344 417.621 560.458 560.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 6.4e-05 2048 240 840 221184 57.736 28.33 531.623 838.549 1456.4 1456.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 360 0.001024 2048 110 1260 2560 2.76771 1.3688 8.99744 90.6743 103.911 104.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1690 6.4e-05 512 330 300 272384 13.4934 6.70384 59.0917 208.93 288.405 288.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 650 0.001024 1024 110 2460 14592 0.768064 0.847872 34.9359 26.0677 62.7063 62.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 0.000512 512 60 540 37376 0.866304 9.82016 26.3038 37.034 37.0917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 420 3.2e-05 2048 115 1680 241664 177.185 55.8999 830.541 1670.3 2734.12 2734.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.001024 512 160 480 17280 0.387104 2.99885 25.6319 29.0648 29.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.001024 512 150 180 18176 0.388736 1.30867 25.6531 27.3935 27.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 6.4e-05 512 220 1020 274432 13.393 6.70931 126.319 208.994 355.604 355.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1530 3.2e-05 512 230 240 532480 29.6888 13.3284 67.4485 417.725 528.412 528.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 6.4e-05 2048 240 840 219136 57.7679 28.2493 360.876 836.068 1283.12 1283.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 360 0.001024 2048 110 1260 2048 2.73197 1.33776 5.03242 90.3134 99.5146 99.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1690 6.4e-05 512 330 300 270336 13.6259 6.70944 39.9738 208.994 269.489 269.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 650 0.001024 1024 110 2460 14592 0.769088 0.84992 29.6034 26.1549 57.4609 57.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 0.000512 512 60 540 37248 0.864192 8.30554 26.2619 35.4789 35.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 420 3.2e-05 2048 115 1680 239616 176.737 55.7633 684.309 1665.01 2582.01 2582.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.001024 512 160 480 17088 0.383872 2.55206 25.5469 28.5273 28.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.001024 512 150 180 18048 0.385024 1.14982 25.6103 27.1897 27.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 6.4e-05 512 220 1020 270336 13.2265 6.61914 103.182 206.293 329.505 329.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1530 3.2e-05 512 230 240 516096 29.9836 13.1186 54.4027 412.283 509.999 510.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 6.4e-05 2048 240 840 218112 57.6988 28.1805 300.728 833.629 1220.4 1220.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 360 0.001024 2048 110 1260 2304 2.76675 1.35677 5.38378 89.8827 99.489 99.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1690 6.4e-05 512 330 300 264192 13.5887 6.61648 32.889 206.296 259.576 259.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 650 0.001024 1024 110 2460 14336 0.767296 0.842528 25.2197 25.9117 52.8237 52.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 0.000512 512 60 540 37120 0.864256 7.64406 26.2312 34.7838 34.8426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 420 3.2e-05 2048 115 1680 237568 178.488 55.9186 632.791 1671.71 2539.1 2539.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.001024 512 160 480 17152 0.387072 2.27536 25.6404 28.3462 28.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.001024 512 150 180 17920 0.385024 1.11626 25.5711 27.1156 27.1704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 6.4e-05 512 220 1020 270336 13.6367 6.70838 93.2361 209.193 322.956 323.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1530 3.2e-05 512 230 240 524288 30.2836 13.327 51.514 418.048 513.377 513.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 6.4e-05 2048 240 840 217088 58.1214 28.3376 278.313 836.218 1201.15 1201.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 360 0.001024 2048 110 1260 1024 2.71373 1.31434 4.2161 88.2605 96.6021 96.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1690 6.4e-05 512 330 300 270336 13.6493 6.7087 30.7451 209.197 260.486 260.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 650 0.001024 1024 110 2460 14720 0.775296 0.851968 23.9724 26.3226 52.005 52.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 0.000512 512 60 540 37120 0.863552 7.09427 26.2559 34.2604 34.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 420 3.2e-05 2048 115 1680 245760 176.69 56.0686 595.477 1676.04 2504.47 2504.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.001024 512 160 480 16960 0.386464 2.22566 25.5427 28.1996 28.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.001024 512 150 180 17920 0.388096 0.991232 25.602 27.0208 27.0747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 6.4e-05 512 220 1020 266240 13.4729 6.62323 85.0043 206.349 311.633 311.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1530 3.2e-05 512 230 240 512000 30.2979 13.1318 46.1591 412.305 502.107 502.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 6.4e-05 2048 240 840 215040 57.3705 27.966 251.222 824.816 1161.53 1161.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 360 0.001024 2048 110 1260 1280 2.81718 1.36691 4.61338 89.5632 98.4618 98.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1690 6.4e-05 512 330 300 266240 13.4724 6.61914 28.623 206.336 255.233 255.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 650 0.001024 1024 110 2496 14912 0.768 0.853952 46.4012 26.2853 74.3913 74.4695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1140 0.000512 512 60 576 37376 0.868352 12.8268 26.3086 40.0487 40.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 420 3.2e-05 2048 115 1728 254976 175.676 56.0443 1866.74 1675.53 3774.2 3774.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 0.001024 512 160 448 17536 0.385408 3.50374 25.6404 29.5735 29.6305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 0.001024 512 150 192 18176 0.362496 1.59402 13.2065 15.2067 15.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 6.4e-05 512 220 1024 274432 13.4702 6.71709 163.557 214.026 397.96 398.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1530 3.2e-05 512 230 256 530432 30.2106 13.3492 149.105 419.042 611.928 612.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 6.4e-05 2048 240 832 216064 58.6562 28.2911 771.852 837.892 1696.85 1696.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 360 0.001024 2048 110 1280 2048 2.78262 1.37011 5.86611 91.7669 101.883 101.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1690 6.4e-05 512 330 320 271360 13.6576 6.71648 61.3283 209.621 291.513 291.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 650 0.001024 1024 110 2496 14848 0.774848 0.853696 30.485 26.3226 58.5183 58.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1140 0.000512 512 60 576 37312 0.864256 8.48506 26.2849 35.6783 35.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 420 3.2e-05 2048 115 1728 253952 175.863 56.1029 1806.11 1675.38 3713.65 3713.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 0.001024 512 160 448 17472 0.387072 2.32797 25.6242 28.3812 28.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 0.001024 512 150 192 18112 0.387232 1.08339 25.6146 27.1291 27.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 6.4e-05 512 220 1024 272384 13.5107 6.7072 105.138 208.919 334.46 334.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1530 3.2e-05 512 230 256 528384 30.2386 13.3263 149.102 417.638 610.521 610.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 6.4e-05 2048 240 832 216064 58.7821 28.3776 764.829 837.849 1690 1690.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 360 0.001024 2048 110 1280 2048 2.79526 1.37178 4.08275 91.9597 100.306 100.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1690 6.4e-05 512 330 320 270336 13.6167 6.70771 47.3561 208.919 276.79 276.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 650 0.001024 1024 110 2496 14784 0.768 0.852896 25.5445 26.3016 53.5523 53.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1140 0.000512 512 60 576 37248 0.86368 7.10403 26.2845 34.2976 34.3531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 420 3.2e-05 2048 115 1728 251904 176.047 55.9365 1870.08 1674.31 3776.56 3776.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 0.001024 512 160 448 17472 0.388928 1.92989 25.6603 28.0218 28.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1630 0.001024 512 150 192 18048 0.388544 2.64502 25.608 28.6837 28.7392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 6.4e-05 512 220 1024 270336 13.5254 6.68262 87.7367 208.453 316.584 316.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1530 3.2e-05 512 230 256 522240 30.3144 13.2772 147.936 416.681 608.423 608.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 6.4e-05 2048 240 832 215040 58.8583 28.2726 764.111 837.366 1688.77 1688.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 360 0.001024 2048 110 1280 1536 2.77709 1.36275 6.80582 92.5847 103.629 103.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1690 6.4e-05 512 330 320 267264 13.799 6.68032 85.1439 208.454 314.265 314.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 650 0.001024 1024 110 2496 14592 0.768768 0.84944 22.3184 26.0625 50.0821 50.1637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1140 0.000512 512 60 576 37248 0.865888 6.26416 26.2811 33.458 33.5168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 420 3.2e-05 2048 115 1728 249856 176.602 55.9828 1854.78 1669.94 3757.5 3757.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 0.001024 512 160 448 17408 0.38912 1.64173 25.6203 27.6917 27.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1630 0.001024 512 150 192 18048 0.387104 2.64602 25.6143 28.6912 28.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 6.4e-05 512 220 1024 270336 13.6333 6.70826 75.434 208.944 304.907 305.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1530 3.2e-05 512 230 256 524288 30.502 13.3302 148.206 417.645 609.896 610.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 880 6.4e-05 2048 240 832 215040 58.7277 28.2808 773.565 835.215 1695.95 1696.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 360 0.001024 2048 110 1280 1536 2.75187 1.34144 6.79178 91.5897 102.575 102.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1690 6.4e-05 512 330 320 270336 13.6863 6.70736 87.6668 209.036 317.288 317.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 650 0.001024 1024 110 2496 14880 0.772096 0.854016 60.8664 26.2707 88.8447 88.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 0.000512 512 60 576 37360 0.866304 16.4352 26.2958 43.6439 43.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 420 3.2e-05 2048 115 1728 254720 175.226 56.1581 1495.93 1675.45 3402.95 3403.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.001024 512 160 448 17520 0.387072 4.98106 25.639 31.0485 31.1053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.001024 512 150 192 18160 0.386784 2.27462 25.638 28.3427 28.3972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 6.4e-05 512 220 1024 273920 13.5437 6.72973 215.202 209.583 445.237 445.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1530 3.2e-05 512 230 256 529920 30.1046 13.3835 130.241 418.982 592.919 593.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 6.4e-05 2048 240 832 216320 58.6895 28.3636 1066.99 838.543 1992.75 1992.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 360 0.001024 2048 110 1280 1920 2.78714 1.36397 7.82182 91.1111 103.184 103.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1690 6.4e-05 512 330 320 271360 13.7019 6.72794 69.3252 209.64 299.576 299.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 650 0.001024 1024 110 2496 14720 0.768 0.850656 37.9694 26.215 65.8859 65.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 0.000512 512 60 576 37280 0.864864 10.6677 26.2737 37.8511 37.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 420 3.2e-05 2048 115 1728 253440 175.17 56.0646 1169.71 1675.47 3076.6 3076.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.001024 512 160 448 17440 0.385248 3.05971 25.6143 29.1036 29.1584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 0.001024 512 150 192 18080 0.388192 1.33293 25.6008 27.3626 27.4218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 6.4e-05 512 220 1024 273920 13.5283 6.71949 138.238 209.614 368.285 368.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1530 3.2e-05 512 230 256 527360 30.2352 13.3734 94.9721 419.001 557.794 557.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 6.4e-05 2048 240 832 216320 58.5239 28.3169 1024.97 838.481 1950.45 1950.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 360 0.001024 2048 110 1280 1600 2.77667 1.35562 4.57008 90.7992 99.5983 99.6912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1690 6.4e-05 512 330 320 271360 13.6856 6.72358 44.5447 209.746 274.883 275.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 650 0.001024 1024 110 2496 14640 0.771808 0.849152 31.0775 26.0716 58.854 58.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 0.000512 512 60 576 37200 0.862752 8.79011 26.2642 35.964 36.0179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 420 3.2e-05 2048 115 1728 249600 175.931 55.9803 2237.13 1669.84 4139.07 4139.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 0.001024 512 160 448 17400 0.385024 2.4023 25.6241 28.4535 28.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 0.001024 512 150 192 18000 0.385984 1.12365 25.5883 27.1404 27.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 6.4e-05 512 220 1024 272640 13.5082 6.71299 112.827 209.012 342.246 342.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1530 3.2e-05 512 230 256 522240 30.45 13.3509 79.8998 417.615 541.53 541.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 6.4e-05 2048 240 832 215040 58.678 28.3089 1001.2 835.17 1923.52 1923.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 360 0.001024 2048 110 1280 1440 2.79373 1.35578 3.32026 90.676 98.2493 98.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1690 6.4e-05 512 330 320 268800 13.7839 6.71565 56.0821 209.032 285.802 285.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 650 0.001024 1024 110 2496 14400 0.764288 0.848544 27.1815 26.1076 54.9863 55.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1140 0.000512 512 60 576 37120 0.864256 7.73571 26.2183 34.8611 34.9187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 420 3.2e-05 2048 115 1728 250880 175.61 56.0572 2261.48 1675.65 4168.98 4169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 0.001024 512 160 448 17280 0.387072 2.25866 25.5591 28.2458 28.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 0.001024 512 150 192 17920 0.385856 0.95408 25.5531 26.9357 26.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 6.4e-05 512 220 1024 271360 13.6758 6.71478 98.1316 209.678 328.39 328.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1530 3.2e-05 512 230 256 522240 30.6327 13.3545 195.52 419.064 658.784 658.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 6.4e-05 2048 240 832 215040 58.6753 28.2967 1020.9 838.122 1946.15 1946.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 360 0.001024 2048 110 1280 1280 2.79962 1.36192 3.06947 92.1747 99.5026 99.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1690 6.4e-05 512 330 320 271360 13.6831 6.71155 55.9892 209.732 286.298 286.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 650 0.001024 1024 110 2496 14400 0.772096 0.851968 24.6393 26.1844 52.5321 52.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1140 0.000512 512 60 576 37200 0.865056 6.98093 26.3254 34.2172 34.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 420 3.2e-05 2048 115 1728 249600 175.549 55.9229 2312.77 1667.05 4211.49 4211.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 0.001024 512 160 448 17200 0.384416 1.88598 25.5468 27.8588 27.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 0.001024 512 150 192 18000 0.388064 0.841728 25.6436 26.9178 26.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 6.4e-05 512 220 1024 268800 13.3707 6.62531 87.8042 206.527 314.513 314.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1530 3.2e-05 512 230 256 512000 30.3988 13.1612 206.645 412.616 663.035 663.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 6.4e-05 2048 240 832 214400 58.5905 28.244 1072.83 833.889 1993.73 1993.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 360 0.001024 2048 110 1280 1600 2.79936 1.3641 3.4463 90.8124 98.5213 98.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1690 6.4e-05 512 330 320 262400 13.7521 6.63498 51.9151 206.465 278.957 279.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 650 0.001024 1024 110 2496 14784 0.768576 0.852128 57.6069 26.217 85.5274 85.6043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 0.000512 512 60 576 37344 0.865312 15.6385 26.2924 42.8404 42.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 420 3.2e-05 2048 115 1728 253440 174.903 56.086 1372.36 1672.68 3276.21 3276.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.001024 512 160 448 17520 0.387072 4.58995 25.6435 30.6635 30.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.001024 512 150 192 18144 0.388864 2.05933 25.6265 28.1188 28.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 6.4e-05 512 220 1024 273408 13.5034 6.72064 197.92 209.26 427.593 427.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1530 3.2e-05 512 230 256 528384 30.07 13.3574 107.233 418.299 569.168 569.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 6.4e-05 2048 240 832 215808 58.4669 28.3361 559.539 836.44 1482.94 1483.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 360 0.001024 2048 110 1280 1920 2.78221 1.36192 7.24666 90.3531 101.842 101.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1690 6.4e-05 512 330 320 270336 13.7071 6.72154 63.5488 209.255 293.416 293.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 650 0.001024 1024 110 2496 14784 0.768 0.854016 36.8149 26.2767 64.7997 64.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 0.000512 512 60 576 37248 0.863008 10.3608 26.2561 37.5279 37.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 420 3.2e-05 2048 115 1728 251904 174.993 55.9841 855.654 1672.46 2759.28 2759.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.001024 512 160 448 17472 0.388352 2.87709 25.6451 28.9509 29.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.001024 512 150 192 18048 0.386976 1.36134 25.5961 27.3844 27.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 6.4e-05 512 220 1024 270336 13.5163 6.68304 131.146 208.217 359.744 359.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1530 3.2e-05 512 230 256 522240 30.073 13.2771 70.4561 416.192 530.209 530.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 6.4e-05 2048 240 832 215040 58.5253 28.2659 352.812 836.413 1276.18 1276.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 360 0.001024 2048 110 1280 1536 2.7824 1.35373 4.0552 90.0876 98.3771 98.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1690 6.4e-05 512 330 320 267264 13.7376 6.6833 42.1409 208.22 270.965 271.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 650 0.001024 1024 110 2496 14688 0.768096 0.85168 30.1688 26.2171 58.0907 58.1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 0.000512 512 60 576 37152 0.863456 8.59341 26.2342 35.7376 35.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 420 3.2e-05 2048 115 1728 248832 175.32 55.9734 691.498 1668.73 2591.7 2591.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.001024 512 160 448 17424 0.38688 2.37408 25.6499 28.4557 28.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.001024 512 150 192 18000 0.383008 1.09978 25.5948 27.1204 27.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 6.4e-05 512 220 1024 267264 13.5615 6.66 104.205 207.25 331.862 332.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1530 3.2e-05 512 230 256 516096 30.3143 13.2102 56.4019 414.245 514.387 514.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 6.4e-05 2048 240 832 214272 58.6162 28.2977 907 834.633 1828.7 1828.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 360 0.001024 2048 110 1280 1152 2.77504 1.34093 3.50077 87.2232 94.9372 95.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1690 6.4e-05 512 330 320 267264 13.5551 6.65798 33.9698 207.319 261.686 261.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 650 0.001024 1024 110 2496 14592 0.769728 0.856256 27.1337 26.1747 55.0187 55.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 0.000512 512 60 576 37056 0.86256 7.61277 26.2175 34.7382 34.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 420 3.2e-05 2048 115 1728 245760 175.404 55.8035 608.151 1666.15 2505.71 2505.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.001024 512 160 448 17280 0.385152 2.10445 25.59 28.1246 28.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.001024 512 150 192 17856 0.385952 1.05658 25.5431 27.0283 27.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 6.4e-05 512 220 1024 264192 13.598 6.61552 90.5527 206.433 317.389 317.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1530 3.2e-05 512 230 256 516096 29.9847 13.1249 68.5632 412.568 524.455 524.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 6.4e-05 2048 240 832 211968 58.8049 28.1729 886.496 833.418 1807.06 1807.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 360 0.001024 2048 110 1280 1536 2.79162 1.36586 4.14701 90.3543 98.7601 98.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1690 6.4e-05 512 330 320 264192 13.5888 6.61856 29.9578 206.489 256.839 256.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 650 0.001024 1024 110 2496 14400 0.768512 0.85232 23.0781 26.2097 50.9948 51.0706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 0.000512 512 60 576 36960 0.859968 6.64749 26.1612 33.714 33.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 420 3.2e-05 2048 115 1728 245760 176.174 55.9432 1993.66 1668.81 3894.78 3894.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 0.001024 512 160 448 17280 0.385376 1.88851 25.6092 27.9288 27.9818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 0.001024 512 150 192 17760 0.385024 0.943616 25.4959 26.866 26.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 6.4e-05 512 220 1024 268800 13.3366 6.62966 82.4003 206.267 308.816 308.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1530 3.2e-05 512 230 256 506880 30.6685 13.14 61.9847 412.197 518.207 518.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 6.4e-05 2048 240 832 215040 58.5414 28.3341 897.172 834.795 1819 1819.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 360 0.001024 2048 110 1280 960 2.81805 1.36166 2.9264 90.3909 97.5997 97.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1690 6.4e-05 512 330 320 261120 13.8227 6.62528 37.0644 206.274 263.965 264.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 650 0.001024 1024 110 2496 14784 0.77312 0.851968 53.0845 26.2087 81.0013 81.0847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 0.000512 512 60 576 37352 0.867776 14.7825 26.3084 42.0044 42.0599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 420 3.2e-05 2048 115 1728 254464 175.302 56.0456 1295.09 1672.89 3199.51 3199.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.001024 512 160 448 17528 0.385952 4.30301 25.6555 30.3883 30.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.001024 512 150 192 18144 0.388608 1.96643 25.6367 28.0343 28.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 6.4e-05 512 220 1024 274176 13.4905 6.72694 192.414 209.291 422.111 422.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1530 3.2e-05 512 230 256 526848 30.2845 13.3796 104.059 418.373 566.31 566.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 6.4e-05 2048 240 832 215040 58.8023 28.3546 523.281 836.6 1447.2 1447.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 360 0.001024 2048 110 1280 1792 2.78266 1.35642 6.50762 90.1626 100.912 101.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1690 6.4e-05 512 330 320 270592 13.7166 7.144 62.0691 209.299 292.414 292.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 650 0.001024 1024 110 2496 14560 0.766016 0.847872 34.6004 26.1331 62.4329 62.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 0.000512 512 60 576 37296 0.865184 9.97501 26.3071 37.1952 37.2511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 420 3.2e-05 2048 115 1728 254464 175.027 56.0988 830.63 1673.05 2734.99 2735.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.001024 512 160 448 17472 0.388384 2.83238 25.661 28.9236 28.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.001024 512 150 192 18032 0.385344 1.33939 25.6003 27.3668 27.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 6.4e-05 512 220 1024 272384 13.5705 6.72358 123.819 209.339 353.633 353.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1530 3.2e-05 512 230 256 523264 30.4369 13.3634 67.4166 418.416 529.845 530.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 6.4e-05 2048 240 832 215040 58.6649 28.4037 337.701 836.755 1261.68 1261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 360 0.001024 2048 110 1280 1792 2.77923 1.36186 4.47194 90.3216 99.0355 99.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1690 6.4e-05 512 330 320 268800 13.833 6.72118 40.2233 209.336 270.3 270.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 650 0.001024 1024 110 2496 14448 0.770048 0.846272 29.2211 26.056 56.9784 57.0543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 0.000512 512 60 576 37128 0.86112 8.38816 26.232 35.5265 35.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 420 3.2e-05 2048 115 1728 252672 175.315 56.1331 697.357 1673.17 2602.16 2602.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.001024 512 160 448 17304 0.384864 2.28125 25.5759 28.2851 28.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.001024 512 150 192 17976 0.385024 1.04883 25.5967 27.0756 27.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 6.4e-05 512 220 1024 274176 13.5036 6.72717 104.53 209.364 334.309 334.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1530 3.2e-05 512 230 256 526848 30.2579 13.3712 57.0618 418.453 519.357 519.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 6.4e-05 2048 240 832 215040 58.8196 28.3356 286.25 836.88 1210.44 1210.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 360 0.001024 2048 110 1280 1344 2.75811 1.33206 4.01152 89.1418 97.3438 97.4377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1690 6.4e-05 512 330 320 268800 13.874 6.72957 33.5945 209.366 263.751 263.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 650 0.001024 1024 110 2496 14336 0.768416 0.850112 24.8788 26.283 52.8627 52.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 0.000512 512 60 576 37184 0.86528 7.36819 26.3048 34.5871 34.6431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 420 3.2e-05 2048 115 1728 250880 175.008 56.0346 609.818 1673.08 2514.13 2514.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.001024 512 160 448 17248 0.38544 1.9497 25.5791 27.9569 28.0131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.001024 512 150 192 17920 0.387616 0.984672 25.5944 27.0103 27.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 6.4e-05 512 220 1024 265216 13.6419 6.6431 89.238 206.972 316.678 316.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1530 3.2e-05 512 230 256 516096 30.1525 13.1666 49.3469 413.617 506.494 506.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 6.4e-05 2048 240 832 215040 58.6016 28.2767 253.303 837.554 1177.89 1178.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 360 0.001024 2048 110 1280 896 2.76794 1.33696 3.71069 90.3378 98.2543 98.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1690 6.4e-05 512 330 320 265216 13.6399 6.63728 29.718 206.977 257.158 257.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 650 0.001024 1024 110 2496 14000 0.772192 0.849248 22.2136 26.0797 49.998 50.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 0.000512 512 60 576 36960 0.862144 6.59414 26.2159 33.7188 33.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 420 3.2e-05 2048 115 1728 241920 175.581 55.5293 530.537 1660.4 2422.25 2422.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.001024 512 160 448 17080 0.382368 1.87194 25.5197 27.8177 27.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.001024 512 150 192 17920 0.386944 0.82944 25.6505 26.9104 26.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 6.4e-05 512 220 1024 259840 13.6554 6.59315 77.7305 204.801 302.967 303.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1530 3.2e-05 512 230 256 501760 30.5639 13.0724 43.3736 409.235 496.452 496.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 6.4e-05 2048 240 832 210560 58.9312 28.2136 821.199 830.652 1739.17 1739.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 360 0.001024 2048 110 1280 1120 2.81334 1.35398 4.11824 89.8725 98.2575 98.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1690 6.4e-05 512 330 320 259840 13.6611 6.59024 26.0011 205.002 251.447 251.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 650 0.001024 1024 110 2496 14848 0.772096 0.855712 52.2719 26.327 80.3113 80.3884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 0.000512 512 60 576 37312 0.86272 14.9354 26.2872 42.1329 42.1921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 420 3.2e-05 2048 115 1728 253952 174.897 56.0889 1279.99 1675.6 3186.78 3186.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.001024 512 160 448 17472 0.387072 4.2647 25.629 30.3266 30.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.001024 512 150 192 18112 0.387552 1.88035 25.6152 27.9272 27.9851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 6.4e-05 512 220 1024 272384 13.5037 6.71133 187.855 208.949 417.212 417.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1530 3.2e-05 512 230 256 528384 30.0078 13.33 104.261 417.684 565.499 565.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 6.4e-05 2048 240 832 216064 58.4544 28.3211 520.518 837.974 1445.43 1445.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 360 0.001024 2048 110 1280 2048 2.78803 1.37011 7.2767 90.6861 102.223 102.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1690 6.4e-05 512 330 320 270336 13.6104 6.70915 62.0247 208.956 291.49 291.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 650 0.001024 1024 110 2496 14592 0.769184 0.847872 34.7384 26.0668 62.51 62.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 0.000512 512 60 576 37248 0.863872 10.2347 26.2837 37.4266 37.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 420 3.2e-05 2048 115 1728 249856 175.245 55.8961 853.556 1670.06 2754.95 2755.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.001024 512 160 448 17408 0.385024 2.73766 25.6249 28.7895 28.8481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.001024 512 150 192 18048 0.387264 1.35795 25.6147 27.4045 27.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 6.4e-05 512 220 1024 270336 13.6277 6.7072 122.456 208.964 351.947 352.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1530 3.2e-05 512 230 256 524288 30.266 13.3263 69.2766 417.663 530.745 530.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 6.4e-05 2048 240 832 215040 58.4003 28.2893 353.059 835.281 1275.19 1275.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 360 0.001024 2048 110 1280 1536 2.75171 1.33866 4.46586 89.2527 97.9098 98.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1690 6.4e-05 512 330 320 270336 13.6156 6.70835 41.6814 208.96 271.151 271.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 650 0.001024 1024 110 2496 14592 0.769792 0.84992 29.087 26.1745 56.9656 57.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 0.000512 512 60 576 37056 0.859872 8.58589 26.2234 35.7136 35.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 420 3.2e-05 2048 115 1728 245760 175.432 55.6782 695.343 1666.35 2593 2593.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.001024 512 160 448 17280 0.39136 2.39024 25.5911 28.4175 28.4736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.001024 512 150 192 17856 0.383168 1.19248 25.5444 27.1638 27.2205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 6.4e-05 512 220 1024 264192 13.5819 6.61046 98.8515 206.455 325.685 325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1530 3.2e-05 512 230 256 516096 29.9745 13.1302 56.6188 412.608 512.548 512.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 6.4e-05 2048 240 832 211968 58.6707 28.2624 289.088 833.5 1209.68 1209.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 360 0.001024 2048 110 1280 1536 2.79123 1.3607 4.4208 89.9188 98.5907 98.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1690 6.4e-05 512 330 320 264192 13.5969 6.61267 34.2484 206.461 261.105 261.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 650 0.001024 1024 110 2496 14336 0.765824 0.843776 25.361 25.8974 52.951 53.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 0.000512 512 60 576 37120 0.863968 7.97632 26.2878 35.1719 35.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 420 3.2e-05 2048 115 1728 245760 175.943 55.9482 642.422 1670.41 2544.92 2545.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.001024 512 160 448 17152 0.383552 2.06259 25.5345 28.0248 28.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.001024 512 150 192 17920 0.386624 1.14877 25.6179 27.1962 27.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 6.4e-05 512 220 1024 270336 13.6465 6.71459 91.5403 209.069 321.156 321.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1530 3.2e-05 512 230 256 524288 30.2777 13.3321 53.184 417.749 514.757 514.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 6.4e-05 2048 240 832 212992 58.7844 28.3306 268.789 835.617 1191.69 1191.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 360 0.001024 2048 110 1280 1024 2.71389 1.31488 4.19299 88.2261 96.5492 96.6492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1690 6.4e-05 512 330 320 270336 13.6582 6.71728 31.7644 209.05 261.376 261.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 650 0.001024 1024 110 2496 14080 0.77312 0.86 23.1776 26.3508 51.2425 51.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 0.000512 512 60 576 36800 0.857696 7.42362 26.1374 34.4622 34.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 420 3.2e-05 2048 115 1728 245760 176.687 56.023 591.748 1677.68 2502.33 2502.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.001024 512 160 448 16960 0.382944 2.02602 25.4673 27.9186 27.9751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.001024 512 150 192 17600 0.38208 1.03987 25.4594 26.9242 26.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 6.4e-05 512 220 1024 266240 13.4833 6.62282 83.2221 206.538 310.045 310.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1530 3.2e-05 512 230 256 512000 30.3155 13.1304 48.0611 412.696 504.413 504.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 6.4e-05 2048 240 832 209920 58.1715 27.9773 244.373 825.589 1156.27 1156.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 360 0.001024 2048 110 1280 1280 2.8185 1.37011 4.80182 89.6123 98.7 98.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1690 6.4e-05 512 330 320 266240 13.4708 6.62234 29.9088 206.539 256.727 256.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 650 0.001024 1024 110 2496 13824 0.764544 0.827392 21.5423 25.4032 48.6286 48.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 0.000512 512 60 576 36864 0.863168 6.98742 26.2131 34.1103 34.1651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 420 3.2e-05 2048 115 1728 233472 176.079 55.1076 535.156 1650.38 2416.91 2417.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.001024 512 160 448 16896 0.383712 1.93536 25.4583 27.8215 27.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.001024 512 150 192 17664 0.384992 1.11453 25.5419 27.0847 27.1383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 6.4e-05 512 220 1024 258048 13.9605 6.62125 75.2509 206.534 302.551 302.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1530 3.2e-05 512 230 256 516096 29.9887 13.1284 46.394 412.634 502.357 502.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 6.4e-05 2048 240 832 208896 58.5409 27.9675 752.066 825.587 1664.32 1664.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 360 0.001024 2048 110 1280 0 1.32301 0.00416 88.0767 89.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1690 6.4e-05 512 330 320 258048 13.956 7.9431 27.2644 294.614 344.038 254.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 650 0.001024 1024 110 2560 14848 0.768192 0.854016 46.9315 26.3099 74.9444 75.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1140 0.000512 512 60 640 37232 0.864608 14.0754 26.3238 41.3093 41.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 420 3.2e-05 2048 115 1792 238080 180.727 56.0968 2042.05 1675.51 3954.57 3954.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1190 0.001024 512 160 512 17280 0.388256 6.06413 25.6527 32.148 32.2111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 0.001024 512 150 256 17776 0.403456 3.24627 25.6593 29.3572 29.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1330 6.4e-05 512 220 1024 268800 13.8468 6.72045 160.641 209.682 391.08 391.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1530 3.2e-05 512 230 256 505856 32.1148 13.3708 149.032 419.029 613.755 613.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 6.4e-05 2048 240 896 215552 58.9452 28.3491 873.696 839.068 1800.22 1800.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 650 0.001024 1024 110 2560 14784 0.7704 0.85408 52.7039 26.2851 80.6982 80.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 0.000512 512 60 640 37216 0.865472 15.5738 26.3178 42.8064 42.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 420 3.2e-05 2048 115 1792 237568 179.422 56.0087 1937.05 1675.28 3847.96 3848.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 0.001024 512 160 512 17248 0.390944 4.58333 25.6368 30.6538 30.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 0.001024 512 150 256 17760 0.391072 2.44915 25.649 28.5314 28.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 6.4e-05 512 220 1024 268288 13.8512 6.71744 175.708 209.661 406.122 406.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1530 3.2e-05 512 230 256 505856 31.809 13.355 101.476 418.977 565.84 565.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 6.4e-05 2048 240 896 215552 58.7176 28.42 860.779 838.294 1786.37 1786.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 650 0.001024 1024 110 2560 14720 0.7752 0.85776 35.2149 26.3485 63.2807 63.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1140 0.000512 512 60 640 37184 0.866304 10.6401 26.3422 37.8923 37.9494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 420 3.2e-05 2048 115 1792 237568 179.674 56.1121 1877.81 1676.96 3790.74 3790.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 0.001024 512 160 512 17216 0.387424 2.9441 25.6513 29.0249 29.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 0.001024 512 150 256 17728 0.387072 1.6728 25.6652 27.767 27.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 6.4e-05 512 220 1024 266240 13.8636 6.70554 119.807 209.199 349.762 349.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1530 3.2e-05 512 230 256 503808 31.9788 13.3244 146.064 418.023 609.604 609.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 6.4e-05 2048 240 896 215040 58.8736 28.3355 870.548 838.869 1796.79 1796.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 650 0.001024 1024 110 2560 14592 0.769952 0.855552 29.2178 26.2833 57.2092 57.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1140 0.000512 512 60 640 37152 0.866912 8.94755 26.3134 36.1738 36.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 420 3.2e-05 2048 115 1792 236544 179.425 55.9696 1854.2 1672.75 3762.53 3762.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 0.001024 512 160 512 17184 0.38912 2.47382 25.6362 28.5403 28.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 0.001024 512 150 256 17664 0.388064 1.36192 25.6246 27.4184 27.4741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 6.4e-05 512 220 1024 264192 13.8721 6.67853 97.3838 208.245 326.364 326.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1530 3.2e-05 512 230 256 497664 32.1317 13.283 145.861 416.25 607.743 607.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 6.4e-05 2048 240 896 215040 58.7553 28.271 865.877 836.584 1789.65 1789.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 650 0.001024 1024 110 2560 14336 0.770048 0.848224 25.4587 26.0873 53.2461 53.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1140 0.000512 512 60 640 37120 0.8672 7.9831 26.3409 35.235 35.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 420 3.2e-05 2048 115 1792 233472 180.563 55.9849 1820.26 1671.55 3728.56 3728.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 0.001024 512 160 512 17152 0.387072 2.13632 25.6499 28.216 28.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 0.001024 512 150 256 17664 0.38912 1.34554 25.664 27.4417 27.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 6.4e-05 512 220 1024 266240 13.873 6.70864 87.0611 209.144 316.971 317.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1530 3.2e-05 512 230 256 499712 32.3341 13.3258 145.08 418.039 608.994 609.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 6.4e-05 2048 240 896 212992 58.9656 28.2514 863.929 836.006 1787.31 1787.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 650 0.001024 1024 110 2560 14400 0.76832 0.847872 23.7097 26.1027 51.5138 51.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1140 0.000512 512 60 640 36960 0.862208 7.03226 26.2246 34.1627 34.2237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 420 3.2e-05 2048 115 1792 235520 180.337 56.0271 1831.44 1675.29 3743.28 3743.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 0.001024 512 160 512 17120 0.38912 2.14016 25.6367 28.2089 28.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 0.001024 512 150 256 17600 0.387072 1.23955 25.6289 27.3007 27.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 6.4e-05 512 220 1024 266240 13.951 6.71258 80.8973 209.629 311.367 311.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1530 3.2e-05 512 230 256 501760 32.307 13.3496 147.542 418.974 612.386 612.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 6.4e-05 2048 240 896 215040 58.8202 28.2977 864.313 838.505 1790.09 1790.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 650 0.001024 1024 110 2560 14208 0.77008 0.850976 22.1266 26.144 49.977 50.0514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1140 0.000512 512 60 640 37056 0.868352 6.97123 26.3123 34.1946 34.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 420 3.2e-05 2048 115 1792 233472 179.342 55.6764 1911.17 1664.47 3810.85 3810.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 0.001024 512 160 512 17088 0.38752 2.01334 25.6369 28.0822 28.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1630 0.001024 512 150 256 17472 0.38336 3.35523 25.5607 29.3427 29.4009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 6.4e-05 512 220 1024 258048 13.957 6.61818 71.6898 206.227 298.679 298.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1530 3.2e-05 512 230 256 491520 31.9897 13.1301 143.226 412.726 601.291 601.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 6.4e-05 2048 240 896 211968 58.9392 28.2419 854.538 832.579 1774.46 1774.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 650 0.001024 1024 110 2560 14336 0.774144 0.850432 19.9855 26.3086 48.0008 48.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1140 0.000512 512 60 640 36960 0.861024 6.54909 26.2994 33.7554 33.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 420 3.2e-05 2048 115 1792 236544 179.713 56.0695 1931.98 1674.67 3842.63 3842.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 0.001024 512 160 512 17024 0.387712 1.85549 25.6289 27.9169 27.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1630 0.001024 512 150 256 17472 0.388576 3.36214 25.5992 29.3918 29.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 6.4e-05 512 220 1024 258048 14.0413 6.63661 68.0574 207.246 296.168 296.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1530 3.2e-05 512 230 256 487424 32.4747 13.1574 142.892 414.54 603.273 603.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 880 6.4e-05 2048 240 896 215040 58.7866 28.3303 876.202 837.712 1801.19 1801.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 650 0.001024 1024 110 2560 13824 0.767456 0.844448 18.3641 25.8939 45.9543 46.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1140 0.000512 512 60 640 36864 0.864256 6.06986 26.2329 33.212 33.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 420 3.2e-05 2048 115 1792 229376 181.171 55.9516 1873.44 1670.4 3781.16 3781.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 0.001024 512 160 512 16896 0.388384 1.6257 25.5548 27.6104 27.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1630 0.001024 512 150 256 17408 0.389376 3.352 25.5632 29.3486 29.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1330 6.4e-05 512 220 1024 262144 14.0925 6.70736 65.3353 209.045 295.373 295.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1530 3.2e-05 512 230 256 491520 32.9408 13.3274 143.03 418.209 607.729 607.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 880 6.4e-05 2048 240 896 212992 59.0077 28.2423 870.777 835.612 1793.81 1793.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 650 0.001024 1024 110 2460 14784 0.76832 0.853472 18.9691 26.3036 46.9776 47.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1140 0.000512 512 60 540 37184 0.866208 5.11376 26.2566 32.2796 32.3371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 420 3.2e-05 2048 115 1680 243712 178.43 56.0108 1938.86 1674.48 3847.97 3848.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 0.001024 512 160 480 17024 0.386848 1.47411 25.5322 27.4364 27.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 0.001024 512 150 180 17920 0.389088 2.47398 25.5518 28.456 28.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1330 6.4e-05 512 220 1020 265216 13.6471 6.6391 62.4688 207.118 290.059 290.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1530 3.2e-05 512 230 240 516096 30.3922 13.1669 140.674 413.919 598.373 598.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 880 6.4e-05 2048 240 840 218624 58.2579 28.2849 808.906 837.576 1733.19 1733.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 360 0.001024 2048 110 1260 1792 2.73178 1.34208 7.9625 91.2424 103.379 103.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1690 6.4e-05 512 330 300 265216 13.7055 6.63978 82.6375 207.119 310.293 310.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 650 0.001024 1024 110 2496 14336 0.76928 0.85104 18.2984 26.2835 46.2878 46.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1140 0.000512 512 60 576 37184 0.866304 5.32931 26.3088 32.55 32.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 420 3.2e-05 2048 115 1728 250880 176.821 55.9411 1951.15 1673.44 3857.54 3857.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 0.001024 512 160 448 17248 0.396608 1.37011 25.5795 27.3884 27.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 0.001024 512 150 192 17920 0.387392 2.63347 25.5963 28.6602 28.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1330 6.4e-05 512 220 1024 265216 13.6504 6.64038 61.7863 207.006 289.27 289.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1530 3.2e-05 512 230 256 516096 30.4256 13.1686 146.28 414.102 604.195 604.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 880 6.4e-05 2048 240 832 215040 58.894 28.3015 774.557 837.058 1698.97 1699.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 360 0.001024 2048 110 1280 896 2.76557 1.34758 3.94902 92.2081 100.372 100.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1690 6.4e-05 512 330 320 265216 13.6971 6.63494 85.5188 207.005 313.042 313.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 650 0.001024 1024 110 2450 14560 0.770048 0.849504 18.8314 26.0581 46.5918 46.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1140 0.000512 512 60 550 36960 0.859488 5.20806 26.1439 32.2544 32.3107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 420 3.2e-05 2048 115 1700 241920 177.17 55.5198 1895.69 1659.08 3787.64 3787.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 0.001024 512 160 450 17080 0.386368 1.5359 25.514 27.4776 27.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 0.001024 512 150 150 18200 0.388896 2.23414 25.6308 28.2972 28.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1330 6.4e-05 512 220 1000 259840 13.6758 6.5937 60.2947 204.63 285.376 285.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1530 3.2e-05 512 230 250 519680 29.4435 13.0778 141.797 408.913 593.452 593.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 880 6.4e-05 2048 240 850 215040 58.4254 28.1158 803.532 829.992 1720.22 1720.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 360 0.001024 2048 110 1250 2240 2.7648 1.36006 10.1361 92.2514 106.61 106.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1690 6.4e-05 512 330 300 259840 13.7019 6.59661 88.7704 204.635 313.895 314.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 650 0.001024 1024 110 2448 14560 0.767936 0.84752 18.7636 26.0531 46.5138 46.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1140 0.000512 512 60 576 36960 0.861792 5.39443 26.1874 32.4884 32.5448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 420 3.2e-05 2048 115 1680 250880 175.387 55.533 1985.07 1658.84 3875.02 3875.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1190 0.001024 512 160 480 17080 0.387072 6.61914 25.5962 32.6448 32.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 0.001024 512 150 144 18200 0.38912 2.09434 25.602 28.1272 28.1816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1330 6.4e-05 512 220 1008 259840 13.6475 6.59373 59.9942 204.856 285.276 285.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1530 3.2e-05 512 230 240 519680 29.4311 13.0736 141.514 408.86 593.095 593.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 880 6.4e-05 2048 240 864 215040 58.4246 28.1679 822.698 829.863 1739.32 1739.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 360 0.001024 2048 110 1248 2240 2.76339 1.35827 10.1148 91.8366 106.175 106.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1690 6.4e-05 512 330 288 259840 13.715 6.59056 85.8338 204.606 310.932 311.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 650 0.001024 1024 110 2464 14592 0.768 0.848832 21.1546 26.0603 48.914 48.9918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1140 0.000512 512 60 544 37376 0.864896 5.73258 26.3099 32.9519 33.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 420 3.2e-05 2048 115 1696 262144 174.36 56.0176 2017.63 1669.74 3917.93 3918.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1190 0.001024 512 160 448 17408 0.387296 6.25315 25.6223 32.3062 32.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 0.001024 512 150 160 18304 0.387104 2.39616 25.6461 28.4717 28.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1330 6.4e-05 512 220 992 274432 13.3868 6.70362 70.6862 208.921 299.881 300.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1530 3.2e-05 512 230 256 548864 28.6235 13.3242 149.679 417.588 609.431 609.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 880 6.4e-05 2048 240 832 219136 58.1173 28.2715 782.148 836.834 1705.53 1705.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 360 0.001024 2048 110 1248 3072 2.69523 1.34227 13.3173 91.2894 108.744 108.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1690 6.4e-05 512 330 288 270336 13.6993 6.70906 83.2364 208.923 312.753 312.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 650 0.001024 1024 110 2464 13440 0.749568 0.822976 28.1832 25.2681 55.1078 55.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1140 0.000512 512 60 544 36960 0.864256 8.26352 26.2891 35.4617 35.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 420 3.2e-05 2048 115 1696 245760 173.354 55.07 2664.32 1650.66 4543.6 4543.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 0.001024 512 160 448 16800 0.382464 2.4752 25.4669 28.3683 28.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1630 0.001024 512 150 160 17760 0.386624 3.4336 25.5324 29.3933 29.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1330 6.4e-05 512 220 992 261120 13.8142 6.62362 102.142 206.773 329.539 329.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1530 3.2e-05 512 230 256 522240 29.542 13.1338 193.173 413.439 649.511 649.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 880 6.4e-05 2048 240 832 215040 57.4143 27.8917 1106.07 826.266 2017.8 2017.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 360 0.001024 2048 110 1248 0 1.24723 0.004448 85.561 86.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1690 6.4e-05 512 330 288 261120 13.8119 7.8769 110.282 292.292 424.534 337.791
