# About
This course teaches to use TL-Verilog (a variant of Verilog) to develop a monocycle RISC-V core, the core can be uploaded to [Makerchip IDE] (http://makerchip.com/sandbox/). The core is already roved with a provided testbench
