
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list alu.v cla_4.v control.v decode_stage.v dff.v execute_stage.v fetch_stage.v fulladder.v fulladder16.v fulladder4.v memory_stage.v memory2c.syn.v pfa.v proc.v rf.v rf_bypass.v register.v shifter.v write_stage.v mux2_1.v ifid_pipeline.v idex_pipeline.v exmem_pipeline.v memwb_pipeline.v forwarding_unit.v hazard_detection.v  ]
alu.v cla_4.v control.v decode_stage.v dff.v execute_stage.v fetch_stage.v fulladder.v fulladder16.v fulladder4.v memory_stage.v memory2c.syn.v pfa.v proc.v rf.v rf_bypass.v register.v shifter.v write_stage.v mux2_1.v ifid_pipeline.v idex_pipeline.v exmem_pipeline.v memwb_pipeline.v forwarding_unit.v hazard_detection.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./alu.v
Compiling source file ./cla_4.v
Warning:  ./cla_4.v:25: the undeclared symbol 'g3' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./cla_4.v:25: the undeclared symbol 'p3' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./control.v
Compiling source file ./decode_stage.v
Warning:  ./decode_stage.v:73: the undeclared symbol 'Branch' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./decode_stage.v:73: the undeclared symbol 'Jump' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./decode_stage.v:73: the undeclared symbol 'PCImmSel' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./decode_stage.v:74: the undeclared symbol 'PCAddSel' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./execute_stage.v
Warning:  ./execute_stage.v:121: the undeclared symbol 'Condition' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./fetch_stage.v
Compiling source file ./fulladder.v
Compiling source file ./fulladder16.v
Compiling source file ./fulladder4.v
Compiling source file ./memory_stage.v
Compiling source file ./memory2c.syn.v
Compiling source file ./pfa.v
Warning:  ./memory2c.syn.v:61: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./proc.v
Warning:  ./proc.v:222: the undeclared symbol 'ZRegIn' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:223: the undeclared symbol 'OflRegIn' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:224: the undeclared symbol 'NRegIn' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:225: the undeclared symbol 'CoutRegIn' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:264: the undeclared symbol 'ZRegOut' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:265: the undeclared symbol 'OflRegOut' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:266: the undeclared symbol 'NRegOut' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./proc.v:267: the undeclared symbol 'CoutRegOut' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ./rf.v
Compiling source file ./rf_bypass.v
Compiling source file ./register.v
Compiling source file ./shifter.v
Compiling source file ./write_stage.v
Compiling source file ./mux2_1.v
Compiling source file ./ifid_pipeline.v
Compiling source file ./idex_pipeline.v
Compiling source file ./exmem_pipeline.v
Compiling source file ./memwb_pipeline.v
Warning:  ./memwb_pipeline.v:25: Empty port in module declaration. (VER-986)
Compiling source file ./forwarding_unit.v
Compiling source file ./hazard_detection.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (proc)
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'fetch_stage'. (HDL-193)
Presto compilation completed successfully. (fetch_stage)
Information: Building the design 'ifid_pipeline'. (HDL-193)
Presto compilation completed successfully. (ifid_pipeline)
Information: Building the design 'decode_stage'. (HDL-193)
Presto compilation completed successfully. (decode_stage)
Information: Building the design 'idex_pipeline'. (HDL-193)
Presto compilation completed successfully. (idex_pipeline)
Information: Building the design 'execute_stage'. (HDL-193)
Presto compilation completed successfully. (execute_stage)
Information: Building the design 'exmem_pipeline'. (HDL-193)
Presto compilation completed successfully. (exmem_pipeline)
Information: Building the design 'memory_stage'. (HDL-193)
Presto compilation completed successfully. (memory_stage)
Information: Building the design 'memwb_pipeline'. (HDL-193)
Warning:  ./memwb_pipeline.v:1: Port number 13 of 'memwb_pipeline' was named 'Port13'. (VER-441)
Presto compilation completed successfully. (memwb_pipeline)
Information: Building the design 'write_stage'. (HDL-193)
Presto compilation completed successfully. (write_stage)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'fulladder16'. (HDL-193)
Presto compilation completed successfully. (fulladder16)
Information: Building the design 'memory2c'. (HDL-193)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   memory2c/60    |   64   |    8    |      6       |
|   memory2c/60    |   64   |    8    |      6       |
======================================================
Presto compilation completed successfully. (memory2c)
Information: Building the design 'control'. (HDL-193)
Warning:  ./control.v:62: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 52 in file
	'./control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================
Presto compilation completed successfully. (control)
Information: Building the design 'hazard_detection'. (HDL-193)
Presto compilation completed successfully. (hazard_detection)
Information: Building the design 'rf_bypass'. (HDL-193)
Presto compilation completed successfully. (rf_bypass)
Information: Building the design 'forwarding_unit'. (HDL-193)
Presto compilation completed successfully. (forwarding_unit)
Information: Building the design 'alu'. (HDL-193)
Presto compilation completed successfully. (alu)
Information: Building the design 'fulladder4'. (HDL-193)
Presto compilation completed successfully. (fulladder4)
Information: Building the design 'rf'. (HDL-193)
Presto compilation completed successfully. (rf)
Information: Building the design 'cla_4'. (HDL-193)
Presto compilation completed successfully. (cla_4)
Information: Building the design 'shifter'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'./shifter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (shifter)
Information: Building the design 'fulladder'. (HDL-193)
Presto compilation completed successfully. (fulladder)
Information: Building the design 'register'. (HDL-193)
Presto compilation completed successfully. (register)
Information: Building the design 'pfa'. (HDL-193)
Presto compilation completed successfully. (pfa)
Information: Building the design 'mux2_1'. (HDL-193)
Presto compilation completed successfully. (mux2_1)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: Q-2019.12-SP3
Date   : Tue Apr 13 07:24:02 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    GTECH_OR2                                        gtech
    decode_stage
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        control
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        fulladder16
            fulladder4
                fulladder
                    GTECH_AND2                       gtech
                    GTECH_OR2                        gtech
                    GTECH_XOR2                       gtech
        hazard_detection
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
        rf_bypass
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            rf
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                register
                    dff
                        GTECH_BUF                    gtech
                        GTECH_NOT                    gtech
    execute_stage
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        GTECH_XOR2                                   gtech
        alu
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
            GTECH_XOR2                               gtech
            cla_4
                GTECH_AND2                           gtech
                GTECH_OR2                            gtech
                pfa
                    GTECH_AND2                       gtech
                    GTECH_XOR2                       gtech
            shifter
                GTECH_AND2                           gtech
                GTECH_BUF                            gtech
                GTECH_NOT                            gtech
                GTECH_OR2                            gtech
                mux2_1
                    GTECH_BUF                        gtech
                    GTECH_NOT                        gtech
        forwarding_unit
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
    exmem_pipeline
        dff
            ...
    fetch_stage
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        dff
            ...
        fulladder16
            ...
        memory2c
            GTECH_AND2                               gtech
            GTECH_BUF                                gtech
            GTECH_NOT                                gtech
            GTECH_OR2                                gtech
    idex_pipeline
        dff
            ...
    ifid_pipeline
        GTECH_AND2                                   gtech
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        dff
            ...
    memory_stage
        GTECH_AND2                                   gtech
        GTECH_NOT                                    gtech
        GTECH_OR2                                    gtech
        memory2c
            ...
    memwb_pipeline
        dff
            ...
    write_stage
        GTECH_BUF                                    gtech
        GTECH_NOT                                    gtech
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 389 instances of design 'dff'. (OPT-1056)
Information: Uniquified 2 instances of design 'fulladder16'. (OPT-1056)
Information: Uniquified 2 instances of design 'memory2c'. (OPT-1056)
Information: Uniquified 8 instances of design 'fulladder4'. (OPT-1056)
Information: Uniquified 4 instances of design 'cla_4'. (OPT-1056)
Information: Uniquified 32 instances of design 'fulladder'. (OPT-1056)
Information: Uniquified 8 instances of design 'register'. (OPT-1056)
Information: Uniquified 16 instances of design 'pfa'. (OPT-1056)
Information: Uniquified 64 instances of design 'mux2_1'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 291 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'write_stage'
  Processing 'dff_143'
  Processing 'memwb_pipeline'
  Processing 'memory2c_0'
  Processing 'memory_stage'
  Processing 'exmem_pipeline'
  Processing 'mux2_1_15'
  Processing 'shifter'
  Processing 'pfa_0'
  Processing 'cla_4_0'
  Processing 'alu'
  Processing 'forwarding_unit'
  Processing 'execute_stage'
  Processing 'idex_pipeline'
  Processing 'fulladder_0'
  Processing 'fulladder4_0'
  Processing 'fulladder16_0'
  Processing 'register_0'
  Processing 'register_7'
  Processing 'rf'
  Processing 'rf_bypass'
  Processing 'hazard_detection'
  Processing 'control'
  Processing 'decode_stage'
  Processing 'ifid_pipeline'
  Processing 'fetch_stage'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'memory2c_0_DW01_inc_0'
  Processing 'memory2c_1_DW01_inc_0_DW01_inc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12   35651.8      1.88      63.0      25.7                          
    0:00:12   35651.8      1.88      63.0      25.7                          
    0:00:14   38617.3      1.31      35.1      19.4                          
    0:00:14   38617.3      1.31      35.1      19.4                          
    0:00:14   38617.3      1.31      35.1      19.4                          
    0:00:15   38609.8      1.30      35.0      19.4                          
    0:00:15   38609.8      1.30      35.0      19.4                          
    0:00:16   36389.1      1.42      39.4      18.4                          
    0:00:16   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:17   36388.6      1.34      35.4      18.4                          
    0:00:20   36744.3      1.50      42.8      15.4                          
    0:00:24   37035.7      1.58      45.0      12.6                          
    0:00:29   37166.2      1.69      47.4      12.5                          
    0:00:33   37245.1      1.78      49.0      12.6                          
    0:00:35   37282.6      1.78      49.0      12.5                          
    0:00:35   37312.2      1.79      49.6      12.5                          
    0:00:35   37340.8      1.79      49.6      12.4                          
    0:00:35   37369.4      1.79      49.6      12.3                          
    0:00:35   37398.0      1.79      49.6      12.3                          
    0:00:35   37398.0      1.79      49.6      12.3                          
    0:00:35   37420.1      1.64      42.8      12.3 fetch/PC[15]/state_reg/D 
    0:00:36   37406.5      1.50      39.8      12.3 fetch/PC[15]/state_reg/D 
    0:00:36   37511.6      1.40      36.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:36   37508.3      1.39      36.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:36   37510.7      1.37      35.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:36   37534.1      1.36      35.0      12.4 fetch/PC[15]/state_reg/D 
    0:00:36   37555.3      1.32      33.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37559.5      1.28      33.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37565.1      1.27      33.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37582.0      1.26      32.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37592.8      1.26      32.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37605.0      1.26      32.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37604.1      1.26      32.2      12.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:37   37604.1      1.26      32.2      12.4                          
    0:00:37   37605.0      1.25      32.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37605.0      1.24      32.0      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37621.4      1.23      31.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37621.9      1.22      31.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37621.9      1.22      31.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37629.4      1.22      31.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37632.2      1.21      31.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37637.9      1.20      30.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37636.5      1.20      30.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37646.8      1.20      30.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37656.6      1.19      30.4      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37670.2      1.18      30.4      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37676.3      1.18      30.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:37   37681.5      1.18      30.2      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37692.8      1.18      30.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37701.2      1.17      30.0      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37710.6      1.17      29.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37722.8      1.17      29.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37724.7      1.17      29.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37743.5      1.17      29.6      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37743.0      1.16      29.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37748.6      1.15      29.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37752.4      1.15      29.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37751.4      1.14      29.6      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37751.4      1.14      29.6      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37757.1      1.13      29.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37756.1      1.13      29.2      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37784.8      1.11      28.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:38   37788.0      1.10      28.8      12.4 fetch/PC[14]/state_reg/D 
    0:00:38   37792.7      1.09      28.8      12.4 fetch/PC[14]/state_reg/D 
    0:00:38   37796.0      1.08      28.6      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37807.7      1.08      28.4      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37813.4      1.07      28.3      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37818.1      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37830.3      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37831.2      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37836.8      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37833.1      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37835.9      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37838.3      1.07      28.1      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37839.2      1.06      27.9      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37842.5      1.06      27.9      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37843.9      1.05      27.9      12.4 fetch/PC[14]/state_reg/D 
    0:00:39   37840.6      1.04      27.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:39   37842.0      1.04      27.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:39   37847.6      1.04      27.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:39   37847.6      1.04      27.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:39   37849.5      1.04      27.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:39   37854.7      1.04      27.8      12.5 fetch/PC[15]/state_reg/D 
    0:00:39   37858.9      1.04      27.8      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37882.8      1.04      27.8      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37891.3      1.04      27.7      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37897.9      1.04      27.7      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37900.2      1.04      27.6      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37907.2      1.04      27.6      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37917.1      1.03      27.6      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37915.7      1.03      27.6      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37911.5      1.03      27.5      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37913.8      1.03      27.5      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37915.7      1.03      27.5      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37919.4      1.03      27.4      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37921.8      1.02      27.4      12.5 fetch/PC[15]/state_reg/D 
    0:00:40   37928.8      1.00      27.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:40   37927.9      0.99      27.2      12.4 fetch/PC[15]/state_reg/D 
    0:00:40   37948.5      0.99      27.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37948.5      0.99      27.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37961.7      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37975.8      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37979.5      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37981.9      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37987.0      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   37995.0      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38000.6      0.98      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38011.0      0.98      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38018.0      0.98      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38023.6      0.98      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38029.7      0.98      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38038.2      0.97      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38037.7      0.97      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38048.5      0.97      26.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38048.5      0.97      26.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38072.0      0.97      27.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38080.4      0.97      27.0      12.4 fetch/PC[15]/state_reg/D 
    0:00:41   38083.2      0.97      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38090.7      0.97      26.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38103.4      0.96      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38100.1      0.96      26.8      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38109.0      0.96      26.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38109.0      0.96      26.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38105.8      0.96      26.7      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38106.7      0.96      26.6      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38106.7      0.96      26.6      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38112.8      0.96      26.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38117.0      0.96      26.5      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38118.9      0.96      26.4      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38119.4      0.96      26.4      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38120.3      0.96      26.4      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38119.4      0.95      26.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38123.6      0.95      26.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38125.0      0.95      26.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38126.9      0.95      26.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38134.8      0.95      26.3      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38129.7      0.95      26.2      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38132.0      0.95      26.2      12.4 fetch/PC[15]/state_reg/D 
    0:00:42   38134.8      0.95      26.2      12.4 fetch/PC[15]/state_reg/D 
    0:00:43   38150.3      0.95      26.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:43   38160.7      0.95      26.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:43   38158.8      0.95      26.1      12.4 fetch/PC[15]/state_reg/D 
    0:00:43   38146.6      0.91      26.0      12.4 fetch/PC[15]/state_reg/D 
    0:00:43   38137.2      0.89      25.9      12.4 fetch/PC[15]/state_reg/D 
    0:00:44   38110.4      0.88      25.6      12.3 fetch/PC[15]/state_reg/D 
    0:00:44   38103.9      0.88      25.6      12.3                          
    0:00:44   38103.9      0.88      25.6      12.3                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:44   38103.9      0.88      25.6      12.3                          
    0:00:44   38163.9      0.88      25.6      12.0 decode/cu/PCImmSel       
    0:00:44   38211.3      0.88      25.6      11.9 decode/cu/net34894       
    0:00:44   38243.7      0.88      25.6      11.9 execute/ALU/net34074     
    0:00:44   38293.5      0.88      25.6      11.8 decode/net34988          
    0:00:44   38339.9      0.88      25.6      11.8 decode/cu/net34910       
    0:00:44   38411.7      0.88      25.6      11.7 decode/cu/net34942       
    0:00:44   38455.8      0.88      25.6      11.7 fetch/data_memory/n261   
    0:00:44   38599.0      0.88      25.6      11.6 decode/cu/ZeroExt        
    0:00:44   38622.0      0.88      25.6      11.6 decode/pcAddr/f3/f1/net34589
    0:00:44   38647.8      0.88      25.6      11.5 memory/data_memory/C2242/net12886
    0:00:45   38647.8      0.88      25.5      11.5 execute/net34274         
    0:00:45   38666.1      0.88      25.5      11.5 execute/net34299         
    0:00:45   38719.1      0.88      24.5      11.5 decode/cu/net34899       
    0:00:45   38800.8      0.88      24.5      11.4 memory/data_memory/C2243/net11797
    0:00:45   38965.5      0.88      24.5      11.3 memory/data_memory/C2242/net13183
    0:00:45   39064.5      0.88      24.5      11.3 decode/cu/net34906       
    0:00:45   39229.3      0.88      24.5      11.2 memory/data_memory/C2243/net12249
    0:00:45   39381.8      0.88      24.5      11.1 execute/ALU/net34142     
    0:00:45   39457.8      0.88      24.6      11.0 decode/registerFile/regf/read2data<8>
    0:00:45   39689.6      0.88      24.6      11.0 fetch/data_memory/C2242/net13179
    0:00:45   39829.0      0.88      24.6      11.0 memory/data_memory/C2242/net13137
    0:00:45   39963.2      0.88      24.6      10.9 memory/data_memory/C2243/net12248
    0:00:45   40060.9      0.88      24.6      10.9 decode/registerFile/regf/net34746
    0:00:46   40102.6      0.88      24.3      10.9 fetch/data_memory/C2243/net11630
    0:00:46   40185.2      0.88      24.3      10.9 fetch/data_memory/C2243/net11631
    0:00:46   40267.8      0.88      24.3      10.9 execute/ALU/c3/pfa4/G    
    0:00:46   40315.7      0.88      24.3      10.8 execute/ALU/s0/muxL2[8]/net43763
    0:00:46   40325.1      0.88      24.3      10.8 execute/net34425         
    0:00:48   40419.4      0.88      24.3      10.8 execute/ALU/s0/muxL2[4]/net43534
    0:00:48   40433.0      0.88      24.3      10.6 fetch/data_memory/C2242/net12885
    0:00:49   40442.4      0.88      24.3      10.3 execute/net34274         
    0:00:49   40445.7      0.88      24.3      10.3 execute/ALU/net34083     
    0:00:49   40443.3      0.88      24.3      10.3 memory/data_memory/C2242/net12897
    0:00:49   40446.2      0.88      24.3      10.3 decode/net35070          
    0:00:49   40451.8      0.88      24.3      10.3 execute/ALU/net34206     
    0:00:49   40454.6      0.88      24.3      10.3 execute/ALU/s0/muxL4[7]/net42933
    0:00:49   40468.2      0.88      24.3      10.3 decode/cu/net34940       
    0:00:49   40581.8      0.88      24.3      10.3 fetch/data_memory/n150   
    0:00:49   40721.2      0.88      24.3      10.3 fetch/data_memory/n221   
    0:00:49   40860.5      0.88      24.3      10.2 fetch/data_memory/n293   
    0:00:50   40999.9      0.88      24.3      10.2 fetch/data_memory/n359   
    0:00:50   41139.3      0.88      24.3      10.2 fetch/data_memory/n430   
    0:00:50   41278.7      0.88      24.3      10.2 fetch/data_memory/n496   
    0:00:50   41418.1      0.88      24.3      10.2 fetch/data_memory/n562   
    0:00:50   41557.5      0.88      24.3      10.2 fetch/data_memory/n634   
    0:00:50   41696.8      0.88      24.3      10.1 fetch/data_memory/n700   
    0:00:50   41836.2      0.88      24.3      10.1 fetch/data_memory/n769   
    0:00:50   41975.6      0.88      24.3      10.1 fetch/data_memory/n838   
    0:00:50   42115.0      0.88      24.3      10.1 fetch/data_memory/n904   
    0:00:50   42254.4      0.88      24.3      10.1 fetch/data_memory/n976   
    0:00:50   42393.7      0.88      24.3      10.1 fetch/data_memory/n1042  
    0:00:50   42533.1      0.88      24.3      10.1 fetch/data_memory/n1110  
    0:00:50   42672.5      0.88      24.3      10.0 fetch/data_memory/n1180  
    0:00:50   42811.9      0.88      24.3      10.0 fetch/data_memory/n1248  
    0:00:50   42951.3      0.88      24.3      10.0 fetch/data_memory/n1315  
    0:00:52   43072.8      0.88      24.3      10.0 execute/ALU/c2/pfa3/net43191
    0:00:52   43070.5      0.88      24.3      10.0 fetch/PC[15]/state_reg/D 
    0:00:52   43063.9      0.88      24.2      10.0 fetch/PC[15]/state_reg/D 
    0:00:52   43061.1      0.88      24.2      10.0 fetch/PC[15]/state_reg/D 
    0:00:53   43064.8      0.88      24.2      10.0 fetch/PC[15]/state_reg/D 
    0:00:53   43069.1      0.88      24.2      10.0 execute/ALU/B<14>        
    0:00:53   43070.9      0.88      24.2      10.0 execute/net43009         
    0:00:53   43075.2      0.88      24.1      10.0 execute/net34274         
    0:00:53   43081.7      0.88      24.1      10.0 execute/ALU/s0/muxL4[13]/InA
    0:00:53   43086.9      0.88      24.1      10.0 execute/ALU/s0/muxL2_Out<4>
    0:00:53   43086.0      0.88      24.1       9.9 IFID/Instr_In_FromF<14>  
    0:00:53   43086.0      0.88      24.1       9.9 execute/ALU/Out<7>       
    0:00:55   43086.0      0.88      24.1       9.9 execute/net34442         
    0:00:56   43090.2      0.88      24.2       9.9 execute/net34463         
    0:00:56   43145.6      0.97      27.2       9.8 execute/ALU/c3/Cin       
    0:00:56   43226.8      1.02      28.8       9.7 decode/pcAddr/f1/f3/net34625
    0:00:56   43278.4      1.40      34.1       9.6 decode/pcAddr/f2/f3/Cin  
    0:00:56   43329.1      1.43      34.7       9.6 execute/ALU/s0/muxL2_Out<4>
    0:00:56   43389.1      1.48      37.0       9.6 execute/ALU/B<9>         
    0:00:56   43407.0      1.57      39.9       9.5 execute/ALU/net34090     
    0:00:57   43475.5      1.62      43.4       9.5 execute/ALU/s0/muxL4[0]/InB
    0:00:57   43564.2      1.65      45.0       9.4 execute/ALU/c1/net37014  
    0:00:57   43579.7      1.65      45.0       9.4 execute/ALU/c0/g3        
    0:00:57   43678.2      2.15      49.8       9.3 execute/ALU/s0/net42869  
    0:00:58   43698.9      2.15      49.9       9.3 execute/ALU/net34185     
    0:00:59   43743.0      2.20      51.1       9.2 execute/ALU/net34166     
    0:00:59   43785.7      2.29      55.0       9.2 decode/pcAddr/f3/f3/n3   
    0:00:59   43858.0      2.29      55.0       9.1 decode/registerFile/regf/n258
    0:00:59   43958.9      2.29      55.0       9.1 decode/registerFile/regf/n328
    0:00:59   44066.3      2.29      55.0       9.0 IFID/net35151            
    0:00:59   44158.3      2.29      55.5       8.9 execute/net34405         
    0:00:59   44169.1      2.28      55.7       8.9 decode/net35010          
    0:00:59   44208.5      2.23      54.9       8.9 fetch/PC[15]/state_reg/D 
    0:00:59   44209.9      2.21      54.5       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44212.3      2.18      53.4       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44208.1      2.17      52.6       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44209.9      2.16      52.5       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44211.8      2.15      51.7       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44211.8      2.14      51.5       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44212.8      2.10      50.5       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44212.8      2.08      50.3       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44214.6      2.08      49.9       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44214.6      2.07      49.8       8.9 fetch/PC[15]/state_reg/D 
    0:01:00   44214.6      2.06      49.8       8.9 fetch/PC[15]/state_reg/D 
    0:01:02   44217.0      2.06      49.8       8.9 execute/net34362         
    0:01:03   44228.7      2.06      49.8       8.9 decode/registerFile/regf/n253
    0:01:03   44242.8      2.06      49.8       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44245.1      2.06      49.7       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44245.1      2.04      49.6       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44249.8      2.01      48.7       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44249.4      1.94      48.4       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44250.3      1.93      48.0       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44246.5      1.91      47.8       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44249.4      1.87      47.7       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44252.2      1.86      47.5       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44250.8      1.86      47.4       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44252.6      1.86      47.3       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44252.6      1.86      47.3       8.9 fetch/PC[15]/state_reg/D 
    0:01:03   44248.9      1.86      47.2       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44251.2      1.82      46.9       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44246.1      1.76      46.3       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44248.9      1.76      46.2       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44247.5      1.75      46.0       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44247.9      1.75      45.7       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44255.0      1.74      45.6       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44255.9      1.74      45.4       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44265.8      1.71      45.0       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44271.9      1.70      44.9       8.9 fetch/PC[15]/state_reg/D 
    0:01:04   44275.6      1.70      44.8       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44279.9      1.70      45.4       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44285.0      1.69      45.2       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44285.0      1.69      45.2       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44285.0      1.69      45.2       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44284.1      1.69      45.1       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44285.0      1.69      45.1       8.8 fetch/PC[15]/state_reg/D 
    0:01:04   44277.0      1.68      45.0       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44278.9      1.68      44.8       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44277.0      1.68      44.6       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44281.3      1.67      44.5       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44277.5      1.67      44.4       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44282.7      1.66      44.3       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44285.0      1.66      44.2       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44286.0      1.66      44.1       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44297.2      1.66      44.0       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44299.1      1.66      44.0       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44303.3      1.66      43.9       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44298.2      1.66      43.8       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44303.8      1.65      43.8       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44305.2      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44303.8      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:05   44303.8      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:06   44306.1      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:06   44309.0      1.65      43.6       8.8 fetch/PC[15]/state_reg/D 
    0:01:06   44315.5      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:06   44313.7      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:06   44313.7      1.65      43.7       8.8 fetch/PC[15]/state_reg/D 
    0:01:06   44311.3      1.65      43.7       8.8                          
    0:01:06   44311.8      1.65      43.1       8.8                          
    0:01:06   44309.4      1.65      43.1       8.8                          
    0:01:06   44309.4      1.65      43.0       8.8                          
    0:01:06   44309.4      1.65      43.0       8.8                          
    0:01:06   44306.6      1.65      43.0       8.8                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:06   44306.6      1.65      43.0       8.8                          
    0:01:06   44306.6      1.65      43.0       8.8                          
    0:01:07   41976.1      1.65      42.3       8.7                          
    0:01:08   41314.8      1.65      42.3       8.7                          
    0:01:08   40951.1      1.65      42.2       8.7                          
    0:01:08   40862.4      1.65      42.3       8.7                          
    0:01:08   40797.2      1.65      42.4       8.7                          
    0:01:08   40725.4      1.65      42.4       8.7                          
    0:01:09   40663.0      1.65      42.4       8.7                          
    0:01:09   40663.0      1.65      42.4       8.7                          
    0:01:09   40663.0      1.65      42.4       8.7                          
    0:01:09   40546.6      1.65      42.5       8.7                          
    0:01:09   40540.9      1.65      42.5       8.7                          
    0:01:09   40540.9      1.65      42.5       8.7                          
    0:01:09   40540.9      1.65      42.5       8.7                          
    0:01:09   40540.9      1.65      42.5       8.7                          
    0:01:09   40540.9      1.65      42.5       8.7                          
    0:01:09   40540.9      1.65      42.5       8.7                          
    0:01:09   40538.1      1.65      42.5       8.7 fetch/PC[15]/state_reg/D 
    0:01:09   40537.2      1.65      42.3       8.7                          
    0:01:09   40525.5      1.65      42.3       8.7                          
    0:01:09   40510.0      1.65      42.3       8.7                          
    0:01:09   40490.7      1.65      42.2       8.7                          
    0:01:10   40469.1      1.65      42.2       8.7                          
    0:01:10   40469.1      1.65      42.2       8.7                          
    0:01:10   40469.1      1.65      42.2       8.7                          
    0:01:10   40470.1      1.65      42.1       8.7                          
    0:01:10   40469.6      1.65      42.1       8.7                          
    0:01:10   40473.8      1.65      42.1       8.7 fetch/PC[15]/state_reg/D 
    0:01:10   40477.1      1.65      42.0       8.7 fetch/PC[15]/state_reg/D 
    0:01:10   40482.3      1.65      42.0       8.7 fetch/PC[15]/state_reg/D 
    0:01:10   40483.2      1.65      42.0       8.7 fetch/PC[15]/state_reg/D 
    0:01:10   40485.6      1.65      42.0       8.7 fetch/PC[15]/state_reg/D 
    0:01:10   40490.3      1.65      42.0       8.7 fetch/PC[15]/state_reg/D 
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'decode/registerFile/regf/r2/reg0[0]/clk': 1413 load(s), 1 driver(s)
     Net 'fetch/pcAdder/f0/f2/A': 1048 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Apr 13 07:25:10 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     56
    Unconnected ports (LINT-28)                                    48
    Constant outputs (LINT-52)                                      8

Cells                                                             104
    Connected to power or ground (LINT-32)                         53
    Nets connected to multiple pins on same cell (LINT-33)         51

Nets                                                                3
    Unloaded nets (LINT-2)                                          3
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/n/e/nevindu/cs552/demo2/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 130 Mbytes.
Memory usage for this session including child processes 130 Mbytes.
CPU usage for this session 71 seconds ( 0.02 hours ).
Elapsed time for this session 73 seconds ( 0.02 hours ).

Thank you...
