
---------- Begin Simulation Statistics ----------
final_tick                               15684574118274                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 161576                       # Simulator instruction rate (inst/s)
host_mem_usage                               17363324                       # Number of bytes of host memory used
host_op_rate                                   278874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4539.88                       # Real time elapsed on the host
host_tick_rate                                7338750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   733533706                       # Number of instructions simulated
sim_ops                                    1266052960                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033317                       # Number of seconds simulated
sim_ticks                                 33317040942                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        27868                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448366                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     6                       # Number of float alu accesses
system.cpu0.num_fp_insts                            6                       # number of float instructions
system.cpu0.num_fp_register_reads                   7                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  5                       # number of times the floating registers were written
system.cpu0.num_func_calls                          2                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            7                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     65.38%     65.38% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.85%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      7.69%     80.77% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      3.85%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     11.54%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         14                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1508544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2019                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2948280                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2019                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu1.num_fp_insts                           12                       # number of float instructions
system.cpu1.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu1.num_int_insts                          16                       # number of integer instructions
system.cpu1.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1836723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          489                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3664341                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          489                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  30                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 14                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 25                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu2.num_load_insts                          3                       # Number of load instructions
system.cpu2.num_mem_refs                            3                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       12     52.17%     52.17% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     73.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 3     13.04%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     86.96% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     13.04%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        71249                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          525                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu3.num_int_insts                          28                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                28                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     21.43%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        28                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1219758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2454954                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       639439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1357501                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204895203                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100635919                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592841                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400205                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400205                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146841758                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84293986                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  97370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080769                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46343509                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.803632                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140958314                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42844144                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6366684                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102920941                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          381                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45577533                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503182418                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98114170                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2943774                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480608907                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10941                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       176870                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985357                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       191730                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18395                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       699939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628400708                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478854677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567298                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356490215                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.786099                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480091620                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665330820                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299901104                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.498722                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.498722                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593407      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289872744     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996897      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282791      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080846      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203092      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405558      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601911      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597651      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17297998      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42879      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61564976     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36568928      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37760386      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6623148      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483552684                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103482046                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201954731                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97037310                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108794471                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13852687                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028648                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4054595     29.27%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10049      0.07%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        206804      1.49%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499420      3.61%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51350      0.37%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       338892      2.45%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3353590     24.21%     61.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1159728      8.37%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3614057     26.09%     95.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       564194      4.07%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391329918                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879768390                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381817367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    446995645                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503182402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483552684                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52589549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       811296                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75301657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99953773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.837763                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689738                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13961910     13.97%     13.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2662189      2.66%     16.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5167476      5.17%     21.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6927160      6.93%     28.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9597224      9.60%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12325517     12.33%     50.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15101381     15.11%     65.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14538032     14.54%     80.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19672884     19.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99953773                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.833055                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5430801                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2514061                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102920941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45577533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236721330                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100051143                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         50266398                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        40522240                       # number of cc regfile writes
system.switch_cpus1.committedInsts           99093930                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            158247964                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.009660                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.009660                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        121540244                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        61078374                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  42152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         9311                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        11204932                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.582970                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36584997                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10450020                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       20030839                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     26154478                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          505                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     10468503                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    158506995                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     26134977                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22510                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    158377908                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     10992483                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9836                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11149701                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          645                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        196245989                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            158353413                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.607060                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        119133058                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.582725                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             158364466                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       154700379                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73118819                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.990433                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.990433                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7646      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85581984     54.03%     54.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2909      0.00%     54.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     54.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2949513      1.86%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3510521      2.22%     58.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1771823      1.12%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     11277899      7.12%     66.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.24%     66.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2506754      1.58%     68.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407415      1.52%     69.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     11000664      6.94%     76.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.26%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9723236      6.14%     83.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4195245      2.65%     85.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     16422241     10.37%     96.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6256134      3.95%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158400418                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       72125518                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    143751754                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     71606253                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     71798663                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1553509                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009807                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812375     52.29%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     52.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         41074      2.64%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     54.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        67386      4.34%     59.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18524      1.19%     60.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       100064      6.44%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        241967     15.58%     82.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6214      0.40%     82.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       264787     17.04%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1118      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      87820763                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    274614796                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     86747160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     86967815                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         158506986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        158400418                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       258847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3214                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       441651                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    100008991                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.583862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.653004                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     68274552     68.27%     68.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2999805      3.00%     71.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2927823      2.93%     74.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2977783      2.98%     77.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4017137      4.02%     81.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4326216      4.33%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4184019      4.18%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4605372      4.60%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5696284      5.70%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    100008991                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.583194                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       731416                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       702994                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     26154478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10468503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       64652749                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100051143                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        103668782                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        50325165                       # number of cc regfile writes
system.switch_cpus2.committedInsts          176149810                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            268450178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.567989                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.567989                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        289474337                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       138236150                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  17276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       191012                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        18167780                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.819944                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            56933260                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          12020782                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       31104661                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     45635556                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12423392                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    289647664                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     44912478                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       308561                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    282138594                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        328498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        14372                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        190614                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       465487                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       107332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        83680                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        396644333                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            282031364                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556087                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        220568624                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.818872                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             282093633                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       233004316                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      106941326                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.760598                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.760598                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          983      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    138177333     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1457331      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2800891      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3985489      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1544753      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30089726     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8763710      3.10%     66.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1695507      0.60%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     35528540     12.58%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1388047      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      7999114      2.83%     82.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3762151      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     36984938     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8268646      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     282447159                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      157338058                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    313149140                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    155560610                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    171155036                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2187943                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007746                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35022      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         48109      2.20%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       247906     11.33%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       129266      5.91%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        340980     15.58%     36.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       261469     11.95%     48.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       571703     26.13%     74.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       553488     25.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     127296061                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    354029843                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    126470754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    139690432                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         289647664                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        282447159                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21197382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        62859                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     22065645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100033867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.823515                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.651219                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     35210246     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5483008      5.48%     40.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8472176      8.47%     49.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9285335      9.28%     58.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12195824     12.19%     70.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10236787     10.23%     80.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8057390      8.05%     88.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4892585      4.89%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6200516      6.20%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100033867                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.823028                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3507786                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       328579                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     45635556                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12423392                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      109824054                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100051143                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     89                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        157944961                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       239576054                       # number of cc regfile writes
system.switch_cpus3.committedInsts          208289905                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            388761877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.480346                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.480346                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12863087                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6866631                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  47537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1754095                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32683730                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.088051                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            67088336                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9552452                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4547979                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     59123929                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10708                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10605059                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    430642803                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     57535884                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4972482                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    409014156                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3091562                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1663729                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3092054                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17751                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       564866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1189229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        506513479                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            407775330                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664187                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        336419736                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.075669                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             408904778                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       579625753                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      375437257                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.081834                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.081834                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1799230      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    322548790     77.91%     78.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     18226728      4.40%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31818      0.01%     82.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       452320      0.11%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       426459      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       613565      0.15%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       704252      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       393231      0.09%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       176678      0.04%     83.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       765330      0.18%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          449      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     55410785     13.38%     97.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6106556      1.48%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2789095      0.67%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3541346      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413986646                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11526386                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22382629                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10690590                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12138094                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6129147                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014805                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5262355     85.86%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          143      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2939      0.05%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          581      0.01%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2119      0.03%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34945      0.57%     86.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35751      0.58%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        143782      2.35%     89.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22803      0.37%     89.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       255063      4.16%     93.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       368666      6.01%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     406790177                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    912819913                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    397084740                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    460403302                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         430642803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413986646                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41880866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1096505                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     59562780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    100003606                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.139717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.682690                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16565159     16.56%     16.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5858114      5.86%     22.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7447123      7.45%     29.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11006022     11.01%     40.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8372405      8.37%     49.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12020825     12.02%     61.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     17040485     17.04%     78.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9168219      9.17%     87.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12525254     12.52%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    100003606                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.137750                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1032046                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2043723                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     59123929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10605059                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      133889716                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100051143                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116573853                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116573855                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116585246                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116585248                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3451855                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3451860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3476734                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3476739                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16691222403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16691222403                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16691222403                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16691222403                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120025708                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120025715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120061980                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120061987                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.714286                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028759                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028759                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.714286                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028958                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028958                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4835.435557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4835.428552                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4800.833887                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4800.826983                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          389                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          389                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723296                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723296                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737077                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714778                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723815                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723815                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7913876202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7913876202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7953729642                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7953729642                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4615.102481                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4615.102481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4614.027400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4614.027400                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723296                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76372916                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76372918                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114169                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114172                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15024079548                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15024079548                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79487085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79487090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039178                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039178                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4824.426532                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4824.421884                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383679                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6376296987                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6376296987                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017408                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4608.219816                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4608.219816                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200937                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200937                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337688                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1667142855                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1667142855                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538623                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538625                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4936.961719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4936.932479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6587                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6587                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331099                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331099                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1537579215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1537579215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4643.865475                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4643.865475                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11393                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11393                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36272                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36272                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.685901                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.685901                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39853440                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39853440                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249145                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249145                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4410.029877                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4410.029877                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.102190                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118309071                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723808                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.632395                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.595371                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.506819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001163                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.991224                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992387                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962219704                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962219704                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45558918                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45558932                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45558918                       # number of overall hits
system.cpu0.icache.overall_hits::total       45558932                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          965                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           969                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          965                       # number of overall misses
system.cpu0.icache.overall_misses::total          969                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     67434498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     67434498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     67434498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     67434498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45559883                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45559901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45559883                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45559901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.222222                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.222222                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 69880.308808                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69591.845201                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 69880.308808                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69591.845201                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          375                       # number of writebacks
system.cpu0.icache.writebacks::total              375                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           94                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          871                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          871                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          871                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          871                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     59321952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     59321952                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     59321952                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     59321952                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68107.866820                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68107.866820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68107.866820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68107.866820                       # average overall mshr miss latency
system.cpu0.icache.replacements                   375                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45558918                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45558932                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          965                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          969                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     67434498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     67434498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45559883                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45559901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 69880.308808                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69591.845201                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          871                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     59321952                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     59321952                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 68107.866820                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68107.866820                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          477.794670                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45559807                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              875                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         52068.350857                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.157209                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   474.637461                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.006166                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.927026                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.933193                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364480083                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364480083                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393593                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468972                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254699                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331090                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331090                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393593                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2112                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170935                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5173047                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        79168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220614592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220693760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           14                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    896                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724695                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.016164                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.126106                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1696817     98.38%     98.38% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               27878      1.62%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724695                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296267767                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         873117                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722083525                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          310                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722037                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722347                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          310                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722037                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722347                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2322                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2322                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     57538071                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    184047435                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    241585506                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     57538071                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    184047435                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    241585506                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          858                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723802                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724669                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          858                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723802                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724669                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.638695                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.638695                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 104996.479927                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 104276.167139                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 104041.992248                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 104996.479927                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 104276.167139                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 104041.992248                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2309                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2309                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     57117825                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    183459690                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    240577515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     57117825                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    183459690                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    240577515                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.634033                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001339                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.634033                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001339                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104996.001838                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 103943.167139                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 104191.214812                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104996.001838                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 103943.167139                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 104191.214812                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468972                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468972                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1233138                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1233138                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1233138                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1233138                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           12                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           12                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330661                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330661                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          428                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     48429855                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     48429855                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331087                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331089                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001293                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 113685.105634                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 113153.866822                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          426                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     48287997                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     48287997                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001287                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 113352.105634                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 113352.105634                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          310                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391376                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391686                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1894                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     57538071                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    135617580                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    193155651                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          858                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392715                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393580                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.638695                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000961                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001359                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 104996.479927                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 101282.733383                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 101982.920275                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1883                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     57117825                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    135171693                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    192289518                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.634033                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000961                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001351                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 104996.001838                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 100949.733383                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102118.703133                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2122.209040                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3426787                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2318                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1478.337791                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   526.177151                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1587.031890                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128461                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387459                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.518117                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2318                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565918                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54830974                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54830974                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33317030619                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32608.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32608.numOps                      0                       # Number of Ops committed
system.cpu0.thread32608.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30342030                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30342031                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     31068113                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31068114                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2634869                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2634875                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3895616                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3895622                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 110076309170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 110076309170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 110076309170                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 110076309170                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     32976899                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32976906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     34963729                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34963736                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.079900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.079901                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.111419                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111419                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41776.767335                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41776.672203                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28256.457816                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28256.414295                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          712                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1438872                       # number of writebacks
system.cpu1.dcache.writebacks::total          1438872                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1486999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1486999                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1486999                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1486999                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1147870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1147870                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1503586                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1503586                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44207669744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44207669744                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  77346434474                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77346434474                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.034808                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034808                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.043004                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043004                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 38512.784326                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38512.784326                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51441.310623                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51441.310623                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1438872                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20288596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20288597                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2244120                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2244125                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  95604095871                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95604095871                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     22532716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22532722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.099594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.099594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 42602.042614                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42601.947695                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1414049                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1414049                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       830071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       830071                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  32509377747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32509377747                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.036838                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036838                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 39164.574774                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39164.574774                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     10053434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10053434                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       390749                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       390750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  14472213299                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14472213299                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     10444183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10444184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 37037.108986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37037.014201                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        72950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        72950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       317799                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       317799                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  11698291997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11698291997                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.030428                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030428                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 36810.348670                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36810.348670                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       726083                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       726083                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1260747                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1260747                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1986830                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1986830                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.634552                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.634552                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       355716                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       355716                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  33138764730                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  33138764730                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.179037                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.179037                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 93160.737021                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 93160.737021                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.898742                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32604054                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1439384                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.651394                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.008859                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.889883                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000017                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999785                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999802                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        281149272                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       281149272                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12116336                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12116354                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12116336                       # number of overall hits
system.cpu1.icache.overall_hits::total       12116354                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          405                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           408                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          405                       # number of overall misses
system.cpu1.icache.overall_misses::total          408                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     37365930                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37365930                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     37365930                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37365930                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           21                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12116741                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12116762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           21                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12116741                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12116762                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.142857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.142857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 92261.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 91583.161765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 92261.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 91583.161765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           60                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           60                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          345                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          345                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     33245721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33245721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     33245721                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33245721                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96364.408696                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 96364.408696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96364.408696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 96364.408696                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12116336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12116354                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          405                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          408                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     37365930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37365930                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12116741                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12116762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 92261.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 91583.161765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           60                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          345                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     33245721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33245721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 96364.408696                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 96364.408696                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          185.397965                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12116702                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              348                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34818.109195                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   182.397965                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.356246                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.362105                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96934444                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96934444                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1186137                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1333682                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1170106                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        69671                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        69671                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        253596                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       253595                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1186140                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          697                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4456986                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4457683                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22336                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    184208384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           184230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1064915                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               68154560                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2574322                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000785                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.028008                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2572301     99.92%     99.92% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2021      0.08%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2574322                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1940063661                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         344655                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1461139065                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372390                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372391                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372390                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372391                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          344                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1066992                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1067345                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          344                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1066992                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1067345                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     33007293                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  74357879688                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  74390886981                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     33007293                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  74357879688                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  74390886981                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          345                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1439382                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1439736                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          345                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1439382                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1439736                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997101                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.741285                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.741348                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997101                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.741285                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.741348                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 95951.433140                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69689.256984                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69697.133524                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 95951.433140                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69689.256984                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69697.133524                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1064915                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1064915                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1066992                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1067336                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1066992                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1067336                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     32892741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  74002572684                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  74035465425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     32892741                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  74002572684                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  74035465425                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997101                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.741285                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.741341                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997101                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.741285                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.741341                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 95618.433140                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69356.258232                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69364.722473                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 95618.433140                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69356.258232                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69364.722473                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1064915                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       731052                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       731052                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       731052                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       731052                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       707819                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       707819                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       707819                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       707819                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        69670                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        69670                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        69671                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        69671                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19168                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19168                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       234427                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       234428                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  11001032955                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  11001032955                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       253595                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       253596                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.924415                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.924415                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46927.328998                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46927.128820                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       234427                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       234427                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10922969097                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10922969097                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.924415                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.924411                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 46594.330418                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 46594.330418                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       353222                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       353223                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       832565                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       832917                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     33007293                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  63356846733                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  63389854026                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          345                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1185787                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1186140                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997101                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.702120                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.702208                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 95951.433140                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 76098.378785                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 76105.847313                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       832565                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       832909                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32892741                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  63079603587                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  63112496328                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997101                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.702120                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.702201                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 95618.433140                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75765.379985                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75773.579500                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4085.056656                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2948273                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1069011                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.757944                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.677206                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.011210                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.026035                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     1.904120                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4076.438083                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001630                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000465                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995224                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997328                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          742                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2684                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        48241459                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       48241459                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33317030619                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32608.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32608.numOps                      0                       # Number of Ops committed
system.cpu1.thread32608.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     51885942                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        51885944                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     51885942                       # number of overall hits
system.cpu2.dcache.overall_hits::total       51885944                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2571025                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2571026                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2571025                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2571026                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  25618715307                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25618715307                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  25618715307                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25618715307                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     54456967                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54456970                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     54456967                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54456970                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047212                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047212                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047212                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047212                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9964.397587                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9964.393712                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9964.397587                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9964.393712                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          452                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          452                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1827001                       # number of writebacks
system.cpu2.dcache.writebacks::total          1827001                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       733791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       733791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       733791                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       733791                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1837234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1837234                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1837234                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1837234                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19846720413                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19846720413                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  19846720413                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  19846720413                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033737                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033737                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033737                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033737                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10802.500070                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10802.500070                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10802.500070                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10802.500070                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1827001                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     42008728                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       42008730                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2561210                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2561211                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25572310758                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25572310758                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     44569938                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44569941                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057465                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057465                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9984.464670                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9984.460772                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       733791                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       733791                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1827419                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1827419                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  19803584259                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19803584259                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.041001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10836.914938                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10836.914938                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9877214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9877214                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9815                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9815                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     46404549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     46404549                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9887029                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9887029                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000993                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000993                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4727.921447                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4727.921447                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         9815                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9815                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     43136154                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     43136154                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000993                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000993                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4394.921447                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4394.921447                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.670422                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53727645                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1827513                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.399323                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257079330                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001205                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.669217                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999354                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999356                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        437483273                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       437483273                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     22066032                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22066054                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     22066032                       # number of overall hits
system.cpu2.icache.overall_hits::total       22066054                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           132                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          130                       # number of overall misses
system.cpu2.icache.overall_misses::total          132                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11902419                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11902419                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11902419                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11902419                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     22066162                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22066186                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     22066162                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22066186                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 91557.069231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90169.840909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 91557.069231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90169.840909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           27                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9863460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9863460                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9863460                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9863460                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95761.747573                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95761.747573                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95761.747573                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95761.747573                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     22066032                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22066054                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11902419                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11902419                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     22066162                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22066186                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 91557.069231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90169.840909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9863460                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9863460                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 95761.747573                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95761.747573                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.733247                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22066159                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         210153.895238                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   102.733247                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.200651                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204557                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        176529593                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       176529593                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1827525                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       585991                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1368436                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         9722                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         9722                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            93                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           93                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1827525                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5501471                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5501681                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    233888896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           233895616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       127426                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                8155264                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1964766                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000249                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.015774                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1964277     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 489      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1964766                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2437007220                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1828921914                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1696464                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1696464                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1696464                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1696464                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       131048                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       131154                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       131048                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       131154                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9793863                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  11979774900                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  11989568763                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9793863                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  11979774900                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  11989568763                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1827512                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1827618                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1827512                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1827618                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.071708                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.071762                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.071708                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.071762                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 95086.048544                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 91415.167725                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 91415.959582                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 95086.048544                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 91415.167725                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 91415.959582                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       127426                       # number of writebacks
system.cpu2.l2cache.writebacks::total          127426                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       131048                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       131151                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       131048                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       131151                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9759564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11936135916                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11945895480                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9759564                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11936135916                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11945895480                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.071708                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.071761                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.071708                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.071761                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94753.048544                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 91082.167725                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 91085.050667                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94753.048544                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 91082.167725                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 91085.050667                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               127426                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       573248                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       573248                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       573248                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       573248                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1253753                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1253753                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1253753                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1253753                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         9722                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         9722                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         9722                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         9722                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           89                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           89                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       344655                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       344655                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           93                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.043011                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.043011                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86163.750000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 86163.750000                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       343323                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       343323                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.043011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 85830.750000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 85830.750000                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1696375                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1696375                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       131044                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       131150                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9793863                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11979430245                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  11989224108                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1827419                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1827525                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.071710                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071764                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95086.048544                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91415.328020                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 91416.119771                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       131044                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       131147                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9759564                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11935792593                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11945552157                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.071710                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071762                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 94753.048544                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 91082.328020                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91085.210924                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4074.675105                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3664341                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          131522                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.861050                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     8.840086                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.026665                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.098292                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.427946                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4064.282115                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002158                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000007                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000349                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.992256                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994794                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1859                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          836                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          902                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        58760978                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       58760978                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33317030619                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32608.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32608.numOps                      0                       # Number of Ops committed
system.cpu2.thread32608.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65861164                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65861166                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     65861170                       # number of overall hits
system.cpu3.dcache.overall_hits::total       65861172                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49959                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49963                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49959                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49963                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   5315226453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5315226453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   5315226453                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5315226453                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     65911123                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     65911129                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     65911129                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     65911135                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000758                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000758                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000758                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000758                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 106391.770312                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106383.252667                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 106391.770312                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106383.252667                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35229                       # number of writebacks
system.cpu3.dcache.writebacks::total            35229                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14220                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14220                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14220                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14220                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35739                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35739                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35739                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3776367186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3776367186                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   3776367186                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3776367186                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000542                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000542                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000542                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000542                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 105665.160917                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 105665.160917                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 105665.160917                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 105665.160917                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35229                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56727185                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56727187                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21284                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21288                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2278572147                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2278572147                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     56748469                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     56748475                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.666667                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 107055.635548                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107035.519870                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14219                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14219                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7065                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7065                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    749314602                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    749314602                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 106060.099363                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106060.099363                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9133979                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9133979                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28675                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28675                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3036654306                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3036654306                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9162654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9162654                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003130                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003130                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 105899.016774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105899.016774                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28674                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28674                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3027052584                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3027052584                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 105567.851852                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 105567.851852                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.865579                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           65896915                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35741                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1843.734507                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257080329                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.644262                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.221317                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001258                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992620                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993878                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        527324821                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       527324821                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39773762                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39773780                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39773762                       # number of overall hits
system.cpu3.icache.overall_hits::total       39773780                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          369                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           370                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          369                       # number of overall misses
system.cpu3.icache.overall_misses::total          370                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     36985644                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     36985644                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     36985644                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     36985644                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39774131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39774150                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39774131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39774150                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 100232.097561                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 99961.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 100232.097561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 99961.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           93                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           93                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           93                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           93                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     27866106                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27866106                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     27866106                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27866106                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 100964.152174                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 100964.152174                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 100964.152174                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 100964.152174                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39773762                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39773780                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          369                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          370                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     36985644                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     36985644                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39774131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39774150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 100232.097561                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 99961.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           93                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           93                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     27866106                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27866106                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 100964.152174                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 100964.152174                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.782576                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39774057                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         143588.653430                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   274.782576                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.001953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.536685                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538638                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        318193477                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       318193477                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7346                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        53160                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12470                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28672                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28672                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7346                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106715                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             107269                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4542080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4559808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30401                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1945664                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         66421                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007934                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.088721                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65894     99.21%     99.21% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 527      0.79%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           66421                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        47186766                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35701929                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1672                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1672                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1672                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1672                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        34065                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34346                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        34065                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34346                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     27682290                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3743573013                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3771255303                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     27682290                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3743573013                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3771255303                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35737                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        36018                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35737                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        36018                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.953214                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953579                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.953214                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953579                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 100298.152174                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 109894.995244                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 109801.878035                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 100298.152174                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 109894.995244                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 109801.878035                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30401                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30401                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        34065                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34341                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        34065                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34341                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     27590382                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3732229368                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3759819750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     27590382                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3732229368                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3759819750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.953214                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953440                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.953214                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953440                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 99965.152174                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 109561.995244                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 109484.865030                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 99965.152174                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 109561.995244                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 109484.865030                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30401                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28416                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28416                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28416                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28416                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6811                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6811                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6811                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6811                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          567                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          567                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        28105                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        28105                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   3003067593                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   3003067593                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28672                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28672                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980225                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980225                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 106851.720085                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 106851.720085                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        28105                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        28105                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2993708628                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   2993708628                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980225                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980225                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 106518.720085                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 106518.720085                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1105                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1105                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5960                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6241                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     27682290                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    740505420                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    768187710                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7065                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.843595                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.849578                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 100298.152174                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 124245.875839                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 123087.279282                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5960                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6236                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     27590382                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    738520740                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    766111122                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.843595                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848897                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 99965.152174                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 123912.875839                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 122852.970173                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3882.072079                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             71247                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34497                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.065310                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.636485                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.136676                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.548596                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    32.195070                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3832.555251                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004062                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000033                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000134                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007860                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935682                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947772                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3375                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1174449                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1174449                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33317030619                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              972195                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        900743                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        579628                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            378811                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             262965                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            262964                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         972198                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4636                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3197620                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       389245                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        98568                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3690069                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    136337472                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     16517824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4110208                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                157113856                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            639437                       # Total snoops (count)
system.l3bus.snoopTraffic                    16680064                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1874636                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1874636    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1874636                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1223676401                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1540782                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           710912833                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            87554730                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22933190                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       484610                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        32336                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          153                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              517099                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       484610                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        32336                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          153                       # number of overall hits
system.l3cache.overall_hits::total             517099                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          544                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          344                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       582382                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        98712                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33912                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            718064                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            4                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          544                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          344                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       582382                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        98712                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33912                       # number of overall misses
system.l3cache.overall_misses::total           718064                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     54941670                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    176375781                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     31516452                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  62931665656                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      9347976                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10956794904                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     26484822                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3593443291                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  77780570552                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     54941670                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    176375781                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     31516452                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  62931665656                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      9347976                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10956794904                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     26484822                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3593443291                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  77780570552                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1066992                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       131048                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        34065                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1235163                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1066992                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       131048                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        34065                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1235163                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.545817                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.753251                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995509                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.581352                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.545817                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.753251                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995509                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.581352                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 100995.716912                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 99929.620963                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 91617.593023                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 108059.084340                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 90757.048544                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 110997.598104                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 95959.500000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 105963.767722                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 108319.830199                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 100995.716912                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 99929.620963                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 91617.593023                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 108059.084340                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 90757.048544                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 110997.598104                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 95959.500000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 105963.767722                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 108319.830199                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         260626                       # number of writebacks
system.l3cache.writebacks::total               260626                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       582382                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        98712                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33912                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       718038                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       582382                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        98712                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33912                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       718038                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     51318630                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    164620881                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     29225412                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  59053021516                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8661996                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10299372984                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     24646662                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3367589371                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  72998457452                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     51318630                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    164620881                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     29225412                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  59053021516                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8661996                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10299372984                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     24646662                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3367589371                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  72998457452                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.545817                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.753251                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995509                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.581331                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.545817                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.753251                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995509                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.581331                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 94335.716912                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93269.620963                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84957.593023                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 101399.118647                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84097.048544                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 104337.598104                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89299.500000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 99303.767722                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 101663.780262                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 94335.716912                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93269.620963                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84957.593023                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 101399.118647                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84097.048544                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 104337.598104                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89299.500000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99303.767722                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 101663.780262                       # average overall mshr miss latency
system.l3cache.replacements                    639437                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       640117                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       640117                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       640117                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       640117                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       579628                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       579628                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       579628                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       579628                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       142667                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           142754                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          426                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        91760                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        28018                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         120211                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     46576377                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7989266401                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       327339                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   2879761687                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10915931804                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          426                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       234427                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        28105                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       262965                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.391422                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996904                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.457137                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 109334.218310                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 87066.983446                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 81834.750000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 102782.557178                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 90806.430393                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          426                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        91760                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        28018                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       120208                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     43739217                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   7378144801                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       300699                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2693161807                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  10115346524                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.391422                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996904                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.457125                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 102674.218310                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80406.983446                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 75174.750000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 96122.557178                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84148.696626                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       341943                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        32336                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           66                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       374345                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       490622                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        98708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5894                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       597853                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     54941670                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    129799404                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     31516452                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  54942399255                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9347976                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10956467565                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     26484822                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    713681604                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  66864638748                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          544                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1339                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       832565                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       131044                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5960                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       972198                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.589290                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.753243                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988926                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.614950                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100995.716912                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96937.568335                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 91617.593023                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 111985.192786                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90757.048544                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 110998.779886                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95959.500000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 121086.122158                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 111841.269924                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1339                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       490622                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        98708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5894                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       597830                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     51318630                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    120881664                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     29225412                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  51674876715                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8661996                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10299072285                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     24646662                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    674427564                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  62883110928                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.589290                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.753243                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988926                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.614926                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 94335.716912                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 90277.568335                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 84957.593023                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 105325.233510                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 84097.048544                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 104338.779886                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 89299.500000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 114426.122158                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 105185.606156                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61157.210374                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1736845                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1219712                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.423980                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651360967005                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61157.210374                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.933185                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.933185                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63175                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          792                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3219                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        21034                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        38130                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.963974                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             40498256                       # Number of tag accesses
system.l3cache.tags.data_accesses            40498256                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    260626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    582377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     98709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000499248602                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16183                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1492002                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             246544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      718038                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260626                       # Number of write requests accepted
system.mem_ctrls.readBursts                    718038                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260626                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                718038                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  287748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   73931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   51091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  19046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.368350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.458386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    476.090052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16180     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16183                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.101217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.092537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.571552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15536     96.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      0.61%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              319      1.97%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              128      0.79%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.35%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.12%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45954432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16680064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1379.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33316956693                       # Total gap between requests
system.mem_ctrls.avgGap                      34043.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        22016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     37272128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6317376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2170368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16676224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1044990.761953003705                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390457.159645315725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 660802.981823222945                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1118710634.143206834793                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 197856.706766837102                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 189613957.944152653217                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 530179.136579097481                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 65142879.998805634677                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 500531365.586482286453                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          344                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       582382                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        98712                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33912                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       260626                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     30934850                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     98473889                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     16329868                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  37216644865                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4801068                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6600008548                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     14305420                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2096103946                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1786377969324                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     56865.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     55792.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     47470.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     63904.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     46612.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     66861.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     51831.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     61810.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6854181.74                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           385500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7711                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      633                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   9452                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     37272320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6317568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2170368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45955968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16680064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16680064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       582380                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        98712                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33912                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         718062                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       260626                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        260626                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         7684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1044991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       660803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1118716397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       197857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    189619721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       530179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     65142880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1379353229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         7684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1044991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       660803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       197857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       530179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2453039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    500646622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       500646622                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    500646622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         7684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1044991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       660803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1118716397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       197857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    189619721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       530179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     65142880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1879999851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               718030                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              260566                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        23793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        22476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        22858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        22093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        22165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        22410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        22027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        21288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        21610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        22431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7990                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         7602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         8088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         7798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         6847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         7461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8072                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33517821694                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2392475960                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        46077602454                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                46680.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           64172.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              512383                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              80650                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.36                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       385553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.435899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.502746                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.923341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       260008     67.44%     67.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        64217     16.66%     84.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17730      4.60%     88.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9144      2.37%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7327      1.90%     92.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6780      1.76%     94.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5123      1.33%     96.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4190      1.09%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11034      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       385553                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              45953920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16676224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1379.291759                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              500.531366                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.79                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1202475377.376008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1598634134.462416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3020261651.903975                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  979336268.735954                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11876842397.984146                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28085822595.434704                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 169245746.611201                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46932618172.507393                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1408.667062                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      9816317                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30306664302                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             597850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260626                       # Transaction distribution
system.membus.trans_dist::CleanEvict           378811                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120211                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120211                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         597853                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2075562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2075562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2075562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62635968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62635968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62635968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            718064                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  718064    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              718064                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           799193019                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1305176204                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52490766                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32714270                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1035235                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22516349                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22101548                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157779                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8245482                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           30                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882574                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2731937                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150637                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123255                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52589537                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969455                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92919950                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.849258                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.283189                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16181108     17.41%     17.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7289460      7.84%     25.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5138312      5.53%     30.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10274094     11.06%     41.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3231868      3.48%     45.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2304048      2.48%     47.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3371617      3.63%     51.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3508483      3.78%     55.21% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41620960     44.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92919950                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592841                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110905                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572282                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189031                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872178                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689940     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026374      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023417      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430017      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594261      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807044      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439069     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002567      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133213      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592841                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41620960                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5923317                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15476936                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71434537                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6133622                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985357                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21478951                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66281                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521248569                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385786                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98303142                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42844144                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617536                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105101                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       971420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294974439                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52490766                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33078967                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97930796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2102358                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          327                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45559883                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99953773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.340842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11854706     11.86%     11.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181211      4.18%     16.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6748744      6.75%     22.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4460605      4.46%     27.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11988369     11.99%     39.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3286155      3.29%     42.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8527718      8.53%     51.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4023895      4.03%     55.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44882370     44.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99953773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524639                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948237                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45559936                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  127                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18516697                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11348658                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9333                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18395                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5038905                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68282                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33317040942                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985357                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8923157                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6810555                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          430                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74468931                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8765333                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515173673                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43772                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2467336                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1806908                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2899419                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521172768                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356795226                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720674712                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157070913                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272552                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65900175                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23561274                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554481342                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013409535                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592841                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       11230938                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      8073710                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         9390                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4562285                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4561917                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.991934                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         786987                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       987221                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       986578                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          643                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       259169                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         9285                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99971450                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.582932                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.969767                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     71957189     71.98%     71.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5018124      5.02%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1727904      1.73%     78.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2099617      2.10%     80.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1451366      1.45%     82.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       767834      0.77%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       330304      0.33%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1104173      1.10%     84.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15514939     15.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99971450                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     99093930                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     158247964                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           36531576                       # Number of memory references committed
system.switch_cpus1.commit.loads             26087390                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          11199599                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          71581172                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          111075915                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       786891                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         7296      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     85505093     54.03%     54.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2904      0.00%     54.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     54.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2949419      1.86%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3506180      2.22%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1771551      1.12%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     11275991      7.13%     66.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.24%     66.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2506752      1.58%     68.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2407415      1.52%     69.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10997353      6.95%     76.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.26%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      9693887      6.13%     83.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4190193      2.65%     85.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16393503     10.36%     96.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6253993      3.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    158247964                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15514939                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1757748                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     74888493                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         20954546                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2398357                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9836                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4553543                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     158646729                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          531                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           26134962                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10450020                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                32581                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5680                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        34090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              99553049                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           11230938                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      6335482                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99964960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          19882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         12116741                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    100008991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.588574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.983372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        73579253     73.57%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3168367      3.17%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          887654      0.89%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2968723      2.97%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          944765      0.94%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1232870      1.23%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          845335      0.85%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1049778      1.05%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        15332246     15.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    100008991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.112252                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.995022                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           12116741                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1615363                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          67055                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          645                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         24300                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33317040942                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9836                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2808445                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       33249738                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22251003                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     41689958                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     158577131                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       667411                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2816512                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      17898702                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      21283855                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    174948447                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          391728730                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       154922806                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        121750133                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    174582471                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          365726                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12863065                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               242963644                       # The number of ROB reads
system.switch_cpus1.rob.writes              317052061                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         99093930                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          158247964                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18964716                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     17074421                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       190230                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8143670                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8143358                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996169                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         200666                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       552479                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       552334                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          145                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     21197412                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       190192                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97302341                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.758928                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.285041                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     41403695     42.55%     42.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14178785     14.57%     57.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4347454      4.47%     61.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4379732      4.50%     66.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5510751      5.66%     71.76% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1812747      1.86%     73.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1855602      1.91%     75.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       311662      0.32%     75.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23501913     24.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97302341                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    176149810                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     268450178                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52955263                       # Number of memory references committed
system.switch_cpus2.commit.loads             43068234                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17284008                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         150343338                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          162139267                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       197711                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          802      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    130648687     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1388848      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2373168      0.88%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3575910      1.33%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1383977      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29783053     11.09%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8579185      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1606911      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     34766328     12.95%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1388046      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7535651      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2770360      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35532583     13.24%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7116669      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    268450178                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23501913                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7611866                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     54086004                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23587024                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14558344                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        190614                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      8126351                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     293076740                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           44912478                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           12020782                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                54675                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       190126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             194581542                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18964716                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8896358                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99653089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         381304                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         22066162                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100033867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.971715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.429052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        48509564     48.49%     48.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4317270      4.32%     52.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4563453      4.56%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3962594      3.96%     61.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5213260      5.21%     66.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3732056      3.73%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1746036      1.75%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1966395      1.97%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        26023239     26.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100033867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.189550                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.944821                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           22066162                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             342527                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2567304                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2536360                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33317040942                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        190614                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12482729                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       33986338                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33104642                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     20269529                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     291801618                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        39914                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14532256                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1987090                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            58                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    306522020                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          763394752                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       241708941                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302474493                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    282592055                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23929838                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         59817084                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               363448018                       # The number of ROB reads
system.switch_cpus2.rob.writes              582026847                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        176149810                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          268450178                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39705356                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34799011                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1732272                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27556974                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27527597                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.893395                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         463949                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       173085                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       134968                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        38117                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          137                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41881055                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1646466                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93817855                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.143794                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.191157                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     17291726     18.43%     18.43% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8979542      9.57%     28.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12754057     13.59%     41.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5827028      6.21%     47.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9832481     10.48%     58.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3724756      3.97%     62.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1867753      1.99%     64.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       691181      0.74%     64.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32849331     35.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93817855                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    208289905                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     388761877                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62836485                       # Number of memory references committed
system.switch_cpus3.commit.loads             53673807                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31607642                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10138390                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          382353537                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       317321                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1677895      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    302616557     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     18217760      4.69%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31815      0.01%     82.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       405142      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       387294      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       585703      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       697954      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       371790      0.10%     83.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       176582      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       756451      0.19%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          449      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     51135420     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5881622      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2538387      0.65%     99.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3281056      0.84%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    388761877                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32849331                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5998750                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     17749405                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68714122                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5877597                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1663729                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     26385492                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        88593                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     460967846                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       558746                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           57535885                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9552452                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  138                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  442                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1216603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258927327                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39705356                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     28126514                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97037442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3499076                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39774131                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    100003606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.801724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.077198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        15701515     15.70%     15.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1646160      1.65%     17.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15849361     15.85%     33.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1778214      1.78%     34.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12434071     12.43%     47.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6365480      6.37%     53.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1586496      1.59%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6710913      6.71%     62.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37931396     37.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    100003606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.396851                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.587950                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39774134                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684574118274                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             787400                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5450113                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1002                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17751                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1442379                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33317040942                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1663729                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8842074                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        7809022                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         71186923                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10501855                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     449366771                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       185479                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2020392                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        582880                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6156497                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    682158083                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          985123253                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       645062972                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13675472                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    593299276                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        88858714                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         16108699                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491611456                       # The number of ROB reads
system.switch_cpus3.rob.writes              867487723                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        208289905                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          388761877                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
