<h1 align="center">Hi ğŸ‘‹, I'm Purvesh Kumar</h1>
<h3 align="center">From RTL & verification to physical implementation</h3>

<img align="right" alt="VLSI" width="400" src="https://chipxpert.in/wp-content/uploads/2025/04/The-Different-Types-of-Technology-GIF.gif">


- ğŸ”­ Iâ€™m currently working on **RTL-to-GDS Flow Projects â€“ Digital block implementation including synthesis, STA, CTS, and physical design using Cadence Innovus & Tempus**

- ğŸŒ± Iâ€™m currently learning **Advanced Verilog coding, UVM-based verification, FPGA implementation/debugging, STA, CTS, and physical design optimization.**

- ğŸ‘¯ Iâ€™m looking to collaborate on **Verilog / SystemVerilog RTL & Verification Projects â€“ FIFO, RISC-V cores, testbench development, and UVM-based verification**

- ğŸ“« How to reach me **chandrakarpurvesh@gmail.com**

## ğŸ› ï¸ Skills & Tools

**Hardware Description Languages:** Verilog HDL, System Verilog   

**Design & Verification:** RTL Design, Synthesis, Static Timing Analysis (STA), Physical Design, UVM 

**Communication Protocols:** UART, SPI, I2C, AMBA APB  

**Programming:** C/C++, Python  

**EDA Tools:** Cadence Virtuoso, Innovus, Tempus, Xilinx Vivado, LTspice, OrCAD  

<h3 align="left">Connect with me:</h3>
<p align="left">
<a href="https://linkedin.com/in/https://www.linkedin.com/in/purvesh-kumar-079b351b3" target="blank"><img align="center" src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" alt="https://www.linkedin.com/in/purvesh-kumar-079b351b3" height="30" width="40" /></a>
</p>
