
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118363                       # Number of seconds simulated
sim_ticks                                118362785940                       # Number of ticks simulated
final_tick                               1171031804005                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89681                       # Simulator instruction rate (inst/s)
host_op_rate                                   113076                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3219500                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908788                       # Number of bytes of host memory used
host_seconds                                 36764.33                       # Real time elapsed on the host
sim_insts                                  3297046853                       # Number of instructions simulated
sim_ops                                    4157147238                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2427520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1094144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       461312                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3988224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1490304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1490304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18965                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8548                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3604                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31158                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11643                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11643                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20509149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9243987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3897441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                33694915                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12590984                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12590984                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12590984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20509149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9243987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3897441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46285899                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142092181                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23418897                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18976446                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029666                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9415133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8994411                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2502876                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90077                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102140662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128911063                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23418897                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11497287                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28163183                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6586444                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3217070                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11920373                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138032646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109869463     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2649268      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2022645      1.47%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959016      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1113908      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601377      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213846      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          762024      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13841099     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138032646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164815                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907235                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100943867                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4778628                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27729325                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110882                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4469942                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4043700                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41798                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155493429                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78253                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4469942                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101798550                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1316826                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2007901                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26976311                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463114                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153899894                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21721                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269116                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       161727                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216229461                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716798480                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716798480                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45533951                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37448                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20914                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4972255                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14835566                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7248036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       121904                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1609422                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151167698                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37426                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140431470                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190206                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27553875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59687636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4358                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138032646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564806                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79219451     57.39%     57.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24712997     17.90%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11548707      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8465966      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7529498      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2987651      2.16%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960781      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       458532      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149063      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138032646                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564568     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113185     13.81%     82.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142034     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117867173     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111226      1.50%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13258541      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177996      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140431470                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988312                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819787                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419905579                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178759413                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136899412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141251257                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3601598                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       222263                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4469942                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         808400                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91619                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151205124                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14835566                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7248036                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20892                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1106183                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1154915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2261098                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137901895                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12741890                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529575                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918176                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19587804                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176286                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970510                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137079148                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136899412                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82104892                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227450349                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963455                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360979                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28397390                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2032664                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133562704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919489                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83194320     62.29%     62.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563557     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384355      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5446723      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4333554      3.24%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1562593      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1320734      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989530      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767338      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133562704                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767338                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282002191                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306883836                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4059535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.420922                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.420922                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703768                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703768                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621832574                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190685682                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145481531                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142092181                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21970822                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18110851                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1956052                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8914643                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8412562                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2302444                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86125                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106972285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120718171                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21970822                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10715006                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25209951                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5797675                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3377224                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12406856                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1619910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139368411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.063599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.484134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114158460     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1299699      0.93%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1847217      1.33%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2430974      1.74%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2731214      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2036033      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1176264      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1725947      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11962603      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139368411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.154624                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.849576                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105789081                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4954469                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24758592                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        57555                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3808712                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3510701                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145667618                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3808712                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106517092                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1048176                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2588004                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24090984                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1315436                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144720341                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          805                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        263957                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       544598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          626                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    201787118                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    676112945                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    676112945                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164815403                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36971711                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38149                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22059                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3953834                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13749091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7148026                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       118080                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1562740                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140709077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38118                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        131637150                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26355                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20333706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48019552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5938                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139368411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.944526                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505290                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83694479     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22406694     16.08%     76.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12402842      8.90%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8021572      5.76%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7376702      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2942705      2.11%     98.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1768849      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       509915      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       244653      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139368411                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63496     22.59%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95582     34.01%     56.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121978     43.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110524227     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2011578      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16089      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11992550      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7092706      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     131637150                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.926421                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281056                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002135                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    402950122                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161081232                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129144340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131918206                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       323256                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2872820                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       176689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          151                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3808712                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         791441                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140747195                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1281344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13749091                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7148026                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22028                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81558                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1143851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2256941                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129872363                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11828923                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1764787                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18920028                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18190805                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7091105                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.914001                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129144549                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129144340                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75641893                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        205562110                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.908877                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367976                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96524665                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118632930                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22121746                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1988075                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135559699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.875134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.682784                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87477501     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23119331     17.05%     81.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9078392      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4667110      3.44%     91.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4081185      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1953675      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1699694      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       798282      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2684529      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135559699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96524665                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118632930                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17847605                       # Number of memory references committed
system.switch_cpus1.commit.loads             10876271                       # Number of loads committed
system.switch_cpus1.commit.membars              16090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17014646                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106931601                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2420615                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2684529                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           273629846                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285318117                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2723770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96524665                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118632930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96524665                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.472082                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.472082                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.679310                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.679310                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       585177980                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179172972                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136452833                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32180                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142092181                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23935258                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19610712                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2025770                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9855855                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9477524                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2449207                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93241                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106108384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128438607                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23935258                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11926731                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27846932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6070310                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3596739                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12416453                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1583184                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141579112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113732180     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2246288      1.59%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3837929      2.71%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2216805      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1737206      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1541912      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          935758      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2335731      1.65%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12995303      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141579112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168449                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903910                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105455865                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4764497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27259546                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72357                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4026846                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3922243                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154820310                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4026846                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105985347                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         605203                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3268049                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26785124                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       908540                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153774166                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95120                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526224                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217063211                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    715449627                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    715449627                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173859520                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43203646                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34600                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17328                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2662699                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14293807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7303559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70741                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1660427                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148728261                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139598245                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        87795                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22161477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49198830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141579112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986009                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546803                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84603572     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21872465     15.45%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11780298      8.32%     83.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8748360      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8522076      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3164609      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2385663      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       321775      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       180294      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141579112                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124132     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165553     37.36%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153389     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117816815     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1890987      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17272      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12594583      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7278588      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139598245                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982448                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             443074                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    421306470                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170924579                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136620846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140041319                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       285754                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2996366                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       119246                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4026846                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         405313                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53916                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148762863                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       834000                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14293807                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7303559                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17328                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43740                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1164112                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1078271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2242383                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137429062                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12280193                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2169182                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19558578                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19453020                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7278385                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967182                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136620886                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136620846                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80800478                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223824890                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961494                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360999                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101086891                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124604250                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24158800                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2042887                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137552266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714475                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87162323     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24283222     17.65%     81.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9494656      6.90%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4998486      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4255900      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2046572      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       958833      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1491392      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2860882      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137552266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101086891                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124604250                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18481754                       # Number of memory references committed
system.switch_cpus2.commit.loads             11297441                       # Number of loads committed
system.switch_cpus2.commit.membars              17274                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18078681                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112176072                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2577228                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2860882                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283454434                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301554610                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 513069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101086891                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124604250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101086891                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.405644                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.405644                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711418                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711418                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       618035812                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190744963                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144542448                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34548                       # number of misc regfile writes
system.l20.replacements                         18979                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727416                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29219                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.895308                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.363819                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.322846                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3659.418333                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6325.895001                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024059                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000813                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357365                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617763                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54045                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54045                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19865                       # number of Writeback hits
system.l20.Writeback_hits::total                19865                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54045                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54045                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54045                       # number of overall hits
system.l20.overall_hits::total                  54045                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18965                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18978                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18965                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18978                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18965                       # number of overall misses
system.l20.overall_misses::total                18978                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5302741873                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5306490742                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5302741873                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5306490742                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5302741873                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5306490742                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73010                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73023                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19865                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19865                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73010                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73023                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73010                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73023                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259759                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259891                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259759                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259891                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259759                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259891                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279606.742578                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279612.748551                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279606.742578                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279612.748551                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279606.742578                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279612.748551                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3537                       # number of writebacks
system.l20.writebacks::total                     3537                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18965                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18978                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18965                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18978                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18965                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18978                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4128250843                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4131195859                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4128250843                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4131195859                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4128250843                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4131195859                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259759                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259891                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259759                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259891                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259759                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259891                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217677.344740                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217683.415481                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217677.344740                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217683.415481                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217677.344740                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217683.415481                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8561                       # number of replacements
system.l21.tagsinuse                     10239.984821                       # Cycle average of tags in use
system.l21.total_refs                          551160                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18801                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.315462                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          571.266383                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.734979                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3702.165126                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5958.818333                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.055788                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000755                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.361540                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.581916                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42086                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42086                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24593                       # number of Writeback hits
system.l21.Writeback_hits::total                24593                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42086                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42086                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42086                       # number of overall hits
system.l21.overall_hits::total                  42086                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8545                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8558                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8548                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8561                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8548                       # number of overall misses
system.l21.overall_misses::total                 8561                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3288962                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2359260706                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2362549668                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       780651                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       780651                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3288962                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2360041357                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2363330319                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3288962                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2360041357                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2363330319                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50631                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50644                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24593                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24593                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50634                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50647                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50634                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50647                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168770                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168983                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168819                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.169033                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168819                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.169033                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 276098.385723                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 276063.293760                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       260217                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       260217                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 276092.812003                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 276057.740801                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 252997.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 276092.812003                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 276057.740801                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5737                       # number of writebacks
system.l21.writebacks::total                     5737                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8545                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8558                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8548                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8561                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8548                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8561                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1829943077                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1832426526                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       594896                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       594896                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1830537973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1833021422                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2483449                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1830537973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1833021422                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168770                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168983                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168819                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.169033                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168819                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.169033                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 214153.666121                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 214118.547090                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 198298.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 198298.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 214148.101661                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 214113.003387                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191034.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 214148.101661                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 214113.003387                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3619                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          333869                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15907                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.988810                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.962246                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.997282                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1717.785825                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.577106                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9856.677540                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056475                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001220                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.139794                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000372                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.802138                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29750                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29750                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9775                       # number of Writeback hits
system.l22.Writeback_hits::total                 9775                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29750                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29750                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29750                       # number of overall hits
system.l22.overall_hits::total                  29750                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3604                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3619                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3604                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3619                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3604                       # number of overall misses
system.l22.overall_misses::total                 3619                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4142569                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1008275459                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1012418028                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4142569                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1008275459                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1012418028                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4142569                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1008275459                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1012418028                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33354                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33369                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9775                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9775                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33354                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33369                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33354                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33369                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.108053                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108454                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108053                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108454                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108053                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108454                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 276171.266667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 279765.665649                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 279750.767615                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 276171.266667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 279765.665649                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 279750.767615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 276171.266667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 279765.665649                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 279750.767615                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2369                       # number of writebacks
system.l22.writebacks::total                     2369                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3604                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3619                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3604                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3619                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3604                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3619                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3215569                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    785099763                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    788315332                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3215569                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    785099763                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    788315332                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3215569                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    785099763                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    788315332                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.108053                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108454                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108053                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108454                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108053                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108454                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 214371.266667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217841.221698                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 217826.839458                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 214371.266667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 217841.221698                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 217826.839458                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 214371.266667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 217841.221698                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 217826.839458                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996521                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011927974                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040177.366935                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11920357                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11920357                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11920357                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11920357                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11920357                       # number of overall hits
system.cpu0.icache.overall_hits::total       11920357                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11920373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11920373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11920373                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11920373                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11920373                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11920373                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73010                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179583428                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73266                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2451.115497                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504302                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495698                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900407                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099593                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9593053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9593053                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585758                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585758                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585758                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585758                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176733                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176733                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176733                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176733                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176733                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176733                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23735849552                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23735849552                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23735849552                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23735849552                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23735849552                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23735849552                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769786                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762491                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762491                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762491                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762491                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018090                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018090                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010543                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010543                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010543                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010543                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134303.438249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134303.438249                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134303.438249                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134303.438249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134303.438249                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134303.438249                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19865                       # number of writebacks
system.cpu0.dcache.writebacks::total            19865                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103723                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103723                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103723                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103723                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73010                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73010                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73010                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73010                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73010                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73010                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8994431564                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8994431564                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8994431564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8994431564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8994431564                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8994431564                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123194.515327                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123194.515327                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123194.515327                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123194.515327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123194.515327                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123194.515327                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996675                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010561111                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2037421.594758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996675                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12406835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12406835                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12406835                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12406835                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12406835                       # number of overall hits
system.cpu1.icache.overall_hits::total       12406835                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4951983                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4951983                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4951983                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4951983                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4951983                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4951983                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12406856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12406856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12406856                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12406856                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12406856                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12406856                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 235808.714286                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 235808.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 235808.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 235808.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3396862                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3396862                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3396862                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3396862                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 261297.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 261297.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50634                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171459525                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50890                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3369.218412                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.170264                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.829736                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910821                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089179                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8804758                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8804758                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6935122                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6935122                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16953                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16953                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15739880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15739880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15739880                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15739880                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       146334                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       146334                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3053                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3053                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149387                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149387                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149387                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149387                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18056396421                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18056396421                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    657552607                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    657552607                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18713949028                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18713949028                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18713949028                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18713949028                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8951092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8951092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6938175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6938175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15889267                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15889267                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15889267                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15889267                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016348                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016348                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000440                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000440                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009402                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009402                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009402                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009402                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123391.668519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123391.668519                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 215379.170324                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 215379.170324                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 125271.603473                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125271.603473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 125271.603473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125271.603473                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2199419                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 199947.181818                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24593                       # number of writebacks
system.cpu1.dcache.writebacks::total            24593                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95703                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3050                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3050                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98753                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98753                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98753                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98753                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50631                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50631                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50634                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50634                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5185078741                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5185078741                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       805551                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       805551                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5185884292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5185884292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5185884292                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5185884292                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102409.171081                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102409.171081                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       268517                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       268517                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102419.012758                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102419.012758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102419.012758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102419.012758                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997275                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013712723                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                   2198943                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997275                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12416437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12416437                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12416437                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12416437                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12416437                       # number of overall hits
system.cpu2.icache.overall_hits::total       12416437                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4721419                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4721419                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4721419                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4721419                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4721419                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4721419                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12416453                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12416453                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12416453                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12416453                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12416453                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12416453                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 295088.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 295088.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 295088.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 295088.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 295088.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 295088.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4267069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4267069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4267069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4267069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4267069                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4267069                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 284471.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 284471.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 284471.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 284471.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 284471.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 284471.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33354                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162712818                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33610                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4841.202559                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.051123                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.948877                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902543                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097457                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9158953                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9158953                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7149767                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7149767                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17301                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17301                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17274                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17274                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16308720                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16308720                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16308720                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16308720                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85248                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85248                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85248                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85248                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85248                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85248                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8279368689                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8279368689                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8279368689                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8279368689                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8279368689                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8279368689                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9244201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9244201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7149767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7149767                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17274                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16393968                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16393968                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16393968                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16393968                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009222                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009222                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005200                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005200                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005200                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005200                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97120.972797                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97120.972797                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97120.972797                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97120.972797                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97120.972797                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97120.972797                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9775                       # number of writebacks
system.cpu2.dcache.writebacks::total             9775                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51894                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51894                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51894                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51894                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51894                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33354                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33354                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33354                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33354                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33354                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33354                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2979572199                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2979572199                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2979572199                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2979572199                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2979572199                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2979572199                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002035                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002035                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89331.780266                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89331.780266                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89331.780266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89331.780266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89331.780266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89331.780266                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
