http://scholar.google.com/scholar?q=Proceedings+of+the+36th+Annual+International+Symposium+on+Microarchitecture%2C+San+Diego%2C+CA%2C+USA%2C+December+3-5%2C+2003
http://scholar.google.com/scholar?q=Microarchitecture+on+the+MOSFET+Diet.
http://scholar.google.com/scholar?q=Razor%3A+A+Low-Power+Pipeline+Based+on+Circuit-Level+Timing+Speculation.
http://scholar.google.com/scholar?q=VSV%3A+L2-Miss-Driven+Variable+Supply-Voltage+Scaling+for+Low+Power.
http://scholar.google.com/scholar?q=A+Systematic+Methodology+to+Compute+the+Architectural+Vulnerability+Factors+for+a+High-Performance+Microprocessor.
http://scholar.google.com/scholar?q=TLC%3A+Transmission+Line+Caches.
http://scholar.google.com/scholar?q=Distance+Associativity+for+High-Performance+Energy-Efficient+Non-Uniform+Cache+Architectures.
http://scholar.google.com/scholar?q=Near-Optimal+Precharging+in+High-Performance+Nanoscale+CMOS+Caches.
http://scholar.google.com/scholar?q=Single-ISA+Heterogeneous+Multi-Core+Architectures%3A+The+Potential+for+Processor+Power+Reduction.
http://scholar.google.com/scholar?q=Runtime+Power+Monitoring+in+High-End+Processors%3A+Methodology+and+Empirical+Data.
http://scholar.google.com/scholar?q=Power-driven+Design+of+Router+Microarchitectures+in+On-chip+Networks.
http://scholar.google.com/scholar?q=Optimum+Power%2FPerformance+Pipeline+Depth.
http://scholar.google.com/scholar?q=Processor+Acceleration+Through+Automated+Instruction+Set+Customization.
http://scholar.google.com/scholar?q=The+Reconfigurable+Streaming+Vector+Processor+%28RSVPTM%29.
http://scholar.google.com/scholar?q=Scaling+and+Charact+rizing+Database+Workloads%3A+Bridging+the+Gap+between+Research+and+Practice.
http://scholar.google.com/scholar?q=In+Memory+of+Bob+Rau.
http://scholar.google.com/scholar?q=Generational+Cache+Management+of+Code+Traces+in+Dynamic+Optimization+Systems.
http://scholar.google.com/scholar?q=The+Performance+of+Runtime+Data+Cache+Prefetching+in+a+Dynamic+Optimization+System.
http://scholar.google.com/scholar?q=IA-32+Execution+Layer%3A+a+two-phase+dynamic+translator+designed+to+support+IA-32+applications+on+Itanium-based+systems.
http://scholar.google.com/scholar?q=LLVA%3A+A+Low-level+Virtual+Instruction+Set+Architecture.
http://scholar.google.com/scholar?q=Comparing+Program+Phase+Detection+Techniques.
http://scholar.google.com/scholar?q=Using+Interaction+Costs+for+Microarchitectural+Bottleneck+Analysis.
http://scholar.google.com/scholar?q=Fast+Path-Based+Neural+Branch+Prediction.
http://scholar.google.com/scholar?q=Hardware+Support+for+Control+Transfers+in+Code+Caches.
http://scholar.google.com/scholar?q=Exploiting+Value+Locality+in+Physical+Register+Files.
http://scholar.google.com/scholar?q=Macro-op+Scheduling%3A+Relaxing+Scheduling+Loop+Constraints.
http://scholar.google.com/scholar?q=WaveScalar.
http://scholar.google.com/scholar?q=Universal+Mechanisms+for+Data-Parallel+Architectures.
http://scholar.google.com/scholar?q=Flexible+Compiler-Managed+L0+Buffers+for+Clustered+VLIW+Processors.
http://scholar.google.com/scholar?q=Instruction+Replication+for+Clustered+Microarchitectures.
http://scholar.google.com/scholar?q=Efficient+Memory+Integrity+Verification+and+Encryption+for+Secure+Processors.
http://scholar.google.com/scholar?q=Fast+Secure+Processor+for+Inhibiting+Software+Piracy+and+Tampering.
http://scholar.google.com/scholar?q=IPStash%3A+a+Power-Efficient+Memory+Architecture+for+IP-lookup.
http://scholar.google.com/scholar?q=Design+and+Implementation+of+High-Performance+Memory+Systems+for+Future+Packet+Buffers.
http://scholar.google.com/scholar?q=Beating+in-order+stalls+with+%22flea-flicker%22+two-pass+pipelining.
http://scholar.google.com/scholar?q=Scalable+Hardware+Memory+Disambiguation+for+High+ILP+Processors.
http://scholar.google.com/scholar?q=Reducing+Design+Complexity+of+the+Load%2FStore+Queue.
http://scholar.google.com/scholar?q=Checkpoint+Processing+and+Recovery%3A+Towards+Scalable+Large+Instruction+Window+Processors.
