

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3'
================================================================
* Date:           Thu Jul 18 12:04:21 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.699 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_465_3  |       65|     3841|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    171|    -|
|Register         |        -|    -|     117|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     117|    242|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln465_fu_242_p2               |         +|   0|  0|  12|          12|           1|
    |and_ln476_1_fu_280_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_2_fu_286_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_3_fu_292_p2             |       and|   0|  0|   1|           1|           1|
    |and_ln476_fu_274_p2               |       and|   0|  0|   1|           1|           1|
    |ap_condition_160                  |       and|   0|  0|   1|           1|           1|
    |ap_condition_162                  |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op44_read_state2     |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op49_read_state2     |       and|   0|  0|   1|           1|           1|
    |icmp_ln465_fu_236_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln477_fu_256_p2              |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln478_fu_268_p2              |      icmp|   0|  0|  17|          17|          17|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln477_fu_262_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  71|          69|          60|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_p_0_0_012_i_phi_fu_221_p4        |   9|          2|    8|         16|
    |ap_phi_mux_p_0_0_0_115_i_phi_fu_211_p4      |   9|          2|    8|         16|
    |ap_phi_mux_p_0_0_0_218_i_phi_fu_201_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189    |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171  |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_12                       |   9|          2|   12|         24|
    |outLayer0_blk_n                             |   9|          2|    1|          2|
    |outLayer1_blk_n                             |   9|          2|    1|          2|
    |srcLayer1x_blk_n                            |   9|          2|    1|          2|
    |x_fu_88                                     |   9|          2|   12|         24|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 171|         38|  125|        250|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |and_ln476_3_reg_392                         |   1|   0|    1|          0|
    |and_ln476_3_reg_392_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_012_i_reg_218    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_014_i_reg_189    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_115_i_reg_208  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_117_i_reg_180  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_218_i_reg_198  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_p_0_0_0_220_i_reg_171  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_012_i_reg_218    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_014_i_reg_189    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_115_i_reg_208  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_117_i_reg_180  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_218_i_reg_198  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_p_0_0_0_220_i_reg_171  |   8|   0|    8|          0|
    |icmp_ln465_reg_388                          |   1|   0|    1|          0|
    |icmp_ln465_reg_388_pp0_iter1_reg            |   1|   0|    1|          0|
    |x_fu_88                                     |  12|   0|   12|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 117|   0|  117|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3|  return value|
|outLayer0_dout              |   in|   24|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_num_data_valid    |   in|    3|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_fifo_cap          |   in|    3|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_empty_n           |   in|    1|     ap_fifo|                                                 outLayer0|       pointer|
|outLayer0_read              |  out|    1|     ap_fifo|                                                 outLayer0|       pointer|
|srcLayer1x_dout             |   in|   24|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_num_data_valid   |   in|    3|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_fifo_cap         |   in|    3|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_empty_n          |   in|    1|     ap_fifo|                                                srcLayer1x|       pointer|
|srcLayer1x_read             |  out|    1|     ap_fifo|                                                srcLayer1x|       pointer|
|outLayer1_din               |  out|   24|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_num_data_valid    |   in|    3|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_fifo_cap          |   in|    3|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_full_n            |   in|    1|     ap_fifo|                                                 outLayer1|       pointer|
|outLayer1_write             |  out|    1|     ap_fifo|                                                 outLayer1|       pointer|
|HwReg_width_val             |   in|   12|   ap_stable|                                           HwReg_width_val|        scalar|
|HwReg_background_V_B_val14  |   in|    8|   ap_stable|                                HwReg_background_V_B_val14|        scalar|
|HwReg_background_U_G_val13  |   in|    8|   ap_stable|                                HwReg_background_U_G_val13|        scalar|
|HwReg_background_Y_R_val12  |   in|    8|   ap_stable|                                HwReg_background_Y_R_val12|        scalar|
|layerStartX                 |   in|   16|     ap_none|                                               layerStartX|        scalar|
|add71_i                     |   in|   17|     ap_none|                                                   add71_i|        scalar|
|notrhs_i                    |   in|    1|     ap_none|                                                  notrhs_i|        scalar|
|rev5                        |   in|    1|     ap_none|                                                      rev5|        scalar|
|empty_58                    |   in|    1|     ap_none|                                                  empty_58|        scalar|
|empty                       |   in|    1|     ap_none|                                                     empty|        scalar|
+----------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

