
Reflow_Oven_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009708  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08009818  08009818  00019818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c88  08009c88  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08009c88  08009c88  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009c88  08009c88  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c88  08009c88  00019c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c8c  08009c8c  00019c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009c90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011c4  200001e8  08009e78  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200013ac  08009e78  000213ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f0d5  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024c2  00000000  00000000  0002f2e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fe0  00000000  00000000  000317a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000eb8  00000000  00000000  00032788  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001891d  00000000  00000000  00033640  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c507  00000000  00000000  0004bf5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d96a  00000000  00000000  00058464  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  000e5dce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005018  00000000  00000000  000e5ebc  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000005c  00000000  00000000  000eaed4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009800 	.word	0x08009800

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08009800 	.word	0x08009800

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <GetPage>:
#include "FLASH_PAGE.h"
#include "string.h"
#include "stdio.h"

static uint32_t GetPage(uint32_t Address)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  for (int indx=0; indx<128; indx++)
 8001158:	2300      	movs	r3, #0
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	e018      	b.n	8001190 <GetPage+0x40>
  {
	  if((Address < (0x08000000 + (1024 *(indx+1))) ) && (Address >= (0x08000000 + 1024*indx)))
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001164:	3301      	adds	r3, #1
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	461a      	mov	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4293      	cmp	r3, r2
 800116e:	d20c      	bcs.n	800118a <GetPage+0x3a>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001176:	029b      	lsls	r3, r3, #10
 8001178:	461a      	mov	r2, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4293      	cmp	r3, r2
 800117e:	d304      	bcc.n	800118a <GetPage+0x3a>
	  {
		  return (0x08000000 + 1024*indx);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8001186:	029b      	lsls	r3, r3, #10
 8001188:	e007      	b.n	800119a <GetPage+0x4a>
  for (int indx=0; indx<128; indx++)
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	3301      	adds	r3, #1
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2b7f      	cmp	r3, #127	; 0x7f
 8001194:	dde3      	ble.n	800115e <GetPage+0xe>
	  }
  }

  return -1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295
}
 800119a:	4618      	mov	r0, r3
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	bc80      	pop	{r7}
 80011a2:	4770      	bx	lr

080011a4 <Flash_Write_Data>:

uint32_t Flash_Write_Data (uint32_t StartPageAddress, uint32_t * DATA_32, uint32_t NumberWords)
{
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b08b      	sub	sp, #44	; 0x2c
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar=0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24

	int numberofwords = NumberWords;//(strlen(DATA_32)/4) + ((strlen(DATA_32) % 4) != 0);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	623b      	str	r3, [r7, #32]

	  /* Unlock the Flash to enable the flash control register access *************/
	   HAL_FLASH_Unlock();
 80011b8:	f002 f8d4 	bl	8003364 <HAL_FLASH_Unlock>

	   /* Erase the user Flash area*/

	  uint32_t StartPage = GetPage(StartPageAddress);
 80011bc:	68f8      	ldr	r0, [r7, #12]
 80011be:	f7ff ffc7 	bl	8001150 <GetPage>
 80011c2:	61f8      	str	r0, [r7, #28]
	  uint32_t EndPageAdress = StartPageAddress + numberofwords*4;
 80011c4:	6a3b      	ldr	r3, [r7, #32]
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	461a      	mov	r2, r3
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	4413      	add	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
	  uint32_t EndPage = GetPage(EndPageAdress);
 80011d0:	69b8      	ldr	r0, [r7, #24]
 80011d2:	f7ff ffbd 	bl	8001150 <GetPage>
 80011d6:	6178      	str	r0, [r7, #20]

	   /* Fill EraseInit structure*/
	   EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80011d8:	4b1f      	ldr	r3, [pc, #124]	; (8001258 <Flash_Write_Data+0xb4>)
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
	   EraseInitStruct.PageAddress = StartPage;
 80011de:	4a1e      	ldr	r2, [pc, #120]	; (8001258 <Flash_Write_Data+0xb4>)
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	6093      	str	r3, [r2, #8]
	   EraseInitStruct.NbPages     = ((EndPage - StartPage)/FLASH_PAGE_SIZE) +1;
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	0a9b      	lsrs	r3, r3, #10
 80011ec:	3301      	adds	r3, #1
 80011ee:	4a1a      	ldr	r2, [pc, #104]	; (8001258 <Flash_Write_Data+0xb4>)
 80011f0:	60d3      	str	r3, [r2, #12]

	   if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80011f2:	f107 0310 	add.w	r3, r7, #16
 80011f6:	4619      	mov	r1, r3
 80011f8:	4817      	ldr	r0, [pc, #92]	; (8001258 <Flash_Write_Data+0xb4>)
 80011fa:	f002 f9a5 	bl	8003548 <HAL_FLASHEx_Erase>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d01e      	beq.n	8001242 <Flash_Write_Data+0x9e>
	   {
	     /*Error occurred while page erase.*/
		  return HAL_FLASH_GetError ();
 8001204:	f002 f8e4 	bl	80033d0 <HAL_FLASH_GetError>
 8001208:	4603      	mov	r3, r0
 800120a:	e021      	b.n	8001250 <Flash_Write_Data+0xac>

	   /* Program the user Flash area word by word*/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress, DATA_32[sofar]) == HAL_OK)
 800120c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	68ba      	ldr	r2, [r7, #8]
 8001212:	4413      	add	r3, r2
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f04f 0400 	mov.w	r4, #0
 800121a:	461a      	mov	r2, r3
 800121c:	4623      	mov	r3, r4
 800121e:	68f9      	ldr	r1, [r7, #12]
 8001220:	2002      	movs	r0, #2
 8001222:	f002 f82f 	bl	8003284 <HAL_FLASH_Program>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d106      	bne.n	800123a <Flash_Write_Data+0x96>
	     {
	    	 StartPageAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	3304      	adds	r3, #4
 8001230:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 8001232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001234:	3301      	adds	r3, #1
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
 8001238:	e003      	b.n	8001242 <Flash_Write_Data+0x9e>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 800123a:	f002 f8c9 	bl	80033d0 <HAL_FLASH_GetError>
 800123e:	4603      	mov	r3, r0
 8001240:	e006      	b.n	8001250 <Flash_Write_Data+0xac>
	   while (sofar<numberofwords)
 8001242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001244:	6a3b      	ldr	r3, [r7, #32]
 8001246:	429a      	cmp	r2, r3
 8001248:	dbe0      	blt.n	800120c <Flash_Write_Data+0x68>
	     }
	   }

	   /* Lock the Flash to disable the flash control register access (recommended
	      to protect the FLASH memory against possible unwanted operation) *********/
	   HAL_FLASH_Lock();
 800124a:	f002 f8b1 	bl	80033b0 <HAL_FLASH_Lock>

	   return 0;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	372c      	adds	r7, #44	; 0x2c
 8001254:	46bd      	mov	sp, r7
 8001256:	bd90      	pop	{r4, r7, pc}
 8001258:	20000204 	.word	0x20000204

0800125c <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartPageAddress, __IO uint32_t * DATA_32)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
	while (1)
	{
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	601a      	str	r2, [r3, #0]
		if (*DATA_32 == 0xffffffff)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001276:	d103      	bne.n	8001280 <Flash_Read_Data+0x24>
		{
			*DATA_32 = '\0';
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
			break;
 800127e:	e006      	b.n	800128e <Flash_Read_Data+0x32>
		}
		StartPageAddress += 4;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	3304      	adds	r3, #4
 8001284:	607b      	str	r3, [r7, #4]
		DATA_32++;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	3304      	adds	r3, #4
 800128a:	603b      	str	r3, [r7, #0]
		*DATA_32 = *(__IO uint32_t *)StartPageAddress;
 800128c:	e7eb      	b.n	8001266 <Flash_Read_Data+0xa>
	}
}
 800128e:	bf00      	nop
 8001290:	370c      	adds	r7, #12
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <arm_pid_f32>:
   * @return out processed output sample.
   */
  static __INLINE float32_t arm_pid_f32(
  arm_pid_instance_f32 * S,
  float32_t in)
  {
 8001298:	b590      	push	{r4, r7, lr}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6839      	ldr	r1, [r7, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff fd6b 	bl	8000d84 <__aeabi_fmul>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4610      	mov	r0, r2
 80012be:	f7ff fd61 	bl	8000d84 <__aeabi_fmul>
 80012c2:	4603      	mov	r3, r0
    out = (S->A0 * in) +
 80012c4:	4619      	mov	r1, r3
 80012c6:	4620      	mov	r0, r4
 80012c8:	f7ff fc54 	bl	8000b74 <__addsf3>
 80012cc:	4603      	mov	r3, r0
 80012ce:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689a      	ldr	r2, [r3, #8]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	4619      	mov	r1, r3
 80012da:	4610      	mov	r0, r2
 80012dc:	f7ff fd52 	bl	8000d84 <__aeabi_fmul>
 80012e0:	4603      	mov	r3, r0
 80012e2:	4619      	mov	r1, r3
 80012e4:	4620      	mov	r0, r4
 80012e6:	f7ff fc45 	bl	8000b74 <__addsf3>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695b      	ldr	r3, [r3, #20]
    out = (S->A0 * in) +
 80012f2:	4619      	mov	r1, r3
 80012f4:	4610      	mov	r0, r2
 80012f6:	f7ff fc3d 	bl	8000b74 <__addsf3>
 80012fa:	4603      	mov	r3, r0
 80012fc:	60fb      	str	r3, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	68da      	ldr	r2, [r3, #12]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	683a      	ldr	r2, [r7, #0]
 800130a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8001312:	68fb      	ldr	r3, [r7, #12]

  }
 8001314:	4618      	mov	r0, r3
 8001316:	3714      	adds	r7, #20
 8001318:	46bd      	mov	sp, r7
 800131a:	bd90      	pop	{r4, r7, pc}

0800131c <SaveParameters>:
//for ( i = 0; i < sizeof(ReflowTemplate); i++, data_p++, flash_address++ )
//    HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flash_address, *data_p);
//HAL_FLASH_Lock();
//}

void SaveParameters(){
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	Flash_Write_Data(0x0801FC00, &ReflowParameters, 9);
 8001320:	2209      	movs	r2, #9
 8001322:	4903      	ldr	r1, [pc, #12]	; (8001330 <SaveParameters+0x14>)
 8001324:	4803      	ldr	r0, [pc, #12]	; (8001334 <SaveParameters+0x18>)
 8001326:	f7ff ff3d 	bl	80011a4 <Flash_Write_Data>
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200012a0 	.word	0x200012a0
 8001334:	0801fc00 	.word	0x0801fc00

08001338 <HAL_UART_RxCpltCallback>:





void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1, UART_Recieved_Data, 5);
 8001340:	2205      	movs	r2, #5
 8001342:	4905      	ldr	r1, [pc, #20]	; (8001358 <HAL_UART_RxCpltCallback+0x20>)
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <HAL_UART_RxCpltCallback+0x24>)
 8001346:	f004 fbdf 	bl	8005b08 <HAL_UART_Receive_IT>
	UART_Recieved_Flag =1;
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_UART_RxCpltCallback+0x28>)
 800134c:	2201      	movs	r2, #1
 800134e:	701a      	strb	r2, [r3, #0]
}
 8001350:	bf00      	nop
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000004 	.word	0x20000004
 800135c:	200002c0 	.word	0x200002c0
 8001360:	2000021c 	.word	0x2000021c

08001364 <NEXTION_SendString>:

void NEXTION_SendString (char *ID, char *string){
 8001364:	b580      	push	{r7, lr}
 8001366:	b090      	sub	sp, #64	; 0x40
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf(buf, "%s.txt=\"%s\"", ID, string);
 800136e:	f107 0008 	add.w	r0, r7, #8
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	490b      	ldr	r1, [pc, #44]	; (80013a4 <NEXTION_SendString+0x40>)
 8001378:	f005 fbca 	bl	8006b10 <siprintf>
 800137c:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 800137e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001380:	b29a      	uxth	r2, r3
 8001382:	f107 0108 	add.w	r1, r7, #8
 8001386:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800138a:	4807      	ldr	r0, [pc, #28]	; (80013a8 <NEXTION_SendString+0x44>)
 800138c:	f004 fb2a 	bl	80059e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 8001390:	2364      	movs	r3, #100	; 0x64
 8001392:	2203      	movs	r2, #3
 8001394:	4905      	ldr	r1, [pc, #20]	; (80013ac <NEXTION_SendString+0x48>)
 8001396:	4804      	ldr	r0, [pc, #16]	; (80013a8 <NEXTION_SendString+0x44>)
 8001398:	f004 fb24 	bl	80059e4 <HAL_UART_Transmit>

}
 800139c:	bf00      	nop
 800139e:	3740      	adds	r7, #64	; 0x40
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	08009818 	.word	0x08009818
 80013a8:	200002c0 	.word	0x200002c0
 80013ac:	20000000 	.word	0x20000000

080013b0 <NEXTION_SendFloat>:

void NEXTION_SendFloat (char *ID, float32_t number){
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b093      	sub	sp, #76	; 0x4c
 80013b4:	af02      	add	r7, sp, #8
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf(buf, "%s.txt=\"%.2f\"", ID, number);
 80013ba:	6838      	ldr	r0, [r7, #0]
 80013bc:	f7ff f834 	bl	8000428 <__aeabi_f2d>
 80013c0:	4603      	mov	r3, r0
 80013c2:	460c      	mov	r4, r1
 80013c4:	f107 0008 	add.w	r0, r7, #8
 80013c8:	e9cd 3400 	strd	r3, r4, [sp]
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	490b      	ldr	r1, [pc, #44]	; (80013fc <NEXTION_SendFloat+0x4c>)
 80013d0:	f005 fb9e 	bl	8006b10 <siprintf>
 80013d4:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 80013d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80013d8:	b29a      	uxth	r2, r3
 80013da:	f107 0108 	add.w	r1, r7, #8
 80013de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013e2:	4807      	ldr	r0, [pc, #28]	; (8001400 <NEXTION_SendFloat+0x50>)
 80013e4:	f004 fafe 	bl	80059e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 80013e8:	2364      	movs	r3, #100	; 0x64
 80013ea:	2203      	movs	r2, #3
 80013ec:	4905      	ldr	r1, [pc, #20]	; (8001404 <NEXTION_SendFloat+0x54>)
 80013ee:	4804      	ldr	r0, [pc, #16]	; (8001400 <NEXTION_SendFloat+0x50>)
 80013f0:	f004 faf8 	bl	80059e4 <HAL_UART_Transmit>
}
 80013f4:	bf00      	nop
 80013f6:	3744      	adds	r7, #68	; 0x44
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd90      	pop	{r4, r7, pc}
 80013fc:	08009824 	.word	0x08009824
 8001400:	200002c0 	.word	0x200002c0
 8001404:	20000000 	.word	0x20000000

08001408 <NEXTION_SenduInt>:

void NEXTION_SenduInt (char *ID, uint32_t number){
 8001408:	b580      	push	{r7, lr}
 800140a:	b090      	sub	sp, #64	; 0x40
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
	char buf[50];
	int len = sprintf(buf, "%s.txt=\"%lu\"", ID, number);
 8001412:	f107 0008 	add.w	r0, r7, #8
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	490b      	ldr	r1, [pc, #44]	; (8001448 <NEXTION_SenduInt+0x40>)
 800141c:	f005 fb78 	bl	8006b10 <siprintf>
 8001420:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 8001422:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001424:	b29a      	uxth	r2, r3
 8001426:	f107 0108 	add.w	r1, r7, #8
 800142a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142e:	4807      	ldr	r0, [pc, #28]	; (800144c <NEXTION_SenduInt+0x44>)
 8001430:	f004 fad8 	bl	80059e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 8001434:	2364      	movs	r3, #100	; 0x64
 8001436:	2203      	movs	r2, #3
 8001438:	4905      	ldr	r1, [pc, #20]	; (8001450 <NEXTION_SenduInt+0x48>)
 800143a:	4804      	ldr	r0, [pc, #16]	; (800144c <NEXTION_SenduInt+0x44>)
 800143c:	f004 fad2 	bl	80059e4 <HAL_UART_Transmit>
}
 8001440:	bf00      	nop
 8001442:	3740      	adds	r7, #64	; 0x40
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	08009834 	.word	0x08009834
 800144c:	200002c0 	.word	0x200002c0
 8001450:	20000000 	.word	0x20000000

08001454 <NEXTION_CMD>:

void NEXTION_CMD (char *string){
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)string, strlen(string), 1000);
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7fe fe77 	bl	8000150 <strlen>
 8001462:	4603      	mov	r3, r0
 8001464:	b29a      	uxth	r2, r3
 8001466:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800146a:	6879      	ldr	r1, [r7, #4]
 800146c:	4806      	ldr	r0, [pc, #24]	; (8001488 <NEXTION_CMD+0x34>)
 800146e:	f004 fab9 	bl	80059e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 8001472:	2364      	movs	r3, #100	; 0x64
 8001474:	2203      	movs	r2, #3
 8001476:	4905      	ldr	r1, [pc, #20]	; (800148c <NEXTION_CMD+0x38>)
 8001478:	4803      	ldr	r0, [pc, #12]	; (8001488 <NEXTION_CMD+0x34>)
 800147a:	f004 fab3 	bl	80059e4 <HAL_UART_Transmit>
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200002c0 	.word	0x200002c0
 800148c:	20000000 	.word	0x20000000

08001490 <NextionDrawDot>:
	NEXTION_SendFloat("t4",ReflowParameters.secondHeatUpRate);
	NEXTION_SenduInt("t5", ReflowParameters.ReflowTempeture);
	NEXTION_SenduInt("t6", ReflowParameters.ReflowTime);
}

void NextionDrawDot(uint32_t x, uint32_t y){
 8001490:	b580      	push	{r7, lr}
 8001492:	b090      	sub	sp, #64	; 0x40
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]

	char buf[50];
	int len = sprintf(buf, "cirs %lu,%lu,2,BLUE", x, y);
 800149a:	f107 0008 	add.w	r0, r7, #8
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	490b      	ldr	r1, [pc, #44]	; (80014d0 <NextionDrawDot+0x40>)
 80014a4:	f005 fb34 	bl	8006b10 <siprintf>
 80014a8:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 80014aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	f107 0108 	add.w	r1, r7, #8
 80014b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014b6:	4807      	ldr	r0, [pc, #28]	; (80014d4 <NextionDrawDot+0x44>)
 80014b8:	f004 fa94 	bl	80059e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 80014bc:	2364      	movs	r3, #100	; 0x64
 80014be:	2203      	movs	r2, #3
 80014c0:	4905      	ldr	r1, [pc, #20]	; (80014d8 <NextionDrawDot+0x48>)
 80014c2:	4804      	ldr	r0, [pc, #16]	; (80014d4 <NextionDrawDot+0x44>)
 80014c4:	f004 fa8e 	bl	80059e4 <HAL_UART_Transmit>
}
 80014c8:	bf00      	nop
 80014ca:	3740      	adds	r7, #64	; 0x40
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	0800985c 	.word	0x0800985c
 80014d4:	200002c0 	.word	0x200002c0
 80014d8:	20000000 	.word	0x20000000

080014dc <NextionDrawTemp>:

void NextionDrawTemp(uint32_t x, uint32_t y){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b090      	sub	sp, #64	; 0x40
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]

	char buf[50];
	int len = sprintf(buf, "cirs %lu,%lu,2,RED", x, y);
 80014e6:	f107 0008 	add.w	r0, r7, #8
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	490b      	ldr	r1, [pc, #44]	; (800151c <NextionDrawTemp+0x40>)
 80014f0:	f005 fb0e 	bl	8006b10 <siprintf>
 80014f4:	63f8      	str	r0, [r7, #60]	; 0x3c
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, len, 1000);
 80014f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	f107 0108 	add.w	r1, r7, #8
 80014fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001502:	4807      	ldr	r0, [pc, #28]	; (8001520 <NextionDrawTemp+0x44>)
 8001504:	f004 fa6e 	bl	80059e4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, Cmd_End, 3, 100);
 8001508:	2364      	movs	r3, #100	; 0x64
 800150a:	2203      	movs	r2, #3
 800150c:	4905      	ldr	r1, [pc, #20]	; (8001524 <NextionDrawTemp+0x48>)
 800150e:	4804      	ldr	r0, [pc, #16]	; (8001520 <NextionDrawTemp+0x44>)
 8001510:	f004 fa68 	bl	80059e4 <HAL_UART_Transmit>
}
 8001514:	bf00      	nop
 8001516:	3740      	adds	r7, #64	; 0x40
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	08009870 	.word	0x08009870
 8001520:	200002c0 	.word	0x200002c0
 8001524:	20000000 	.word	0x20000000

08001528 <HandleKeyPad>:



float32_t HandleKeyPad() {
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0

	//clear Input
	for (int i = 0; i < 20; i++) {
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	e007      	b.n	8001544 <HandleKeyPad+0x1c>
		input[i] = 0;
 8001534:	4a28      	ldr	r2, [pc, #160]	; (80015d8 <HandleKeyPad+0xb0>)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4413      	add	r3, r2
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 20; i++) {
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	3301      	adds	r3, #1
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b13      	cmp	r3, #19
 8001548:	ddf4      	ble.n	8001534 <HandleKeyPad+0xc>
	}

	uint8_t index = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	70fb      	strb	r3, [r7, #3]

	NEXTION_SendString("t0", "");
 800154e:	4923      	ldr	r1, [pc, #140]	; (80015dc <HandleKeyPad+0xb4>)
 8001550:	4823      	ldr	r0, [pc, #140]	; (80015e0 <HandleKeyPad+0xb8>)
 8001552:	f7ff ff07 	bl	8001364 <NEXTION_SendString>
	UART_Recieved_Flag = 0;
 8001556:	4b23      	ldr	r3, [pc, #140]	; (80015e4 <HandleKeyPad+0xbc>)
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]

	while (strncmp((char*) UART_Recieved_Data, "enter", 5) != 0) {
 800155c:	e026      	b.n	80015ac <HandleKeyPad+0x84>

		if(strncmp((char*) UART_Recieved_Data, "abbre", 5) == 0)
 800155e:	2205      	movs	r2, #5
 8001560:	4921      	ldr	r1, [pc, #132]	; (80015e8 <HandleKeyPad+0xc0>)
 8001562:	4822      	ldr	r0, [pc, #136]	; (80015ec <HandleKeyPad+0xc4>)
 8001564:	f005 faf4 	bl	8006b50 <strncmp>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <HandleKeyPad+0x4a>
				return 9999;
 800156e:	4b20      	ldr	r3, [pc, #128]	; (80015f0 <HandleKeyPad+0xc8>)
 8001570:	e02e      	b.n	80015d0 <HandleKeyPad+0xa8>
		if(strncmp((char*) UART_Recieved_Data, "kback", 5) == 0)
 8001572:	2205      	movs	r2, #5
 8001574:	491f      	ldr	r1, [pc, #124]	; (80015f4 <HandleKeyPad+0xcc>)
 8001576:	481d      	ldr	r0, [pc, #116]	; (80015ec <HandleKeyPad+0xc4>)
 8001578:	f005 faea 	bl	8006b50 <strncmp>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d101      	bne.n	8001586 <HandleKeyPad+0x5e>
				return 8888;
 8001582:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <HandleKeyPad+0xd0>)
 8001584:	e024      	b.n	80015d0 <HandleKeyPad+0xa8>


		if (UART_Recieved_Flag == 1) {
 8001586:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <HandleKeyPad+0xbc>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d10e      	bne.n	80015ac <HandleKeyPad+0x84>
			input[index] = UART_Recieved_Data[4];
 800158e:	78fb      	ldrb	r3, [r7, #3]
 8001590:	4a16      	ldr	r2, [pc, #88]	; (80015ec <HandleKeyPad+0xc4>)
 8001592:	7911      	ldrb	r1, [r2, #4]
 8001594:	4a10      	ldr	r2, [pc, #64]	; (80015d8 <HandleKeyPad+0xb0>)
 8001596:	54d1      	strb	r1, [r2, r3]
			UART_Recieved_Flag = 0;
 8001598:	4b12      	ldr	r3, [pc, #72]	; (80015e4 <HandleKeyPad+0xbc>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
			index++;
 800159e:	78fb      	ldrb	r3, [r7, #3]
 80015a0:	3301      	adds	r3, #1
 80015a2:	70fb      	strb	r3, [r7, #3]
			NEXTION_SendString("t0", input);
 80015a4:	490c      	ldr	r1, [pc, #48]	; (80015d8 <HandleKeyPad+0xb0>)
 80015a6:	480e      	ldr	r0, [pc, #56]	; (80015e0 <HandleKeyPad+0xb8>)
 80015a8:	f7ff fedc 	bl	8001364 <NEXTION_SendString>
	while (strncmp((char*) UART_Recieved_Data, "enter", 5) != 0) {
 80015ac:	2205      	movs	r2, #5
 80015ae:	4913      	ldr	r1, [pc, #76]	; (80015fc <HandleKeyPad+0xd4>)
 80015b0:	480e      	ldr	r0, [pc, #56]	; (80015ec <HandleKeyPad+0xc4>)
 80015b2:	f005 facd 	bl	8006b50 <strncmp>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1d0      	bne.n	800155e <HandleKeyPad+0x36>
		}
	}
	return atof(input);
 80015bc:	4806      	ldr	r0, [pc, #24]	; (80015d8 <HandleKeyPad+0xb0>)
 80015be:	f004 fe21 	bl	8006204 <atof>
 80015c2:	4603      	mov	r3, r0
 80015c4:	460c      	mov	r4, r1
 80015c6:	4618      	mov	r0, r3
 80015c8:	4621      	mov	r1, r4
 80015ca:	f7ff fa7d 	bl	8000ac8 <__aeabi_d2f>
 80015ce:	4603      	mov	r3, r0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd90      	pop	{r4, r7, pc}
 80015d8:	200002a8 	.word	0x200002a8
 80015dc:	08009884 	.word	0x08009884
 80015e0:	08009888 	.word	0x08009888
 80015e4:	2000021c 	.word	0x2000021c
 80015e8:	0800988c 	.word	0x0800988c
 80015ec:	20000004 	.word	0x20000004
 80015f0:	461c3c00 	.word	0x461c3c00
 80015f4:	08009894 	.word	0x08009894
 80015f8:	460ae000 	.word	0x460ae000
 80015fc:	0800989c 	.word	0x0800989c

08001600 <Update_Page_3>:


void Update_Page_3() {
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
	uint8_t defaultUart[5] = {'p','3','x','x','x'};
 8001606:	4a20      	ldr	r2, [pc, #128]	; (8001688 <Update_Page_3+0x88>)
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800160e:	6018      	str	r0, [r3, #0]
 8001610:	3304      	adds	r3, #4
 8001612:	7019      	strb	r1, [r3, #0]
	for(int i=0;i<5;i++){
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	e00b      	b.n	8001632 <Update_Page_3+0x32>
		UART_Recieved_Data[i]=defaultUart[i];
 800161a:	1d3a      	adds	r2, r7, #4
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	4413      	add	r3, r2
 8001620:	7819      	ldrb	r1, [r3, #0]
 8001622:	4a1a      	ldr	r2, [pc, #104]	; (800168c <Update_Page_3+0x8c>)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	4413      	add	r3, r2
 8001628:	460a      	mov	r2, r1
 800162a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<5;i++){
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3301      	adds	r3, #1
 8001630:	60fb      	str	r3, [r7, #12]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2b04      	cmp	r3, #4
 8001636:	ddf0      	ble.n	800161a <Update_Page_3+0x1a>
	}

	NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);
 8001638:	4b15      	ldr	r3, [pc, #84]	; (8001690 <Update_Page_3+0x90>)
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	4619      	mov	r1, r3
 800163e:	4815      	ldr	r0, [pc, #84]	; (8001694 <Update_Page_3+0x94>)
 8001640:	f7ff feb6 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SenduInt("t1", ReflowParameters.SoakTime);
 8001644:	4b12      	ldr	r3, [pc, #72]	; (8001690 <Update_Page_3+0x90>)
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	4619      	mov	r1, r3
 800164a:	4813      	ldr	r0, [pc, #76]	; (8001698 <Update_Page_3+0x98>)
 800164c:	f7ff fedc 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SenduInt("t2", ReflowParameters.SoakTempeture);
 8001650:	4b0f      	ldr	r3, [pc, #60]	; (8001690 <Update_Page_3+0x90>)
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	4619      	mov	r1, r3
 8001656:	4811      	ldr	r0, [pc, #68]	; (800169c <Update_Page_3+0x9c>)
 8001658:	f7ff fed6 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SendFloat("t3", ReflowParameters.secondHeatUpRate);
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <Update_Page_3+0x90>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4619      	mov	r1, r3
 8001662:	480f      	ldr	r0, [pc, #60]	; (80016a0 <Update_Page_3+0xa0>)
 8001664:	f7ff fea4 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SenduInt("t4", ReflowParameters.ReflowTime);
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <Update_Page_3+0x90>)
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	4619      	mov	r1, r3
 800166e:	480d      	ldr	r0, [pc, #52]	; (80016a4 <Update_Page_3+0xa4>)
 8001670:	f7ff feca 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SenduInt("t5", ReflowParameters.ReflowTempeture);
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <Update_Page_3+0x90>)
 8001676:	69db      	ldr	r3, [r3, #28]
 8001678:	4619      	mov	r1, r3
 800167a:	480b      	ldr	r0, [pc, #44]	; (80016a8 <Update_Page_3+0xa8>)
 800167c:	f7ff fec4 	bl	8001408 <NEXTION_SenduInt>

}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	080098a4 	.word	0x080098a4
 800168c:	20000004 	.word	0x20000004
 8001690:	200012a0 	.word	0x200012a0
 8001694:	08009888 	.word	0x08009888
 8001698:	08009844 	.word	0x08009844
 800169c:	08009848 	.word	0x08009848
 80016a0:	0800984c 	.word	0x0800984c
 80016a4:	08009850 	.word	0x08009850
 80016a8:	08009854 	.word	0x08009854

080016ac <Update_Page_0>:

void Update_Page_0() {
 80016ac:	b590      	push	{r4, r7, lr}
 80016ae:	b089      	sub	sp, #36	; 0x24
 80016b0:	af00      	add	r7, sp, #0
	uint8_t defaultUart[5] = {'p','0','x','x','x'};
 80016b2:	4a44      	ldr	r2, [pc, #272]	; (80017c4 <Update_Page_0+0x118>)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016ba:	6018      	str	r0, [r3, #0]
 80016bc:	3304      	adds	r3, #4
 80016be:	7019      	strb	r1, [r3, #0]
	for(int i=0;i<5;i++){
 80016c0:	2300      	movs	r3, #0
 80016c2:	61fb      	str	r3, [r7, #28]
 80016c4:	e00b      	b.n	80016de <Update_Page_0+0x32>
		UART_Recieved_Data[i]=defaultUart[i];
 80016c6:	1d3a      	adds	r2, r7, #4
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	4413      	add	r3, r2
 80016cc:	7819      	ldrb	r1, [r3, #0]
 80016ce:	4a3e      	ldr	r2, [pc, #248]	; (80017c8 <Update_Page_0+0x11c>)
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	4413      	add	r3, r2
 80016d4:	460a      	mov	r2, r1
 80016d6:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<5;i++){
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	3301      	adds	r3, #1
 80016dc:	61fb      	str	r3, [r7, #28]
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	2b04      	cmp	r3, #4
 80016e2:	ddf0      	ble.n	80016c6 <Update_Page_0+0x1a>
	}

	float32_t dx = 0.625/4; //275px / 400s
 80016e4:	4b39      	ldr	r3, [pc, #228]	; (80017cc <Update_Page_0+0x120>)
 80016e6:	61bb      	str	r3, [r7, #24]
	float32_t dy = 0.8333; //200px / 240 Grad
 80016e8:	4b39      	ldr	r3, [pc, #228]	; (80017d0 <Update_Page_0+0x124>)
 80016ea:	617b      	str	r3, [r7, #20]
	uint32_t OffsetX = 35;
 80016ec:	2323      	movs	r3, #35	; 0x23
 80016ee:	613b      	str	r3, [r7, #16]
	uint32_t OffsetY = 230;
 80016f0:	23e6      	movs	r3, #230	; 0xe6
 80016f2:	60fb      	str	r3, [r7, #12]

		//Reflow Aktuelle Temperatur anzeigen:
		if (ReflowEnable == 1){
 80016f4:	4b37      	ldr	r3, [pc, #220]	; (80017d4 <Update_Page_0+0x128>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d102      	bne.n	8001702 <Update_Page_0+0x56>
			TempDrawEnable = 1;
 80016fc:	4b36      	ldr	r3, [pc, #216]	; (80017d8 <Update_Page_0+0x12c>)
 80016fe:	2201      	movs	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]

		}

		if(TempDrawEnable == 1){
 8001702:	4b35      	ldr	r3, [pc, #212]	; (80017d8 <Update_Page_0+0x12c>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d12a      	bne.n	8001760 <Update_Page_0+0xb4>
			NextionDrawTemp(OffsetX + (uint32_t)((float32_t)(TempDrawCounter)*dx), OffsetY - (uint32_t)((float32_t)(temp)*dy));
 800170a:	4b34      	ldr	r3, [pc, #208]	; (80017dc <Update_Page_0+0x130>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fae0 	bl	8000cd4 <__aeabi_ui2f>
 8001714:	4603      	mov	r3, r0
 8001716:	69b9      	ldr	r1, [r7, #24]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fb33 	bl	8000d84 <__aeabi_fmul>
 800171e:	4603      	mov	r3, r0
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff fcf5 	bl	8001110 <__aeabi_f2uiz>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	18d4      	adds	r4, r2, r3
 800172c:	4b2c      	ldr	r3, [pc, #176]	; (80017e0 <Update_Page_0+0x134>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	6979      	ldr	r1, [r7, #20]
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fb26 	bl	8000d84 <__aeabi_fmul>
 8001738:	4603      	mov	r3, r0
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fce8 	bl	8001110 <__aeabi_f2uiz>
 8001740:	4602      	mov	r2, r0
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	1a9b      	subs	r3, r3, r2
 8001746:	4619      	mov	r1, r3
 8001748:	4620      	mov	r0, r4
 800174a:	f7ff fec7 	bl	80014dc <NextionDrawTemp>

		if(ReflowCurve[TempDrawCounter] == 0 ){
 800174e:	4b23      	ldr	r3, [pc, #140]	; (80017dc <Update_Page_0+0x130>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a24      	ldr	r2, [pc, #144]	; (80017e4 <Update_Page_0+0x138>)
 8001754:	5cd3      	ldrb	r3, [r2, r3]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <Update_Page_0+0xb4>
			TempDrawEnable = 0;
 800175a:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <Update_Page_0+0x12c>)
 800175c:	2200      	movs	r2, #0
 800175e:	701a      	strb	r2, [r3, #0]

		}



	NEXTION_SendFloat("t0", temp);
 8001760:	4b1f      	ldr	r3, [pc, #124]	; (80017e0 <Update_Page_0+0x134>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	4820      	ldr	r0, [pc, #128]	; (80017e8 <Update_Page_0+0x13c>)
 8001768:	f7ff fe22 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SendFloat("t1", ReflowParameters.firstHeatUpRate);
 800176c:	4b1f      	ldr	r3, [pc, #124]	; (80017ec <Update_Page_0+0x140>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	4619      	mov	r1, r3
 8001772:	481f      	ldr	r0, [pc, #124]	; (80017f0 <Update_Page_0+0x144>)
 8001774:	f7ff fe1c 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SenduInt("t3", ReflowParameters.SoakTime);
 8001778:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <Update_Page_0+0x140>)
 800177a:	695b      	ldr	r3, [r3, #20]
 800177c:	4619      	mov	r1, r3
 800177e:	481d      	ldr	r0, [pc, #116]	; (80017f4 <Update_Page_0+0x148>)
 8001780:	f7ff fe42 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SenduInt("t2", ReflowParameters.SoakTempeture);
 8001784:	4b19      	ldr	r3, [pc, #100]	; (80017ec <Update_Page_0+0x140>)
 8001786:	691b      	ldr	r3, [r3, #16]
 8001788:	4619      	mov	r1, r3
 800178a:	481b      	ldr	r0, [pc, #108]	; (80017f8 <Update_Page_0+0x14c>)
 800178c:	f7ff fe3c 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SendFloat("t4", ReflowParameters.secondHeatUpRate);
 8001790:	4b16      	ldr	r3, [pc, #88]	; (80017ec <Update_Page_0+0x140>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4619      	mov	r1, r3
 8001796:	4819      	ldr	r0, [pc, #100]	; (80017fc <Update_Page_0+0x150>)
 8001798:	f7ff fe0a 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SenduInt("t6", ReflowParameters.ReflowTime);
 800179c:	4b13      	ldr	r3, [pc, #76]	; (80017ec <Update_Page_0+0x140>)
 800179e:	6a1b      	ldr	r3, [r3, #32]
 80017a0:	4619      	mov	r1, r3
 80017a2:	4817      	ldr	r0, [pc, #92]	; (8001800 <Update_Page_0+0x154>)
 80017a4:	f7ff fe30 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SenduInt("t5", ReflowParameters.ReflowTempeture);
 80017a8:	4b10      	ldr	r3, [pc, #64]	; (80017ec <Update_Page_0+0x140>)
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	4619      	mov	r1, r3
 80017ae:	4815      	ldr	r0, [pc, #84]	; (8001804 <Update_Page_0+0x158>)
 80017b0:	f7ff fe2a 	bl	8001408 <NEXTION_SenduInt>
	NEXTION_SendString("g1", ConsoleMSG);
 80017b4:	4914      	ldr	r1, [pc, #80]	; (8001808 <Update_Page_0+0x15c>)
 80017b6:	4815      	ldr	r0, [pc, #84]	; (800180c <Update_Page_0+0x160>)
 80017b8:	f7ff fdd4 	bl	8001364 <NEXTION_SendString>

}
 80017bc:	bf00      	nop
 80017be:	3724      	adds	r7, #36	; 0x24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd90      	pop	{r4, r7, pc}
 80017c4:	080098b0 	.word	0x080098b0
 80017c8:	20000004 	.word	0x20000004
 80017cc:	3e200000 	.word	0x3e200000
 80017d0:	3f555326 	.word	0x3f555326
 80017d4:	20000214 	.word	0x20000214
 80017d8:	2000022a 	.word	0x2000022a
 80017dc:	2000022c 	.word	0x2000022c
 80017e0:	200002bc 	.word	0x200002bc
 80017e4:	20000300 	.word	0x20000300
 80017e8:	08009888 	.word	0x08009888
 80017ec:	200012a0 	.word	0x200012a0
 80017f0:	08009844 	.word	0x08009844
 80017f4:	0800984c 	.word	0x0800984c
 80017f8:	08009848 	.word	0x08009848
 80017fc:	08009850 	.word	0x08009850
 8001800:	08009858 	.word	0x08009858
 8001804:	08009854 	.word	0x08009854
 8001808:	20001368 	.word	0x20001368
 800180c:	080098ac 	.word	0x080098ac

08001810 <Update_Page_2>:

void Update_Page_2() {
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
	uint8_t defaultUart[5] = {'p','2','x','x','x'};
 8001816:	4a17      	ldr	r2, [pc, #92]	; (8001874 <Update_Page_2+0x64>)
 8001818:	1d3b      	adds	r3, r7, #4
 800181a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800181e:	6018      	str	r0, [r3, #0]
 8001820:	3304      	adds	r3, #4
 8001822:	7019      	strb	r1, [r3, #0]
	for(int i=0;i<5;i++){
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	e00b      	b.n	8001842 <Update_Page_2+0x32>
		UART_Recieved_Data[i]=defaultUart[i];
 800182a:	1d3a      	adds	r2, r7, #4
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	4413      	add	r3, r2
 8001830:	7819      	ldrb	r1, [r3, #0]
 8001832:	4a11      	ldr	r2, [pc, #68]	; (8001878 <Update_Page_2+0x68>)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4413      	add	r3, r2
 8001838:	460a      	mov	r2, r1
 800183a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<5;i++){
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	3301      	adds	r3, #1
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	2b04      	cmp	r3, #4
 8001846:	ddf0      	ble.n	800182a <Update_Page_2+0x1a>
	}

	NEXTION_SendFloat("t0", ReflowParameters.KP);
 8001848:	4b0c      	ldr	r3, [pc, #48]	; (800187c <Update_Page_2+0x6c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4619      	mov	r1, r3
 800184e:	480c      	ldr	r0, [pc, #48]	; (8001880 <Update_Page_2+0x70>)
 8001850:	f7ff fdae 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SendFloat("t1", ReflowParameters.Ki);
 8001854:	4b09      	ldr	r3, [pc, #36]	; (800187c <Update_Page_2+0x6c>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	4619      	mov	r1, r3
 800185a:	480a      	ldr	r0, [pc, #40]	; (8001884 <Update_Page_2+0x74>)
 800185c:	f7ff fda8 	bl	80013b0 <NEXTION_SendFloat>
	NEXTION_SendFloat("t2", ReflowParameters.KD);
 8001860:	4b06      	ldr	r3, [pc, #24]	; (800187c <Update_Page_2+0x6c>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	4619      	mov	r1, r3
 8001866:	4808      	ldr	r0, [pc, #32]	; (8001888 <Update_Page_2+0x78>)
 8001868:	f7ff fda2 	bl	80013b0 <NEXTION_SendFloat>
}
 800186c:	bf00      	nop
 800186e:	3710      	adds	r7, #16
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	080098b8 	.word	0x080098b8
 8001878:	20000004 	.word	0x20000004
 800187c:	200012a0 	.word	0x200012a0
 8001880:	08009888 	.word	0x08009888
 8001884:	08009844 	.word	0x08009844
 8001888:	08009848 	.word	0x08009848
 800188c:	00000000 	.word	0x00000000

08001890 <HandleGui>:



void HandleGui(){
 8001890:	b580      	push	{r7, lr}
 8001892:	b0a4      	sub	sp, #144	; 0x90
 8001894:	af00      	add	r7, sp, #0
	//###################Page0##########################

	if(strncmp((char *)UART_Recieved_Data, "p0xxx", 5) == 0){
 8001896:	2205      	movs	r2, #5
 8001898:	49b8      	ldr	r1, [pc, #736]	; (8001b7c <HandleGui+0x2ec>)
 800189a:	48b9      	ldr	r0, [pc, #740]	; (8001b80 <HandleGui+0x2f0>)
 800189c:	f005 f958 	bl	8006b50 <strncmp>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d101      	bne.n	80018aa <HandleGui+0x1a>
			Update_Page_0();
 80018a6:	f7ff ff01 	bl	80016ac <Update_Page_0>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b02", 5) == 0){
 80018aa:	2205      	movs	r2, #5
 80018ac:	49b5      	ldr	r1, [pc, #724]	; (8001b84 <HandleGui+0x2f4>)
 80018ae:	48b4      	ldr	r0, [pc, #720]	; (8001b80 <HandleGui+0x2f0>)
 80018b0:	f005 f94e 	bl	8006b50 <strncmp>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HandleGui+0x2e>
			Update_Page_3();
 80018ba:	f7ff fea1 	bl	8001600 <Update_Page_3>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b00", 5) == 0){
 80018be:	2205      	movs	r2, #5
 80018c0:	49b1      	ldr	r1, [pc, #708]	; (8001b88 <HandleGui+0x2f8>)
 80018c2:	48af      	ldr	r0, [pc, #700]	; (8001b80 <HandleGui+0x2f0>)
 80018c4:	f005 f944 	bl	8006b50 <strncmp>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d103      	bne.n	80018d6 <HandleGui+0x46>
			startReflow();
 80018ce:	f000 fe83 	bl	80025d8 <startReflow>
			Update_Page_0();
 80018d2:	f7ff feeb 	bl	80016ac <Update_Page_0>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b01", 5) == 0){
 80018d6:	2205      	movs	r2, #5
 80018d8:	49ac      	ldr	r1, [pc, #688]	; (8001b8c <HandleGui+0x2fc>)
 80018da:	48a9      	ldr	r0, [pc, #676]	; (8001b80 <HandleGui+0x2f0>)
 80018dc:	f005 f938 	bl	8006b50 <strncmp>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d103      	bne.n	80018ee <HandleGui+0x5e>
			stopReflow();
 80018e6:	f000 fe8f 	bl	8002608 <stopReflow>
			Update_Page_0();
 80018ea:	f7ff fedf 	bl	80016ac <Update_Page_0>
			}

	if(strncmp((char *)UART_Recieved_Data, "p0b02", 5) == 0){
 80018ee:	2205      	movs	r2, #5
 80018f0:	49a4      	ldr	r1, [pc, #656]	; (8001b84 <HandleGui+0x2f4>)
 80018f2:	48a3      	ldr	r0, [pc, #652]	; (8001b80 <HandleGui+0x2f0>)
 80018f4:	f005 f92c 	bl	8006b50 <strncmp>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d101      	bne.n	8001902 <HandleGui+0x72>
			Update_Page_3();
 80018fe:	f7ff fe7f 	bl	8001600 <Update_Page_3>
			}


	//###################Page2##########################

	  if(strncmp((char *)UART_Recieved_Data, "p2xxx", 5) == 0){
 8001902:	2205      	movs	r2, #5
 8001904:	49a2      	ldr	r1, [pc, #648]	; (8001b90 <HandleGui+0x300>)
 8001906:	489e      	ldr	r0, [pc, #632]	; (8001b80 <HandleGui+0x2f0>)
 8001908:	f005 f922 	bl	8006b50 <strncmp>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d101      	bne.n	8001916 <HandleGui+0x86>
		Update_Page_2();
 8001912:	f7ff ff7d 	bl	8001810 <Update_Page_2>
		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b00", 5) == 0){
 8001916:	2205      	movs	r2, #5
 8001918:	499e      	ldr	r1, [pc, #632]	; (8001b94 <HandleGui+0x304>)
 800191a:	4899      	ldr	r0, [pc, #612]	; (8001b80 <HandleGui+0x2f0>)
 800191c:	f005 f918 	bl	8006b50 <strncmp>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d152      	bne.n	80019cc <HandleGui+0x13c>
			  float32_t Output =0;
 8001926:	f04f 0300 	mov.w	r3, #0
 800192a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  Output = HandleKeyPad();
 800192e:	f7ff fdfb 	bl	8001528 <HandleKeyPad>
 8001932:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			  while(Output == 9999){
 8001936:	e024      	b.n	8001982 <HandleGui+0xf2>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001938:	4a97      	ldr	r2, [pc, #604]	; (8001b98 <HandleGui+0x308>)
 800193a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800193e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001942:	6018      	str	r0, [r3, #0]
 8001944:	3304      	adds	r3, #4
 8001946:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001948:	2300      	movs	r3, #0
 800194a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800194e:	e010      	b.n	8001972 <HandleGui+0xe2>
						UART_Recieved_Data[i]=defaultUart[i];
 8001950:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001954:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001958:	4413      	add	r3, r2
 800195a:	7819      	ldrb	r1, [r3, #0]
 800195c:	4a88      	ldr	r2, [pc, #544]	; (8001b80 <HandleGui+0x2f0>)
 800195e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001962:	4413      	add	r3, r2
 8001964:	460a      	mov	r2, r1
 8001966:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001968:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800196c:	3301      	adds	r3, #1
 800196e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001972:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001976:	2b04      	cmp	r3, #4
 8001978:	ddea      	ble.n	8001950 <HandleGui+0xc0>
					}
				  Output = HandleKeyPad();
 800197a:	f7ff fdd5 	bl	8001528 <HandleKeyPad>
 800197e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			  while(Output == 9999){
 8001982:	4986      	ldr	r1, [pc, #536]	; (8001b9c <HandleGui+0x30c>)
 8001984:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001988:	f7ff fb90 	bl	80010ac <__aeabi_fcmpeq>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1d2      	bne.n	8001938 <HandleGui+0xa8>
			  }
			  if(Output == 8888){
 8001992:	4983      	ldr	r1, [pc, #524]	; (8001ba0 <HandleGui+0x310>)
 8001994:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8001998:	f7ff fb88 	bl	80010ac <__aeabi_fcmpeq>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HandleGui+0x11a>
				 Output = ReflowParameters.KP;
 80019a2:	4b80      	ldr	r3, [pc, #512]	; (8001ba4 <HandleGui+0x314>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			  }
	    ReflowParameters.KP = Output;
 80019aa:	4a7e      	ldr	r2, [pc, #504]	; (8001ba4 <HandleGui+0x314>)
 80019ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019b0:	6013      	str	r3, [r2, #0]
	    PID.Kp = ReflowParameters.KP;
 80019b2:	4b7c      	ldr	r3, [pc, #496]	; (8001ba4 <HandleGui+0x314>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a7c      	ldr	r2, [pc, #496]	; (8001ba8 <HandleGui+0x318>)
 80019b8:	6193      	str	r3, [r2, #24]
		arm_pid_init_f32(&PID, 1);
 80019ba:	2101      	movs	r1, #1
 80019bc:	487a      	ldr	r0, [pc, #488]	; (8001ba8 <HandleGui+0x318>)
 80019be:	f004 fbf9 	bl	80061b4 <arm_pid_init_f32>
		Update_Page_2();
 80019c2:	f7ff ff25 	bl	8001810 <Update_Page_2>
		NEXTION_CMD("page 2");
 80019c6:	4879      	ldr	r0, [pc, #484]	; (8001bac <HandleGui+0x31c>)
 80019c8:	f7ff fd44 	bl	8001454 <NEXTION_CMD>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b01", 5) == 0){
 80019cc:	2205      	movs	r2, #5
 80019ce:	4978      	ldr	r1, [pc, #480]	; (8001bb0 <HandleGui+0x320>)
 80019d0:	486b      	ldr	r0, [pc, #428]	; (8001b80 <HandleGui+0x2f0>)
 80019d2:	f005 f8bd 	bl	8006b50 <strncmp>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d152      	bne.n	8001a82 <HandleGui+0x1f2>
			  float32_t Output =0;
 80019dc:	f04f 0300 	mov.w	r3, #0
 80019e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			  Output = HandleKeyPad();
 80019e4:	f7ff fda0 	bl	8001528 <HandleKeyPad>
 80019e8:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			  while(Output == 9999){
 80019ec:	e024      	b.n	8001a38 <HandleGui+0x1a8>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 80019ee:	4a6a      	ldr	r2, [pc, #424]	; (8001b98 <HandleGui+0x308>)
 80019f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019f8:	6018      	str	r0, [r3, #0]
 80019fa:	3304      	adds	r3, #4
 80019fc:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 80019fe:	2300      	movs	r3, #0
 8001a00:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001a04:	e010      	b.n	8001a28 <HandleGui+0x198>
						UART_Recieved_Data[i]=defaultUart[i];
 8001a06:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a0e:	4413      	add	r3, r2
 8001a10:	7819      	ldrb	r1, [r3, #0]
 8001a12:	4a5b      	ldr	r2, [pc, #364]	; (8001b80 <HandleGui+0x2f0>)
 8001a14:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a18:	4413      	add	r3, r2
 8001a1a:	460a      	mov	r2, r1
 8001a1c:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001a1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a22:	3301      	adds	r3, #1
 8001a24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001a28:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	ddea      	ble.n	8001a06 <HandleGui+0x176>
					}
				  Output = HandleKeyPad();
 8001a30:	f7ff fd7a 	bl	8001528 <HandleKeyPad>
 8001a34:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			  while(Output == 9999){
 8001a38:	4958      	ldr	r1, [pc, #352]	; (8001b9c <HandleGui+0x30c>)
 8001a3a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001a3e:	f7ff fb35 	bl	80010ac <__aeabi_fcmpeq>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1d2      	bne.n	80019ee <HandleGui+0x15e>
			  }
			  if(Output == 8888){
 8001a48:	4955      	ldr	r1, [pc, #340]	; (8001ba0 <HandleGui+0x310>)
 8001a4a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001a4e:	f7ff fb2d 	bl	80010ac <__aeabi_fcmpeq>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d003      	beq.n	8001a60 <HandleGui+0x1d0>
				 Output = ReflowParameters.Ki;
 8001a58:	4b52      	ldr	r3, [pc, #328]	; (8001ba4 <HandleGui+0x314>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			  }
			  ReflowParameters.Ki = Output;
 8001a60:	4a50      	ldr	r2, [pc, #320]	; (8001ba4 <HandleGui+0x314>)
 8001a62:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a66:	6053      	str	r3, [r2, #4]
			  	    PID.Ki = ReflowParameters.Ki;
 8001a68:	4b4e      	ldr	r3, [pc, #312]	; (8001ba4 <HandleGui+0x314>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	4a4e      	ldr	r2, [pc, #312]	; (8001ba8 <HandleGui+0x318>)
 8001a6e:	61d3      	str	r3, [r2, #28]
			arm_pid_init_f32(&PID, 1);
 8001a70:	2101      	movs	r1, #1
 8001a72:	484d      	ldr	r0, [pc, #308]	; (8001ba8 <HandleGui+0x318>)
 8001a74:	f004 fb9e 	bl	80061b4 <arm_pid_init_f32>
			Update_Page_2();
 8001a78:	f7ff feca 	bl	8001810 <Update_Page_2>
			NEXTION_CMD("page 2");
 8001a7c:	484b      	ldr	r0, [pc, #300]	; (8001bac <HandleGui+0x31c>)
 8001a7e:	f7ff fce9 	bl	8001454 <NEXTION_CMD>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b02", 5) == 0){
 8001a82:	2205      	movs	r2, #5
 8001a84:	494b      	ldr	r1, [pc, #300]	; (8001bb4 <HandleGui+0x324>)
 8001a86:	483e      	ldr	r0, [pc, #248]	; (8001b80 <HandleGui+0x2f0>)
 8001a88:	f005 f862 	bl	8006b50 <strncmp>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d145      	bne.n	8001b1e <HandleGui+0x28e>
			  float32_t Output =0;
 8001a92:	f04f 0300 	mov.w	r3, #0
 8001a96:	67fb      	str	r3, [r7, #124]	; 0x7c
			  Output = HandleKeyPad();
 8001a98:	f7ff fd46 	bl	8001528 <HandleKeyPad>
 8001a9c:	67f8      	str	r0, [r7, #124]	; 0x7c
			  while(Output == 9999){
 8001a9e:	e01d      	b.n	8001adc <HandleGui+0x24c>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001aa0:	4a3d      	ldr	r2, [pc, #244]	; (8001b98 <HandleGui+0x308>)
 8001aa2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001aa6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001aaa:	6018      	str	r0, [r3, #0]
 8001aac:	3304      	adds	r3, #4
 8001aae:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ab4:	e00c      	b.n	8001ad0 <HandleGui+0x240>
						UART_Recieved_Data[i]=defaultUart[i];
 8001ab6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001aba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001abc:	4413      	add	r3, r2
 8001abe:	7819      	ldrb	r1, [r3, #0]
 8001ac0:	4a2f      	ldr	r2, [pc, #188]	; (8001b80 <HandleGui+0x2f0>)
 8001ac2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ac4:	4413      	add	r3, r2
 8001ac6:	460a      	mov	r2, r1
 8001ac8:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001aca:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001acc:	3301      	adds	r3, #1
 8001ace:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ad0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	ddef      	ble.n	8001ab6 <HandleGui+0x226>
					}
				  Output = HandleKeyPad();
 8001ad6:	f7ff fd27 	bl	8001528 <HandleKeyPad>
 8001ada:	67f8      	str	r0, [r7, #124]	; 0x7c
			  while(Output == 9999){
 8001adc:	492f      	ldr	r1, [pc, #188]	; (8001b9c <HandleGui+0x30c>)
 8001ade:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001ae0:	f7ff fae4 	bl	80010ac <__aeabi_fcmpeq>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1da      	bne.n	8001aa0 <HandleGui+0x210>
			  }
			  if(Output == 8888){
 8001aea:	492d      	ldr	r1, [pc, #180]	; (8001ba0 <HandleGui+0x310>)
 8001aec:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001aee:	f7ff fadd 	bl	80010ac <__aeabi_fcmpeq>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d002      	beq.n	8001afe <HandleGui+0x26e>
				 Output = ReflowParameters.KD;
 8001af8:	4b2a      	ldr	r3, [pc, #168]	; (8001ba4 <HandleGui+0x314>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	67fb      	str	r3, [r7, #124]	; 0x7c
			  }
			  ReflowParameters.KD = Output;
 8001afe:	4a29      	ldr	r2, [pc, #164]	; (8001ba4 <HandleGui+0x314>)
 8001b00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b02:	6093      	str	r3, [r2, #8]
			 			  	    PID.Kd = ReflowParameters.KD;
 8001b04:	4b27      	ldr	r3, [pc, #156]	; (8001ba4 <HandleGui+0x314>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	4a27      	ldr	r2, [pc, #156]	; (8001ba8 <HandleGui+0x318>)
 8001b0a:	6213      	str	r3, [r2, #32]
			arm_pid_init_f32(&PID, 1);
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	4826      	ldr	r0, [pc, #152]	; (8001ba8 <HandleGui+0x318>)
 8001b10:	f004 fb50 	bl	80061b4 <arm_pid_init_f32>
			Update_Page_2();
 8001b14:	f7ff fe7c 	bl	8001810 <Update_Page_2>
			NEXTION_CMD("page 2");
 8001b18:	4824      	ldr	r0, [pc, #144]	; (8001bac <HandleGui+0x31c>)
 8001b1a:	f7ff fc9b 	bl	8001454 <NEXTION_CMD>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p2b03", 5) == 0){
 8001b1e:	2205      	movs	r2, #5
 8001b20:	4925      	ldr	r1, [pc, #148]	; (8001bb8 <HandleGui+0x328>)
 8001b22:	4817      	ldr	r0, [pc, #92]	; (8001b80 <HandleGui+0x2f0>)
 8001b24:	f005 f814 	bl	8006b50 <strncmp>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <HandleGui+0x2a2>
			Update_Page_3();
 8001b2e:	f7ff fd67 	bl	8001600 <Update_Page_3>



	//###################Page 3########################

	  if(strncmp((char *)UART_Recieved_Data, "p3xxx", 5) == 0){
 8001b32:	2205      	movs	r2, #5
 8001b34:	4921      	ldr	r1, [pc, #132]	; (8001bbc <HandleGui+0x32c>)
 8001b36:	4812      	ldr	r0, [pc, #72]	; (8001b80 <HandleGui+0x2f0>)
 8001b38:	f005 f80a 	bl	8006b50 <strncmp>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d101      	bne.n	8001b46 <HandleGui+0x2b6>
		Update_Page_3();
 8001b42:	f7ff fd5d 	bl	8001600 <Update_Page_3>
		}

		  if(strncmp((char *)UART_Recieved_Data, "p3b00", 5) == 0){
 8001b46:	2205      	movs	r2, #5
 8001b48:	491d      	ldr	r1, [pc, #116]	; (8001bc0 <HandleGui+0x330>)
 8001b4a:	480d      	ldr	r0, [pc, #52]	; (8001b80 <HandleGui+0x2f0>)
 8001b4c:	f005 f800 	bl	8006b50 <strncmp>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d171      	bne.n	8001c3a <HandleGui+0x3aa>
			  float32_t Output =0;
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	677b      	str	r3, [r7, #116]	; 0x74
			  Output = HandleKeyPad();
 8001b5c:	f7ff fce4 	bl	8001528 <HandleKeyPad>
 8001b60:	6778      	str	r0, [r7, #116]	; 0x74
			  while(Output == 9999){
 8001b62:	e042      	b.n	8001bea <HandleGui+0x35a>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001b64:	4a0c      	ldr	r2, [pc, #48]	; (8001b98 <HandleGui+0x308>)
 8001b66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b6e:	6018      	str	r0, [r3, #0]
 8001b70:	3304      	adds	r3, #4
 8001b72:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001b74:	2300      	movs	r3, #0
 8001b76:	673b      	str	r3, [r7, #112]	; 0x70
 8001b78:	e031      	b.n	8001bde <HandleGui+0x34e>
 8001b7a:	bf00      	nop
 8001b7c:	080098c0 	.word	0x080098c0
 8001b80:	20000004 	.word	0x20000004
 8001b84:	080098c8 	.word	0x080098c8
 8001b88:	080098d0 	.word	0x080098d0
 8001b8c:	080098d8 	.word	0x080098d8
 8001b90:	080098e0 	.word	0x080098e0
 8001b94:	080098e8 	.word	0x080098e8
 8001b98:	08009960 	.word	0x08009960
 8001b9c:	461c3c00 	.word	0x461c3c00
 8001ba0:	460ae000 	.word	0x460ae000
 8001ba4:	200012a0 	.word	0x200012a0
 8001ba8:	20000284 	.word	0x20000284
 8001bac:	080098f0 	.word	0x080098f0
 8001bb0:	080098f8 	.word	0x080098f8
 8001bb4:	08009900 	.word	0x08009900
 8001bb8:	08009908 	.word	0x08009908
 8001bbc:	08009910 	.word	0x08009910
 8001bc0:	08009918 	.word	0x08009918
						UART_Recieved_Data[i]=defaultUart[i];
 8001bc4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001bc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bca:	4413      	add	r3, r2
 8001bcc:	7819      	ldrb	r1, [r3, #0]
 8001bce:	4aa4      	ldr	r2, [pc, #656]	; (8001e60 <HandleGui+0x5d0>)
 8001bd0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bd2:	4413      	add	r3, r2
 8001bd4:	460a      	mov	r2, r1
 8001bd6:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001bd8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bda:	3301      	adds	r3, #1
 8001bdc:	673b      	str	r3, [r7, #112]	; 0x70
 8001bde:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001be0:	2b04      	cmp	r3, #4
 8001be2:	ddef      	ble.n	8001bc4 <HandleGui+0x334>
					}
				  Output = HandleKeyPad();
 8001be4:	f7ff fca0 	bl	8001528 <HandleKeyPad>
 8001be8:	6778      	str	r0, [r7, #116]	; 0x74
			  while(Output == 9999){
 8001bea:	499e      	ldr	r1, [pc, #632]	; (8001e64 <HandleGui+0x5d4>)
 8001bec:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001bee:	f7ff fa5d 	bl	80010ac <__aeabi_fcmpeq>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d1b5      	bne.n	8001b64 <HandleGui+0x2d4>
			  }
			  if(Output == 8888){
 8001bf8:	499b      	ldr	r1, [pc, #620]	; (8001e68 <HandleGui+0x5d8>)
 8001bfa:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001bfc:	f7ff fa56 	bl	80010ac <__aeabi_fcmpeq>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d002      	beq.n	8001c0c <HandleGui+0x37c>
				 Output = ReflowParameters.firstHeatUpRate;
 8001c06:	4b99      	ldr	r3, [pc, #612]	; (8001e6c <HandleGui+0x5dc>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	677b      	str	r3, [r7, #116]	; 0x74
			  }

			  if(Output < 0.2)
 8001c0c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001c0e:	f7fe fc0b 	bl	8000428 <__aeabi_f2d>
 8001c12:	a391      	add	r3, pc, #580	; (adr r3, 8001e58 <HandleGui+0x5c8>)
 8001c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c18:	f7fe fed0 	bl	80009bc <__aeabi_dcmplt>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HandleGui+0x396>
				  Output = 0.2;
 8001c22:	4b93      	ldr	r3, [pc, #588]	; (8001e70 <HandleGui+0x5e0>)
 8001c24:	677b      	str	r3, [r7, #116]	; 0x74

		ReflowParameters.firstHeatUpRate = Output;
 8001c26:	4a91      	ldr	r2, [pc, #580]	; (8001e6c <HandleGui+0x5dc>)
 8001c28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c2a:	60d3      	str	r3, [r2, #12]
		Update_Page_3();
 8001c2c:	f7ff fce8 	bl	8001600 <Update_Page_3>
		NEXTION_CMD("page 3");
 8001c30:	4890      	ldr	r0, [pc, #576]	; (8001e74 <HandleGui+0x5e4>)
 8001c32:	f7ff fc0f 	bl	8001454 <NEXTION_CMD>
		calculateReflowCurve();
 8001c36:	f000 fb27 	bl	8002288 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b01", 5) == 0){
 8001c3a:	2205      	movs	r2, #5
 8001c3c:	498e      	ldr	r1, [pc, #568]	; (8001e78 <HandleGui+0x5e8>)
 8001c3e:	4888      	ldr	r0, [pc, #544]	; (8001e60 <HandleGui+0x5d0>)
 8001c40:	f004 ff86 	bl	8006b50 <strncmp>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d146      	bne.n	8001cd8 <HandleGui+0x448>
			  float32_t Output =0;
 8001c4a:	f04f 0300 	mov.w	r3, #0
 8001c4e:	66fb      	str	r3, [r7, #108]	; 0x6c
			  Output = HandleKeyPad();
 8001c50:	f7ff fc6a 	bl	8001528 <HandleKeyPad>
 8001c54:	66f8      	str	r0, [r7, #108]	; 0x6c
			  while(Output == 9999){
 8001c56:	e01d      	b.n	8001c94 <HandleGui+0x404>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001c58:	4a88      	ldr	r2, [pc, #544]	; (8001e7c <HandleGui+0x5ec>)
 8001c5a:	f107 0320 	add.w	r3, r7, #32
 8001c5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c62:	6018      	str	r0, [r3, #0]
 8001c64:	3304      	adds	r3, #4
 8001c66:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001c68:	2300      	movs	r3, #0
 8001c6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c6c:	e00c      	b.n	8001c88 <HandleGui+0x3f8>
						UART_Recieved_Data[i]=defaultUart[i];
 8001c6e:	f107 0220 	add.w	r2, r7, #32
 8001c72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c74:	4413      	add	r3, r2
 8001c76:	7819      	ldrb	r1, [r3, #0]
 8001c78:	4a79      	ldr	r2, [pc, #484]	; (8001e60 <HandleGui+0x5d0>)
 8001c7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c7c:	4413      	add	r3, r2
 8001c7e:	460a      	mov	r2, r1
 8001c80:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001c82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c84:	3301      	adds	r3, #1
 8001c86:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	ddef      	ble.n	8001c6e <HandleGui+0x3de>
					}
				  Output = HandleKeyPad();
 8001c8e:	f7ff fc4b 	bl	8001528 <HandleKeyPad>
 8001c92:	66f8      	str	r0, [r7, #108]	; 0x6c
			  while(Output == 9999){
 8001c94:	4973      	ldr	r1, [pc, #460]	; (8001e64 <HandleGui+0x5d4>)
 8001c96:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001c98:	f7ff fa08 	bl	80010ac <__aeabi_fcmpeq>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1da      	bne.n	8001c58 <HandleGui+0x3c8>
			  }
			  if(Output == 8888){
 8001ca2:	4971      	ldr	r1, [pc, #452]	; (8001e68 <HandleGui+0x5d8>)
 8001ca4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001ca6:	f7ff fa01 	bl	80010ac <__aeabi_fcmpeq>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d006      	beq.n	8001cbe <HandleGui+0x42e>
				 Output = ReflowParameters.SoakTime;
 8001cb0:	4b6e      	ldr	r3, [pc, #440]	; (8001e6c <HandleGui+0x5dc>)
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff f80d 	bl	8000cd4 <__aeabi_ui2f>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	66fb      	str	r3, [r7, #108]	; 0x6c
			  }
			ReflowParameters.SoakTime = Output;
 8001cbe:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001cc0:	f7ff fa26 	bl	8001110 <__aeabi_f2uiz>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	4b69      	ldr	r3, [pc, #420]	; (8001e6c <HandleGui+0x5dc>)
 8001cc8:	615a      	str	r2, [r3, #20]
			Update_Page_3();
 8001cca:	f7ff fc99 	bl	8001600 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001cce:	4869      	ldr	r0, [pc, #420]	; (8001e74 <HandleGui+0x5e4>)
 8001cd0:	f7ff fbc0 	bl	8001454 <NEXTION_CMD>
			calculateReflowCurve();
 8001cd4:	f000 fad8 	bl	8002288 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b02", 5) == 0){
 8001cd8:	2205      	movs	r2, #5
 8001cda:	4969      	ldr	r1, [pc, #420]	; (8001e80 <HandleGui+0x5f0>)
 8001cdc:	4860      	ldr	r0, [pc, #384]	; (8001e60 <HandleGui+0x5d0>)
 8001cde:	f004 ff37 	bl	8006b50 <strncmp>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d146      	bne.n	8001d76 <HandleGui+0x4e6>
			  float32_t Output =0;
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	667b      	str	r3, [r7, #100]	; 0x64
			  Output = HandleKeyPad();
 8001cee:	f7ff fc1b 	bl	8001528 <HandleKeyPad>
 8001cf2:	6678      	str	r0, [r7, #100]	; 0x64
			  while(Output == 9999){
 8001cf4:	e01d      	b.n	8001d32 <HandleGui+0x4a2>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001cf6:	4a61      	ldr	r2, [pc, #388]	; (8001e7c <HandleGui+0x5ec>)
 8001cf8:	f107 0318 	add.w	r3, r7, #24
 8001cfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d00:	6018      	str	r0, [r3, #0]
 8001d02:	3304      	adds	r3, #4
 8001d04:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001d06:	2300      	movs	r3, #0
 8001d08:	663b      	str	r3, [r7, #96]	; 0x60
 8001d0a:	e00c      	b.n	8001d26 <HandleGui+0x496>
						UART_Recieved_Data[i]=defaultUart[i];
 8001d0c:	f107 0218 	add.w	r2, r7, #24
 8001d10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d12:	4413      	add	r3, r2
 8001d14:	7819      	ldrb	r1, [r3, #0]
 8001d16:	4a52      	ldr	r2, [pc, #328]	; (8001e60 <HandleGui+0x5d0>)
 8001d18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d1a:	4413      	add	r3, r2
 8001d1c:	460a      	mov	r2, r1
 8001d1e:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001d20:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d22:	3301      	adds	r3, #1
 8001d24:	663b      	str	r3, [r7, #96]	; 0x60
 8001d26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	ddef      	ble.n	8001d0c <HandleGui+0x47c>
					}
				  Output = HandleKeyPad();
 8001d2c:	f7ff fbfc 	bl	8001528 <HandleKeyPad>
 8001d30:	6678      	str	r0, [r7, #100]	; 0x64
			  while(Output == 9999){
 8001d32:	494c      	ldr	r1, [pc, #304]	; (8001e64 <HandleGui+0x5d4>)
 8001d34:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001d36:	f7ff f9b9 	bl	80010ac <__aeabi_fcmpeq>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1da      	bne.n	8001cf6 <HandleGui+0x466>
			  }
			  if(Output == 8888){
 8001d40:	4949      	ldr	r1, [pc, #292]	; (8001e68 <HandleGui+0x5d8>)
 8001d42:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001d44:	f7ff f9b2 	bl	80010ac <__aeabi_fcmpeq>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d006      	beq.n	8001d5c <HandleGui+0x4cc>
				 Output = ReflowParameters.SoakTempeture;
 8001d4e:	4b47      	ldr	r3, [pc, #284]	; (8001e6c <HandleGui+0x5dc>)
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7fe ffbe 	bl	8000cd4 <__aeabi_ui2f>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	667b      	str	r3, [r7, #100]	; 0x64
			  }
			ReflowParameters.SoakTempeture = Output;
 8001d5c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001d5e:	f7ff f9d7 	bl	8001110 <__aeabi_f2uiz>
 8001d62:	4602      	mov	r2, r0
 8001d64:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <HandleGui+0x5dc>)
 8001d66:	611a      	str	r2, [r3, #16]
			Update_Page_3();
 8001d68:	f7ff fc4a 	bl	8001600 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001d6c:	4841      	ldr	r0, [pc, #260]	; (8001e74 <HandleGui+0x5e4>)
 8001d6e:	f7ff fb71 	bl	8001454 <NEXTION_CMD>
			calculateReflowCurve();
 8001d72:	f000 fa89 	bl	8002288 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b03", 5) == 0){
 8001d76:	2205      	movs	r2, #5
 8001d78:	4942      	ldr	r1, [pc, #264]	; (8001e84 <HandleGui+0x5f4>)
 8001d7a:	4839      	ldr	r0, [pc, #228]	; (8001e60 <HandleGui+0x5d0>)
 8001d7c:	f004 fee8 	bl	8006b50 <strncmp>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d14c      	bne.n	8001e20 <HandleGui+0x590>
			  float32_t Output =0;
 8001d86:	f04f 0300 	mov.w	r3, #0
 8001d8a:	65fb      	str	r3, [r7, #92]	; 0x5c
			  Output = HandleKeyPad();
 8001d8c:	f7ff fbcc 	bl	8001528 <HandleKeyPad>
 8001d90:	65f8      	str	r0, [r7, #92]	; 0x5c
			  while(Output == 9999){
 8001d92:	e01d      	b.n	8001dd0 <HandleGui+0x540>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001d94:	4a39      	ldr	r2, [pc, #228]	; (8001e7c <HandleGui+0x5ec>)
 8001d96:	f107 0310 	add.w	r3, r7, #16
 8001d9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d9e:	6018      	str	r0, [r3, #0]
 8001da0:	3304      	adds	r3, #4
 8001da2:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001da4:	2300      	movs	r3, #0
 8001da6:	65bb      	str	r3, [r7, #88]	; 0x58
 8001da8:	e00c      	b.n	8001dc4 <HandleGui+0x534>
						UART_Recieved_Data[i]=defaultUart[i];
 8001daa:	f107 0210 	add.w	r2, r7, #16
 8001dae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001db0:	4413      	add	r3, r2
 8001db2:	7819      	ldrb	r1, [r3, #0]
 8001db4:	4a2a      	ldr	r2, [pc, #168]	; (8001e60 <HandleGui+0x5d0>)
 8001db6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001db8:	4413      	add	r3, r2
 8001dba:	460a      	mov	r2, r1
 8001dbc:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001dbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	65bb      	str	r3, [r7, #88]	; 0x58
 8001dc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dc6:	2b04      	cmp	r3, #4
 8001dc8:	ddef      	ble.n	8001daa <HandleGui+0x51a>
					}
				  Output = HandleKeyPad();
 8001dca:	f7ff fbad 	bl	8001528 <HandleKeyPad>
 8001dce:	65f8      	str	r0, [r7, #92]	; 0x5c
			  while(Output == 9999){
 8001dd0:	4924      	ldr	r1, [pc, #144]	; (8001e64 <HandleGui+0x5d4>)
 8001dd2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001dd4:	f7ff f96a 	bl	80010ac <__aeabi_fcmpeq>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d1da      	bne.n	8001d94 <HandleGui+0x504>
			  }
			  if(Output == 8888){
 8001dde:	4922      	ldr	r1, [pc, #136]	; (8001e68 <HandleGui+0x5d8>)
 8001de0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001de2:	f7ff f963 	bl	80010ac <__aeabi_fcmpeq>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d002      	beq.n	8001df2 <HandleGui+0x562>
				 Output = ReflowParameters.secondHeatUpRate;
 8001dec:	4b1f      	ldr	r3, [pc, #124]	; (8001e6c <HandleGui+0x5dc>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	65fb      	str	r3, [r7, #92]	; 0x5c
			  }
			  if(Output < 0.2)
 8001df2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001df4:	f7fe fb18 	bl	8000428 <__aeabi_f2d>
 8001df8:	a317      	add	r3, pc, #92	; (adr r3, 8001e58 <HandleGui+0x5c8>)
 8001dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfe:	f7fe fddd 	bl	80009bc <__aeabi_dcmplt>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <HandleGui+0x57c>
						  Output = 0.2;
 8001e08:	4b19      	ldr	r3, [pc, #100]	; (8001e70 <HandleGui+0x5e0>)
 8001e0a:	65fb      	str	r3, [r7, #92]	; 0x5c
			ReflowParameters.secondHeatUpRate = Output;
 8001e0c:	4a17      	ldr	r2, [pc, #92]	; (8001e6c <HandleGui+0x5dc>)
 8001e0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e10:	6193      	str	r3, [r2, #24]
			Update_Page_3();
 8001e12:	f7ff fbf5 	bl	8001600 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001e16:	4817      	ldr	r0, [pc, #92]	; (8001e74 <HandleGui+0x5e4>)
 8001e18:	f7ff fb1c 	bl	8001454 <NEXTION_CMD>
			calculateReflowCurve();
 8001e1c:	f000 fa34 	bl	8002288 <calculateReflowCurve>
		}


		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b04", 5) == 0){
 8001e20:	2205      	movs	r2, #5
 8001e22:	4919      	ldr	r1, [pc, #100]	; (8001e88 <HandleGui+0x5f8>)
 8001e24:	480e      	ldr	r0, [pc, #56]	; (8001e60 <HandleGui+0x5d0>)
 8001e26:	f004 fe93 	bl	8006b50 <strncmp>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d162      	bne.n	8001ef6 <HandleGui+0x666>
			  float32_t Output =0;
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	657b      	str	r3, [r7, #84]	; 0x54
			  Output = HandleKeyPad();
 8001e36:	f7ff fb77 	bl	8001528 <HandleKeyPad>
 8001e3a:	6578      	str	r0, [r7, #84]	; 0x54
			  while(Output == 9999){
 8001e3c:	e039      	b.n	8001eb2 <HandleGui+0x622>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001e3e:	4a0f      	ldr	r2, [pc, #60]	; (8001e7c <HandleGui+0x5ec>)
 8001e40:	f107 0308 	add.w	r3, r7, #8
 8001e44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e48:	6018      	str	r0, [r3, #0]
 8001e4a:	3304      	adds	r3, #4
 8001e4c:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001e4e:	2300      	movs	r3, #0
 8001e50:	653b      	str	r3, [r7, #80]	; 0x50
 8001e52:	e028      	b.n	8001ea6 <HandleGui+0x616>
 8001e54:	f3af 8000 	nop.w
 8001e58:	9999999a 	.word	0x9999999a
 8001e5c:	3fc99999 	.word	0x3fc99999
 8001e60:	20000004 	.word	0x20000004
 8001e64:	461c3c00 	.word	0x461c3c00
 8001e68:	460ae000 	.word	0x460ae000
 8001e6c:	200012a0 	.word	0x200012a0
 8001e70:	3e4ccccd 	.word	0x3e4ccccd
 8001e74:	08009920 	.word	0x08009920
 8001e78:	08009928 	.word	0x08009928
 8001e7c:	08009960 	.word	0x08009960
 8001e80:	08009930 	.word	0x08009930
 8001e84:	08009938 	.word	0x08009938
 8001e88:	08009940 	.word	0x08009940
						UART_Recieved_Data[i]=defaultUart[i];
 8001e8c:	f107 0208 	add.w	r2, r7, #8
 8001e90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e92:	4413      	add	r3, r2
 8001e94:	7819      	ldrb	r1, [r3, #0]
 8001e96:	4a4c      	ldr	r2, [pc, #304]	; (8001fc8 <HandleGui+0x738>)
 8001e98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e9a:	4413      	add	r3, r2
 8001e9c:	460a      	mov	r2, r1
 8001e9e:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001ea0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	653b      	str	r3, [r7, #80]	; 0x50
 8001ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	ddef      	ble.n	8001e8c <HandleGui+0x5fc>
					}
				  Output = HandleKeyPad();
 8001eac:	f7ff fb3c 	bl	8001528 <HandleKeyPad>
 8001eb0:	6578      	str	r0, [r7, #84]	; 0x54
			  while(Output == 9999){
 8001eb2:	4946      	ldr	r1, [pc, #280]	; (8001fcc <HandleGui+0x73c>)
 8001eb4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001eb6:	f7ff f8f9 	bl	80010ac <__aeabi_fcmpeq>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1be      	bne.n	8001e3e <HandleGui+0x5ae>
			  }
			  if(Output == 8888){
 8001ec0:	4943      	ldr	r1, [pc, #268]	; (8001fd0 <HandleGui+0x740>)
 8001ec2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001ec4:	f7ff f8f2 	bl	80010ac <__aeabi_fcmpeq>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d006      	beq.n	8001edc <HandleGui+0x64c>
				 Output = ReflowParameters.ReflowTime;
 8001ece:	4b41      	ldr	r3, [pc, #260]	; (8001fd4 <HandleGui+0x744>)
 8001ed0:	6a1b      	ldr	r3, [r3, #32]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fefe 	bl	8000cd4 <__aeabi_ui2f>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	657b      	str	r3, [r7, #84]	; 0x54
			  }
			ReflowParameters.ReflowTime = Output;
 8001edc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001ede:	f7ff f917 	bl	8001110 <__aeabi_f2uiz>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	4b3b      	ldr	r3, [pc, #236]	; (8001fd4 <HandleGui+0x744>)
 8001ee6:	621a      	str	r2, [r3, #32]
			Update_Page_3();
 8001ee8:	f7ff fb8a 	bl	8001600 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001eec:	483a      	ldr	r0, [pc, #232]	; (8001fd8 <HandleGui+0x748>)
 8001eee:	f7ff fab1 	bl	8001454 <NEXTION_CMD>
			calculateReflowCurve();
 8001ef2:	f000 f9c9 	bl	8002288 <calculateReflowCurve>

		}
		//NEXTION_SendFloat("t0", ReflowParameters.firstHeatUpRate);

		  if(strncmp((char *)UART_Recieved_Data, "p3b05", 5) == 0){
 8001ef6:	2205      	movs	r2, #5
 8001ef8:	4938      	ldr	r1, [pc, #224]	; (8001fdc <HandleGui+0x74c>)
 8001efa:	4833      	ldr	r0, [pc, #204]	; (8001fc8 <HandleGui+0x738>)
 8001efc:	f004 fe28 	bl	8006b50 <strncmp>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d144      	bne.n	8001f90 <HandleGui+0x700>
			  float32_t Output =0;
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
			  Output = HandleKeyPad();
 8001f0c:	f7ff fb0c 	bl	8001528 <HandleKeyPad>
 8001f10:	64f8      	str	r0, [r7, #76]	; 0x4c
			  while(Output == 9999){
 8001f12:	e01b      	b.n	8001f4c <HandleGui+0x6bc>
					uint8_t defaultUart[5] = {'x','x','x','x','x'};
 8001f14:	4a32      	ldr	r2, [pc, #200]	; (8001fe0 <HandleGui+0x750>)
 8001f16:	463b      	mov	r3, r7
 8001f18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f1c:	6018      	str	r0, [r3, #0]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	7019      	strb	r1, [r3, #0]
					for(int i=0;i<5;i++){
 8001f22:	2300      	movs	r3, #0
 8001f24:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f26:	e00b      	b.n	8001f40 <HandleGui+0x6b0>
						UART_Recieved_Data[i]=defaultUart[i];
 8001f28:	463a      	mov	r2, r7
 8001f2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f2c:	4413      	add	r3, r2
 8001f2e:	7819      	ldrb	r1, [r3, #0]
 8001f30:	4a25      	ldr	r2, [pc, #148]	; (8001fc8 <HandleGui+0x738>)
 8001f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f34:	4413      	add	r3, r2
 8001f36:	460a      	mov	r2, r1
 8001f38:	701a      	strb	r2, [r3, #0]
					for(int i=0;i<5;i++){
 8001f3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	ddf0      	ble.n	8001f28 <HandleGui+0x698>
					}
				  Output = HandleKeyPad();
 8001f46:	f7ff faef 	bl	8001528 <HandleKeyPad>
 8001f4a:	64f8      	str	r0, [r7, #76]	; 0x4c
			  while(Output == 9999){
 8001f4c:	491f      	ldr	r1, [pc, #124]	; (8001fcc <HandleGui+0x73c>)
 8001f4e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001f50:	f7ff f8ac 	bl	80010ac <__aeabi_fcmpeq>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1dc      	bne.n	8001f14 <HandleGui+0x684>
			  }
			  if(Output == 8888){
 8001f5a:	491d      	ldr	r1, [pc, #116]	; (8001fd0 <HandleGui+0x740>)
 8001f5c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001f5e:	f7ff f8a5 	bl	80010ac <__aeabi_fcmpeq>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d006      	beq.n	8001f76 <HandleGui+0x6e6>
				 Output = ReflowParameters.ReflowTempeture;
 8001f68:	4b1a      	ldr	r3, [pc, #104]	; (8001fd4 <HandleGui+0x744>)
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7fe feb1 	bl	8000cd4 <__aeabi_ui2f>
 8001f72:	4603      	mov	r3, r0
 8001f74:	64fb      	str	r3, [r7, #76]	; 0x4c
			  }
			ReflowParameters.ReflowTempeture = Output;
 8001f76:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001f78:	f7ff f8ca 	bl	8001110 <__aeabi_f2uiz>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <HandleGui+0x744>)
 8001f80:	61da      	str	r2, [r3, #28]
			Update_Page_3();
 8001f82:	f7ff fb3d 	bl	8001600 <Update_Page_3>
			NEXTION_CMD("page 3");
 8001f86:	4814      	ldr	r0, [pc, #80]	; (8001fd8 <HandleGui+0x748>)
 8001f88:	f7ff fa64 	bl	8001454 <NEXTION_CMD>
			calculateReflowCurve();
 8001f8c:	f000 f97c 	bl	8002288 <calculateReflowCurve>

		}

		  if(strncmp((char *)UART_Recieved_Data, "p3b06", 5) == 0){
 8001f90:	2205      	movs	r2, #5
 8001f92:	4914      	ldr	r1, [pc, #80]	; (8001fe4 <HandleGui+0x754>)
 8001f94:	480c      	ldr	r0, [pc, #48]	; (8001fc8 <HandleGui+0x738>)
 8001f96:	f004 fddb 	bl	8006b50 <strncmp>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d101      	bne.n	8001fa4 <HandleGui+0x714>
			Update_Page_2();
 8001fa0:	f7ff fc36 	bl	8001810 <Update_Page_2>
		}

		  if(strncmp((char *)UART_Recieved_Data, "p3b07", 5) == 0){
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	4910      	ldr	r1, [pc, #64]	; (8001fe8 <HandleGui+0x758>)
 8001fa8:	4807      	ldr	r0, [pc, #28]	; (8001fc8 <HandleGui+0x738>)
 8001faa:	f004 fdd1 	bl	8006b50 <strncmp>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d105      	bne.n	8001fc0 <HandleGui+0x730>
			Update_Page_0();
 8001fb4:	f7ff fb7a 	bl	80016ac <Update_Page_0>
			Draw_Reflow_Curve();
 8001fb8:	f000 fab8 	bl	800252c <Draw_Reflow_Curve>
			SaveParameters();
 8001fbc:	f7ff f9ae 	bl	800131c <SaveParameters>
//	NEXTION_SenduInt("t1",ReflowParameters.SoakTime );
//	NEXTION_SenduInt("t2",ReflowParameters.SoakTempeture );
//	NEXTION_SendFloat("t3",ReflowParameters.secondHeatUpRate );
//	NEXTION_SenduInt("t4",ReflowParameters.ReflowTime );
//	NEXTION_SenduInt("t5",ReflowParameters.ReflowTempeture );
}
 8001fc0:	bf00      	nop
 8001fc2:	3790      	adds	r7, #144	; 0x90
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000004 	.word	0x20000004
 8001fcc:	461c3c00 	.word	0x461c3c00
 8001fd0:	460ae000 	.word	0x460ae000
 8001fd4:	200012a0 	.word	0x200012a0
 8001fd8:	08009920 	.word	0x08009920
 8001fdc:	08009948 	.word	0x08009948
 8001fe0:	08009960 	.word	0x08009960
 8001fe4:	08009950 	.word	0x08009950
 8001fe8:	08009958 	.word	0x08009958
 8001fec:	00000000 	.word	0x00000000

08001ff0 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001ff0:	b590      	push	{r4, r7, lr}
 8001ff2:	b089      	sub	sp, #36	; 0x24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
	float32_t dx = 0.625/4; //275px / 880s / 500ms
 8001ff8:	4b73      	ldr	r3, [pc, #460]	; (80021c8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001ffa:	61fb      	str	r3, [r7, #28]
	float32_t dy = 0.8333; //200px / 240 Grad
 8001ffc:	4b73      	ldr	r3, [pc, #460]	; (80021cc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001ffe:	61bb      	str	r3, [r7, #24]
	uint32_t OffsetX = 35;
 8002000:	2323      	movs	r3, #35	; 0x23
 8002002:	617b      	str	r3, [r7, #20]
	uint32_t OffsetY = 230;
 8002004:	23e6      	movs	r3, #230	; 0xe6
 8002006:	613b      	str	r3, [r7, #16]

	TempDrawCounter++;
 8002008:	4b71      	ldr	r3, [pc, #452]	; (80021d0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	3301      	adds	r3, #1
 800200e:	4a70      	ldr	r2, [pc, #448]	; (80021d0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002010:	6013      	str	r3, [r2, #0]

	if (htim == &htim4) {
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a6f      	ldr	r2, [pc, #444]	; (80021d4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	f040 80ce 	bne.w	80021b8 <HAL_TIM_PeriodElapsedCallback+0x1c8>
		//Thermocouple alle 500ms auslesen:
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 800201c:	2200      	movs	r2, #0
 800201e:	2110      	movs	r1, #16
 8002020:	486d      	ldr	r0, [pc, #436]	; (80021d8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002022:	f001 fc93 	bl	800394c <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1, data, 2, 100);
 8002026:	2364      	movs	r3, #100	; 0x64
 8002028:	2202      	movs	r2, #2
 800202a:	496c      	ldr	r1, [pc, #432]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800202c:	486c      	ldr	r0, [pc, #432]	; (80021e0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800202e:	f002 f945 	bl	80042bc <HAL_SPI_Receive>
		HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8002032:	2201      	movs	r2, #1
 8002034:	2110      	movs	r1, #16
 8002036:	4868      	ldr	r0, [pc, #416]	; (80021d8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002038:	f001 fc88 	bl	800394c <HAL_GPIO_WritePin>
		temp = ((((uint16_t) data[1] << 8) | data[2]) >> 3) * 0.249;
 800203c:	4b67      	ldr	r3, [pc, #412]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800203e:	785b      	ldrb	r3, [r3, #1]
 8002040:	021b      	lsls	r3, r3, #8
 8002042:	4a66      	ldr	r2, [pc, #408]	; (80021dc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8002044:	7892      	ldrb	r2, [r2, #2]
 8002046:	4313      	orrs	r3, r2
 8002048:	10db      	asrs	r3, r3, #3
 800204a:	4618      	mov	r0, r3
 800204c:	f7fe f9da 	bl	8000404 <__aeabi_i2d>
 8002050:	a35b      	add	r3, pc, #364	; (adr r3, 80021c0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002056:	f7fe fa3f 	bl	80004d8 <__aeabi_dmul>
 800205a:	4603      	mov	r3, r0
 800205c:	460c      	mov	r4, r1
 800205e:	4618      	mov	r0, r3
 8002060:	4621      	mov	r1, r4
 8002062:	f7fe fd31 	bl	8000ac8 <__aeabi_d2f>
 8002066:	4602      	mov	r2, r0
 8002068:	4b5e      	ldr	r3, [pc, #376]	; (80021e4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800206a:	601a      	str	r2, [r3, #0]

		//Reflow Prozess Einleiten:
		if (ReflowEnable == 1) {
 800206c:	4b5e      	ldr	r3, [pc, #376]	; (80021e8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b01      	cmp	r3, #1
 8002072:	f040 809a 	bne.w	80021aa <HAL_TIM_PeriodElapsedCallback+0x1ba>
			//NextionDrawTemp(OffsetX + (uint32_t)((float32_t)(ReflowIndex)*dx), OffsetY - (uint32_t)((float32_t)(temp)*dy));

			if(ReflowIndex == PhaseIndex[0])
 8002076:	4b5d      	ldr	r3, [pc, #372]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002078:	881a      	ldrh	r2, [r3, #0]
 800207a:	4b5d      	ldr	r3, [pc, #372]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800207c:	881b      	ldrh	r3, [r3, #0]
 800207e:	429a      	cmp	r2, r3
 8002080:	d104      	bne.n	800208c <HAL_TIM_PeriodElapsedCallback+0x9c>
				sprintf(ConsoleMSG,"HEAT UP");
 8002082:	4a5c      	ldr	r2, [pc, #368]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002084:	4b5c      	ldr	r3, [pc, #368]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002086:	cb03      	ldmia	r3!, {r0, r1}
 8002088:	6010      	str	r0, [r2, #0]
 800208a:	6051      	str	r1, [r2, #4]
			if(ReflowIndex == PhaseIndex[1])
 800208c:	4b57      	ldr	r3, [pc, #348]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800208e:	885a      	ldrh	r2, [r3, #2]
 8002090:	4b57      	ldr	r3, [pc, #348]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	429a      	cmp	r2, r3
 8002096:	d105      	bne.n	80020a4 <HAL_TIM_PeriodElapsedCallback+0xb4>
				sprintf(ConsoleMSG,"SOAK");
 8002098:	4b56      	ldr	r3, [pc, #344]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 800209a:	4a58      	ldr	r2, [pc, #352]	; (80021fc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800209c:	6810      	ldr	r0, [r2, #0]
 800209e:	6018      	str	r0, [r3, #0]
 80020a0:	7912      	ldrb	r2, [r2, #4]
 80020a2:	711a      	strb	r2, [r3, #4]
			if(ReflowIndex == PhaseIndex[2])
 80020a4:	4b51      	ldr	r3, [pc, #324]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80020a6:	889a      	ldrh	r2, [r3, #4]
 80020a8:	4b51      	ldr	r3, [pc, #324]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d104      	bne.n	80020ba <HAL_TIM_PeriodElapsedCallback+0xca>
				sprintf(ConsoleMSG,"HEAT UP");
 80020b0:	4a50      	ldr	r2, [pc, #320]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80020b2:	4b51      	ldr	r3, [pc, #324]	; (80021f8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80020b4:	cb03      	ldmia	r3!, {r0, r1}
 80020b6:	6010      	str	r0, [r2, #0]
 80020b8:	6051      	str	r1, [r2, #4]
			if(ReflowIndex == PhaseIndex[3])
 80020ba:	4b4c      	ldr	r3, [pc, #304]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80020bc:	88da      	ldrh	r2, [r3, #6]
 80020be:	4b4c      	ldr	r3, [pc, #304]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d107      	bne.n	80020d6 <HAL_TIM_PeriodElapsedCallback+0xe6>
				sprintf(ConsoleMSG,"REFLOW");
 80020c6:	4b4b      	ldr	r3, [pc, #300]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80020c8:	4a4d      	ldr	r2, [pc, #308]	; (8002200 <HAL_TIM_PeriodElapsedCallback+0x210>)
 80020ca:	6810      	ldr	r0, [r2, #0]
 80020cc:	6018      	str	r0, [r3, #0]
 80020ce:	8891      	ldrh	r1, [r2, #4]
 80020d0:	7992      	ldrb	r2, [r2, #6]
 80020d2:	8099      	strh	r1, [r3, #4]
 80020d4:	719a      	strb	r2, [r3, #6]
			if(ReflowIndex == PhaseIndex[4])
 80020d6:	4b45      	ldr	r3, [pc, #276]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80020d8:	891a      	ldrh	r2, [r3, #8]
 80020da:	4b45      	ldr	r3, [pc, #276]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80020dc:	881b      	ldrh	r3, [r3, #0]
 80020de:	429a      	cmp	r2, r3
 80020e0:	d106      	bne.n	80020f0 <HAL_TIM_PeriodElapsedCallback+0x100>
				sprintf(ConsoleMSG,"COOL DOWN");
 80020e2:	4a44      	ldr	r2, [pc, #272]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 80020e4:	4b47      	ldr	r3, [pc, #284]	; (8002204 <HAL_TIM_PeriodElapsedCallback+0x214>)
 80020e6:	cb03      	ldmia	r3!, {r0, r1}
 80020e8:	6010      	str	r0, [r2, #0]
 80020ea:	6051      	str	r1, [r2, #4]
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	8113      	strh	r3, [r2, #8]




			//Regelabweichung
			float pid_error =  ReflowCurve[ReflowIndex] - temp;
 80020f0:	4b3f      	ldr	r3, [pc, #252]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80020f2:	881b      	ldrh	r3, [r3, #0]
 80020f4:	461a      	mov	r2, r3
 80020f6:	4b44      	ldr	r3, [pc, #272]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x218>)
 80020f8:	5c9b      	ldrb	r3, [r3, r2]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fdee 	bl	8000cdc <__aeabi_i2f>
 8002100:	4602      	mov	r2, r0
 8002102:	4b38      	ldr	r3, [pc, #224]	; (80021e4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4619      	mov	r1, r3
 8002108:	4610      	mov	r0, r2
 800210a:	f7fe fd31 	bl	8000b70 <__aeabi_fsub>
 800210e:	4603      	mov	r3, r0
 8002110:	60fb      	str	r3, [r7, #12]
			//Stellgroesse
			duty =  arm_pid_f32(&PID, pid_error);
 8002112:	68f9      	ldr	r1, [r7, #12]
 8002114:	483d      	ldr	r0, [pc, #244]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002116:	f7ff f8bf 	bl	8001298 <arm_pid_f32>
 800211a:	4602      	mov	r2, r0
 800211c:	4b3c      	ldr	r3, [pc, #240]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800211e:	601a      	str	r2, [r3, #0]

			//Stellgrößenbegrenzung und Anti-Wind-UP (update 27.03.2021)
			if (duty > 1000) {
 8002120:	4b3b      	ldr	r3, [pc, #236]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	493b      	ldr	r1, [pc, #236]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe ffe8 	bl	80010fc <__aeabi_fcmpgt>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d007      	beq.n	8002142 <HAL_TIM_PeriodElapsedCallback+0x152>
				duty = 1000;
 8002132:	4b37      	ldr	r3, [pc, #220]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002134:	4a37      	ldr	r2, [pc, #220]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002136:	601a      	str	r2, [r3, #0]
				PID.Ki = 0;
 8002138:	4b34      	ldr	r3, [pc, #208]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	61da      	str	r2, [r3, #28]
 8002140:	e012      	b.n	8002168 <HAL_TIM_PeriodElapsedCallback+0x178>
			} else if (duty < 0) {
 8002142:	4b33      	ldr	r3, [pc, #204]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f04f 0100 	mov.w	r1, #0
 800214a:	4618      	mov	r0, r3
 800214c:	f7fe ffb8 	bl	80010c0 <__aeabi_fcmplt>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d004      	beq.n	8002160 <HAL_TIM_PeriodElapsedCallback+0x170>
				duty = 0;
 8002156:	4b2e      	ldr	r3, [pc, #184]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	e003      	b.n	8002168 <HAL_TIM_PeriodElapsedCallback+0x178>
			}
			else{
				PID.Ki = ReflowParameters.Ki;
 8002160:	4b2d      	ldr	r3, [pc, #180]	; (8002218 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	4a29      	ldr	r2, [pc, #164]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002166:	61d3      	str	r3, [r2, #28]
			}

			//Dutycycle Anpassen
			htim1.Instance->CCR1 = (uint16_t)duty;
 8002168:	4b29      	ldr	r3, [pc, #164]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4618      	mov	r0, r3
 800216e:	f7fe ffcf 	bl	8001110 <__aeabi_f2uiz>
 8002172:	4603      	mov	r3, r0
 8002174:	b29a      	uxth	r2, r3
 8002176:	4b29      	ldr	r3, [pc, #164]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	635a      	str	r2, [r3, #52]	; 0x34

			ReflowIndex++;
 800217c:	4b1c      	ldr	r3, [pc, #112]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	3301      	adds	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	4b1a      	ldr	r3, [pc, #104]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002186:	801a      	strh	r2, [r3, #0]
			//Abbruchbedingung
			if (ReflowIndex == PhaseIndex[4]) {
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800218a:	891a      	ldrh	r2, [r3, #8]
 800218c:	4b18      	ldr	r3, [pc, #96]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	429a      	cmp	r2, r3
 8002192:	d111      	bne.n	80021b8 <HAL_TIM_PeriodElapsedCallback+0x1c8>
				sprintf(ConsoleMSG,"FINISHED");
 8002194:	4a17      	ldr	r2, [pc, #92]	; (80021f4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002196:	4b22      	ldr	r3, [pc, #136]	; (8002220 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002198:	cb03      	ldmia	r3!, {r0, r1}
 800219a:	6010      	str	r0, [r2, #0]
 800219c:	6051      	str	r1, [r2, #4]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	7213      	strb	r3, [r2, #8]
				ReflowEnable = 0;
 80021a2:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
			htim1.Instance->CCR1 = 0;
		}

	}

}
 80021a8:	e006      	b.n	80021b8 <HAL_TIM_PeriodElapsedCallback+0x1c8>
			ReflowIndex = 0;
 80021aa:	4b11      	ldr	r3, [pc, #68]	; (80021f0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	801a      	strh	r2, [r3, #0]
			htim1.Instance->CCR1 = 0;
 80021b0:	4b1a      	ldr	r3, [pc, #104]	; (800221c <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2200      	movs	r2, #0
 80021b6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021b8:	bf00      	nop
 80021ba:	3724      	adds	r7, #36	; 0x24
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd90      	pop	{r4, r7, pc}
 80021c0:	645a1cac 	.word	0x645a1cac
 80021c4:	3fcfdf3b 	.word	0x3fcfdf3b
 80021c8:	3e200000 	.word	0x3e200000
 80021cc:	3f555326 	.word	0x3f555326
 80021d0:	2000022c 	.word	0x2000022c
 80021d4:	2000023c 	.word	0x2000023c
 80021d8:	40010800 	.word	0x40010800
 80021dc:	200012c4 	.word	0x200012c4
 80021e0:	20001310 	.word	0x20001310
 80021e4:	200002bc 	.word	0x200002bc
 80021e8:	20000214 	.word	0x20000214
 80021ec:	20000220 	.word	0x20000220
 80021f0:	20000216 	.word	0x20000216
 80021f4:	20001368 	.word	0x20001368
 80021f8:	08009968 	.word	0x08009968
 80021fc:	08009970 	.word	0x08009970
 8002200:	08009978 	.word	0x08009978
 8002204:	08009980 	.word	0x08009980
 8002208:	20000300 	.word	0x20000300
 800220c:	20000284 	.word	0x20000284
 8002210:	2000137c 	.word	0x2000137c
 8002214:	447a0000 	.word	0x447a0000
 8002218:	200012a0 	.word	0x200012a0
 800221c:	200012c8 	.word	0x200012c8
 8002220:	0800998c 	.word	0x0800998c

08002224 <setReflowParameters>:

void setReflowParameters(){
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
	ReflowParameters.KP = 10;
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <setReflowParameters+0x50>)
 800222a:	4a13      	ldr	r2, [pc, #76]	; (8002278 <setReflowParameters+0x54>)
 800222c:	601a      	str	r2, [r3, #0]
	ReflowParameters.Ki = 10;
 800222e:	4b11      	ldr	r3, [pc, #68]	; (8002274 <setReflowParameters+0x50>)
 8002230:	4a11      	ldr	r2, [pc, #68]	; (8002278 <setReflowParameters+0x54>)
 8002232:	605a      	str	r2, [r3, #4]
	ReflowParameters.KD = 0;
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <setReflowParameters+0x50>)
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
	ReflowParameters.firstHeatUpRate = 1.2;
 800223c:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <setReflowParameters+0x50>)
 800223e:	4a0f      	ldr	r2, [pc, #60]	; (800227c <setReflowParameters+0x58>)
 8002240:	60da      	str	r2, [r3, #12]
	ReflowParameters.SoakTempeture = 100;
 8002242:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <setReflowParameters+0x50>)
 8002244:	2264      	movs	r2, #100	; 0x64
 8002246:	611a      	str	r2, [r3, #16]
	ReflowParameters.SoakTime = 100;
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <setReflowParameters+0x50>)
 800224a:	2264      	movs	r2, #100	; 0x64
 800224c:	615a      	str	r2, [r3, #20]
	ReflowParameters.secondHeatUpRate = 1.2;
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <setReflowParameters+0x50>)
 8002250:	4a0a      	ldr	r2, [pc, #40]	; (800227c <setReflowParameters+0x58>)
 8002252:	619a      	str	r2, [r3, #24]
	ReflowParameters.ReflowTempeture = 210;
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <setReflowParameters+0x50>)
 8002256:	22d2      	movs	r2, #210	; 0xd2
 8002258:	61da      	str	r2, [r3, #28]
	ReflowParameters.ReflowTime =100;
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <setReflowParameters+0x50>)
 800225c:	2264      	movs	r2, #100	; 0x64
 800225e:	621a      	str	r2, [r3, #32]
	sprintf(ConsoleMSG,"IDLE");
 8002260:	4b07      	ldr	r3, [pc, #28]	; (8002280 <setReflowParameters+0x5c>)
 8002262:	4a08      	ldr	r2, [pc, #32]	; (8002284 <setReflowParameters+0x60>)
 8002264:	6810      	ldr	r0, [r2, #0]
 8002266:	6018      	str	r0, [r3, #0]
 8002268:	7912      	ldrb	r2, [r2, #4]
 800226a:	711a      	strb	r2, [r3, #4]
}
 800226c:	bf00      	nop
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	200012a0 	.word	0x200012a0
 8002278:	41200000 	.word	0x41200000
 800227c:	3f99999a 	.word	0x3f99999a
 8002280:	20001368 	.word	0x20001368
 8002284:	08009998 	.word	0x08009998

08002288 <calculateReflowCurve>:

void calculateReflowCurve(){
 8002288:	b5b0      	push	{r4, r5, r7, lr}
 800228a:	b088      	sub	sp, #32
 800228c:	af00      	add	r7, sp, #0
	for(int i =0;i<4000;i++){
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
 8002292:	e007      	b.n	80022a4 <calculateReflowCurve+0x1c>
		ReflowCurve[i]=0;
 8002294:	4aa0      	ldr	r2, [pc, #640]	; (8002518 <calculateReflowCurve+0x290>)
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	4413      	add	r3, r2
 800229a:	2200      	movs	r2, #0
 800229c:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<4000;i++){
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	3301      	adds	r3, #1
 80022a2:	61fb      	str	r3, [r7, #28]
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80022aa:	dbf3      	blt.n	8002294 <calculateReflowCurve+0xc>
	}

	int index = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	61bb      	str	r3, [r7, #24]
	float timestep = 0.5;
 80022b0:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80022b4:	617b      	str	r3, [r7, #20]
	//First Heat Up:
	while (24 + timestep * ReflowParameters.firstHeatUpRate <= ReflowParameters.SoakTempeture) {
 80022b6:	e01f      	b.n	80022f8 <calculateReflowCurve+0x70>
	ReflowCurve[index] = 24 + timestep * ReflowParameters.firstHeatUpRate;
 80022b8:	4b98      	ldr	r3, [pc, #608]	; (800251c <calculateReflowCurve+0x294>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	6979      	ldr	r1, [r7, #20]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe fd60 	bl	8000d84 <__aeabi_fmul>
 80022c4:	4603      	mov	r3, r0
 80022c6:	4996      	ldr	r1, [pc, #600]	; (8002520 <calculateReflowCurve+0x298>)
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe fc53 	bl	8000b74 <__addsf3>
 80022ce:	4603      	mov	r3, r0
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe ff1d 	bl	8001110 <__aeabi_f2uiz>
 80022d6:	4603      	mov	r3, r0
 80022d8:	b2d9      	uxtb	r1, r3
 80022da:	4a8f      	ldr	r2, [pc, #572]	; (8002518 <calculateReflowCurve+0x290>)
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	4413      	add	r3, r2
 80022e0:	460a      	mov	r2, r1
 80022e2:	701a      	strb	r2, [r3, #0]
	index++;
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	3301      	adds	r3, #1
 80022e8:	61bb      	str	r3, [r7, #24]
	timestep = timestep + 0.5;
 80022ea:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80022ee:	6978      	ldr	r0, [r7, #20]
 80022f0:	f7fe fc40 	bl	8000b74 <__addsf3>
 80022f4:	4603      	mov	r3, r0
 80022f6:	617b      	str	r3, [r7, #20]
	while (24 + timestep * ReflowParameters.firstHeatUpRate <= ReflowParameters.SoakTempeture) {
 80022f8:	4b88      	ldr	r3, [pc, #544]	; (800251c <calculateReflowCurve+0x294>)
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	6979      	ldr	r1, [r7, #20]
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe fd40 	bl	8000d84 <__aeabi_fmul>
 8002304:	4603      	mov	r3, r0
 8002306:	4986      	ldr	r1, [pc, #536]	; (8002520 <calculateReflowCurve+0x298>)
 8002308:	4618      	mov	r0, r3
 800230a:	f7fe fc33 	bl	8000b74 <__addsf3>
 800230e:	4603      	mov	r3, r0
 8002310:	461c      	mov	r4, r3
 8002312:	4b82      	ldr	r3, [pc, #520]	; (800251c <calculateReflowCurve+0x294>)
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe fcdc 	bl	8000cd4 <__aeabi_ui2f>
 800231c:	4603      	mov	r3, r0
 800231e:	4619      	mov	r1, r3
 8002320:	4620      	mov	r0, r4
 8002322:	f7fe fed7 	bl	80010d4 <__aeabi_fcmple>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1c5      	bne.n	80022b8 <calculateReflowCurve+0x30>
	}
	PhaseIndex[1]=index;
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	b29a      	uxth	r2, r3
 8002330:	4b7c      	ldr	r3, [pc, #496]	; (8002524 <calculateReflowCurve+0x29c>)
 8002332:	805a      	strh	r2, [r3, #2]

	//Soak
	int Soakduration = 2*ReflowParameters.SoakTime;
 8002334:	4b79      	ldr	r3, [pc, #484]	; (800251c <calculateReflowCurve+0x294>)
 8002336:	695b      	ldr	r3, [r3, #20]
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	60bb      	str	r3, [r7, #8]

	for(int i=0;i<Soakduration;i++){
 800233c:	2300      	movs	r3, #0
 800233e:	613b      	str	r3, [r7, #16]
 8002340:	e00a      	b.n	8002358 <calculateReflowCurve+0xd0>
		ReflowCurve[index+i]=ReflowParameters.SoakTempeture;
 8002342:	4b76      	ldr	r3, [pc, #472]	; (800251c <calculateReflowCurve+0x294>)
 8002344:	6919      	ldr	r1, [r3, #16]
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	4413      	add	r3, r2
 800234c:	b2c9      	uxtb	r1, r1
 800234e:	4a72      	ldr	r2, [pc, #456]	; (8002518 <calculateReflowCurve+0x290>)
 8002350:	54d1      	strb	r1, [r2, r3]
	for(int i=0;i<Soakduration;i++){
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	3301      	adds	r3, #1
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	429a      	cmp	r2, r3
 800235e:	dbf0      	blt.n	8002342 <calculateReflowCurve+0xba>
	}


	//Second Heat Up:
	index = index + Soakduration;
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	4413      	add	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
	PhaseIndex[2]=index;
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	b29a      	uxth	r2, r3
 800236c:	4b6d      	ldr	r3, [pc, #436]	; (8002524 <calculateReflowCurve+0x29c>)
 800236e:	809a      	strh	r2, [r3, #4]
	timestep = 0.5;
 8002370:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002374:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.SoakTempeture + timestep * ReflowParameters.secondHeatUpRate <= ReflowParameters.ReflowTempeture) {
 8002376:	e02e      	b.n	80023d6 <calculateReflowCurve+0x14e>
	ReflowCurve[index] = ReflowParameters.SoakTempeture + (uint8_t)timestep * ReflowParameters.secondHeatUpRate;
 8002378:	4b68      	ldr	r3, [pc, #416]	; (800251c <calculateReflowCurve+0x294>)
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe fca9 	bl	8000cd4 <__aeabi_ui2f>
 8002382:	4604      	mov	r4, r0
 8002384:	6978      	ldr	r0, [r7, #20]
 8002386:	f7fe fec3 	bl	8001110 <__aeabi_f2uiz>
 800238a:	4603      	mov	r3, r0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe fca4 	bl	8000cdc <__aeabi_i2f>
 8002394:	4602      	mov	r2, r0
 8002396:	4b61      	ldr	r3, [pc, #388]	; (800251c <calculateReflowCurve+0x294>)
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	4619      	mov	r1, r3
 800239c:	4610      	mov	r0, r2
 800239e:	f7fe fcf1 	bl	8000d84 <__aeabi_fmul>
 80023a2:	4603      	mov	r3, r0
 80023a4:	4619      	mov	r1, r3
 80023a6:	4620      	mov	r0, r4
 80023a8:	f7fe fbe4 	bl	8000b74 <__addsf3>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe feae 	bl	8001110 <__aeabi_f2uiz>
 80023b4:	4603      	mov	r3, r0
 80023b6:	b2d9      	uxtb	r1, r3
 80023b8:	4a57      	ldr	r2, [pc, #348]	; (8002518 <calculateReflowCurve+0x290>)
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	4413      	add	r3, r2
 80023be:	460a      	mov	r2, r1
 80023c0:	701a      	strb	r2, [r3, #0]
	index++;
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	3301      	adds	r3, #1
 80023c6:	61bb      	str	r3, [r7, #24]
	timestep = timestep + 0.5;
 80023c8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80023cc:	6978      	ldr	r0, [r7, #20]
 80023ce:	f7fe fbd1 	bl	8000b74 <__addsf3>
 80023d2:	4603      	mov	r3, r0
 80023d4:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.SoakTempeture + timestep * ReflowParameters.secondHeatUpRate <= ReflowParameters.ReflowTempeture) {
 80023d6:	4b51      	ldr	r3, [pc, #324]	; (800251c <calculateReflowCurve+0x294>)
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe fc7a 	bl	8000cd4 <__aeabi_ui2f>
 80023e0:	4604      	mov	r4, r0
 80023e2:	4b4e      	ldr	r3, [pc, #312]	; (800251c <calculateReflowCurve+0x294>)
 80023e4:	699b      	ldr	r3, [r3, #24]
 80023e6:	6979      	ldr	r1, [r7, #20]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe fccb 	bl	8000d84 <__aeabi_fmul>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4619      	mov	r1, r3
 80023f2:	4620      	mov	r0, r4
 80023f4:	f7fe fbbe 	bl	8000b74 <__addsf3>
 80023f8:	4603      	mov	r3, r0
 80023fa:	461c      	mov	r4, r3
 80023fc:	4b47      	ldr	r3, [pc, #284]	; (800251c <calculateReflowCurve+0x294>)
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe fc67 	bl	8000cd4 <__aeabi_ui2f>
 8002406:	4603      	mov	r3, r0
 8002408:	4619      	mov	r1, r3
 800240a:	4620      	mov	r0, r4
 800240c:	f7fe fe62 	bl	80010d4 <__aeabi_fcmple>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1b0      	bne.n	8002378 <calculateReflowCurve+0xf0>
	}
	PhaseIndex[3]=index;
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	b29a      	uxth	r2, r3
 800241a:	4b42      	ldr	r3, [pc, #264]	; (8002524 <calculateReflowCurve+0x29c>)
 800241c:	80da      	strh	r2, [r3, #6]

	//Reflow
	int Reflowduration = 2*ReflowParameters.ReflowTime;
 800241e:	4b3f      	ldr	r3, [pc, #252]	; (800251c <calculateReflowCurve+0x294>)
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	607b      	str	r3, [r7, #4]

	for(int i=0;i<Reflowduration;i++){
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	e00a      	b.n	8002442 <calculateReflowCurve+0x1ba>
		ReflowCurve[index+i]=ReflowParameters.ReflowTempeture;
 800242c:	4b3b      	ldr	r3, [pc, #236]	; (800251c <calculateReflowCurve+0x294>)
 800242e:	69d9      	ldr	r1, [r3, #28]
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	4413      	add	r3, r2
 8002436:	b2c9      	uxtb	r1, r1
 8002438:	4a37      	ldr	r2, [pc, #220]	; (8002518 <calculateReflowCurve+0x290>)
 800243a:	54d1      	strb	r1, [r2, r3]
	for(int i=0;i<Reflowduration;i++){
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	3301      	adds	r3, #1
 8002440:	60fb      	str	r3, [r7, #12]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	429a      	cmp	r2, r3
 8002448:	dbf0      	blt.n	800242c <calculateReflowCurve+0x1a4>
	}

	index = index + Reflowduration;
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4413      	add	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
	ReflowCurve[index]=0;
 8002452:	4a31      	ldr	r2, [pc, #196]	; (8002518 <calculateReflowCurve+0x290>)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	4413      	add	r3, r2
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]
	PhaseIndex[4]=index;
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	b29a      	uxth	r2, r3
 8002460:	4b30      	ldr	r3, [pc, #192]	; (8002524 <calculateReflowCurve+0x29c>)
 8002462:	811a      	strh	r2, [r3, #8]

	//Cooldown
	timestep = 0.5;
 8002464:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8002468:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.ReflowTempeture - timestep * 1.8 >= 24) {
 800246a:	e02b      	b.n	80024c4 <calculateReflowCurve+0x23c>
	ReflowCurve[index] = ReflowParameters.ReflowTempeture - timestep * 1.8;
 800246c:	4b2b      	ldr	r3, [pc, #172]	; (800251c <calculateReflowCurve+0x294>)
 800246e:	69db      	ldr	r3, [r3, #28]
 8002470:	4618      	mov	r0, r3
 8002472:	f7fd ffb7 	bl	80003e4 <__aeabi_ui2d>
 8002476:	4604      	mov	r4, r0
 8002478:	460d      	mov	r5, r1
 800247a:	6978      	ldr	r0, [r7, #20]
 800247c:	f7fd ffd4 	bl	8000428 <__aeabi_f2d>
 8002480:	a323      	add	r3, pc, #140	; (adr r3, 8002510 <calculateReflowCurve+0x288>)
 8002482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002486:	f7fe f827 	bl	80004d8 <__aeabi_dmul>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	4620      	mov	r0, r4
 8002490:	4629      	mov	r1, r5
 8002492:	f7fd fe69 	bl	8000168 <__aeabi_dsub>
 8002496:	4603      	mov	r3, r0
 8002498:	460c      	mov	r4, r1
 800249a:	4618      	mov	r0, r3
 800249c:	4621      	mov	r1, r4
 800249e:	f7fe faf3 	bl	8000a88 <__aeabi_d2uiz>
 80024a2:	4603      	mov	r3, r0
 80024a4:	b2d9      	uxtb	r1, r3
 80024a6:	4a1c      	ldr	r2, [pc, #112]	; (8002518 <calculateReflowCurve+0x290>)
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	4413      	add	r3, r2
 80024ac:	460a      	mov	r2, r1
 80024ae:	701a      	strb	r2, [r3, #0]
	index++;
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	3301      	adds	r3, #1
 80024b4:	61bb      	str	r3, [r7, #24]
	timestep = timestep + 0.5;
 80024b6:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80024ba:	6978      	ldr	r0, [r7, #20]
 80024bc:	f7fe fb5a 	bl	8000b74 <__addsf3>
 80024c0:	4603      	mov	r3, r0
 80024c2:	617b      	str	r3, [r7, #20]
	while (ReflowParameters.ReflowTempeture - timestep * 1.8 >= 24) {
 80024c4:	4b15      	ldr	r3, [pc, #84]	; (800251c <calculateReflowCurve+0x294>)
 80024c6:	69db      	ldr	r3, [r3, #28]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fd ff8b 	bl	80003e4 <__aeabi_ui2d>
 80024ce:	4604      	mov	r4, r0
 80024d0:	460d      	mov	r5, r1
 80024d2:	6978      	ldr	r0, [r7, #20]
 80024d4:	f7fd ffa8 	bl	8000428 <__aeabi_f2d>
 80024d8:	a30d      	add	r3, pc, #52	; (adr r3, 8002510 <calculateReflowCurve+0x288>)
 80024da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024de:	f7fd fffb 	bl	80004d8 <__aeabi_dmul>
 80024e2:	4602      	mov	r2, r0
 80024e4:	460b      	mov	r3, r1
 80024e6:	4620      	mov	r0, r4
 80024e8:	4629      	mov	r1, r5
 80024ea:	f7fd fe3d 	bl	8000168 <__aeabi_dsub>
 80024ee:	4603      	mov	r3, r0
 80024f0:	460c      	mov	r4, r1
 80024f2:	4618      	mov	r0, r3
 80024f4:	4621      	mov	r1, r4
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	4b0b      	ldr	r3, [pc, #44]	; (8002528 <calculateReflowCurve+0x2a0>)
 80024fc:	f7fe fa72 	bl	80009e4 <__aeabi_dcmpge>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1b2      	bne.n	800246c <calculateReflowCurve+0x1e4>
	}




}
 8002506:	bf00      	nop
 8002508:	3720      	adds	r7, #32
 800250a:	46bd      	mov	sp, r7
 800250c:	bdb0      	pop	{r4, r5, r7, pc}
 800250e:	bf00      	nop
 8002510:	cccccccd 	.word	0xcccccccd
 8002514:	3ffccccc 	.word	0x3ffccccc
 8002518:	20000300 	.word	0x20000300
 800251c:	200012a0 	.word	0x200012a0
 8002520:	41c00000 	.word	0x41c00000
 8002524:	20000220 	.word	0x20000220
 8002528:	40380000 	.word	0x40380000

0800252c <Draw_Reflow_Curve>:

void Draw_Reflow_Curve(){
 800252c:	b590      	push	{r4, r7, lr}
 800252e:	b087      	sub	sp, #28
 8002530:	af00      	add	r7, sp, #0
	float32_t dx = 0.625 / 4; //275px / 880s / 500 ms
 8002532:	4b24      	ldr	r3, [pc, #144]	; (80025c4 <Draw_Reflow_Curve+0x98>)
 8002534:	613b      	str	r3, [r7, #16]
	float32_t dy = 0.8333; //200px / 240 Grad
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <Draw_Reflow_Curve+0x9c>)
 8002538:	60fb      	str	r3, [r7, #12]
	uint32_t OffsetX = 35;
 800253a:	2323      	movs	r3, #35	; 0x23
 800253c:	60bb      	str	r3, [r7, #8]
	uint32_t OffsetY = 230;
 800253e:	23e6      	movs	r3, #230	; 0xe6
 8002540:	607b      	str	r3, [r7, #4]
	uint32_t index = 0;
 8002542:	2300      	movs	r3, #0
 8002544:	617b      	str	r3, [r7, #20]



	while(ReflowCurve[index] != 0){
 8002546:	e030      	b.n	80025aa <Draw_Reflow_Curve+0x7e>

		NextionDrawDot(OffsetX + (uint32_t)((float32_t)(index)*dx), OffsetY - (uint32_t)((float32_t)(ReflowCurve[index])*dy));
 8002548:	6978      	ldr	r0, [r7, #20]
 800254a:	f7fe fbc3 	bl	8000cd4 <__aeabi_ui2f>
 800254e:	4603      	mov	r3, r0
 8002550:	6939      	ldr	r1, [r7, #16]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe fc16 	bl	8000d84 <__aeabi_fmul>
 8002558:	4603      	mov	r3, r0
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe fdd8 	bl	8001110 <__aeabi_f2uiz>
 8002560:	4602      	mov	r2, r0
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	18d4      	adds	r4, r2, r3
 8002566:	4a19      	ldr	r2, [pc, #100]	; (80025cc <Draw_Reflow_Curve+0xa0>)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	4413      	add	r3, r2
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f7fe fbb0 	bl	8000cd4 <__aeabi_ui2f>
 8002574:	4603      	mov	r3, r0
 8002576:	68f9      	ldr	r1, [r7, #12]
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe fc03 	bl	8000d84 <__aeabi_fmul>
 800257e:	4603      	mov	r3, r0
 8002580:	4618      	mov	r0, r3
 8002582:	f7fe fdc5 	bl	8001110 <__aeabi_f2uiz>
 8002586:	4602      	mov	r2, r0
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	1a9b      	subs	r3, r3, r2
 800258c:	4619      	mov	r1, r3
 800258e:	4620      	mov	r0, r4
 8002590:	f7fe ff7e 	bl	8001490 <NextionDrawDot>
		index= index + 4;
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	3304      	adds	r3, #4
 8002598:	617b      	str	r3, [r7, #20]

		if(strncmp((char *)UART_Recieved_Data, "p0b02", 5) == 0)
 800259a:	2205      	movs	r2, #5
 800259c:	490c      	ldr	r1, [pc, #48]	; (80025d0 <Draw_Reflow_Curve+0xa4>)
 800259e:	480d      	ldr	r0, [pc, #52]	; (80025d4 <Draw_Reflow_Curve+0xa8>)
 80025a0:	f004 fad6 	bl	8006b50 <strncmp>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d006      	beq.n	80025b8 <Draw_Reflow_Curve+0x8c>
	while(ReflowCurve[index] != 0){
 80025aa:	4a08      	ldr	r2, [pc, #32]	; (80025cc <Draw_Reflow_Curve+0xa0>)
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	4413      	add	r3, r2
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1c8      	bne.n	8002548 <Draw_Reflow_Curve+0x1c>
			break;
	}
}
 80025b6:	e000      	b.n	80025ba <Draw_Reflow_Curve+0x8e>
			break;
 80025b8:	bf00      	nop
}
 80025ba:	bf00      	nop
 80025bc:	371c      	adds	r7, #28
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd90      	pop	{r4, r7, pc}
 80025c2:	bf00      	nop
 80025c4:	3e200000 	.word	0x3e200000
 80025c8:	3f555326 	.word	0x3f555326
 80025cc:	20000300 	.word	0x20000300
 80025d0:	080098c8 	.word	0x080098c8
 80025d4:	20000004 	.word	0x20000004

080025d8 <startReflow>:



void startReflow(){
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
ReflowEnable = 1;
 80025dc:	4b07      	ldr	r3, [pc, #28]	; (80025fc <startReflow+0x24>)
 80025de:	2201      	movs	r2, #1
 80025e0:	701a      	strb	r2, [r3, #0]
NEXTION_CMD("page 0");
 80025e2:	4807      	ldr	r0, [pc, #28]	; (8002600 <startReflow+0x28>)
 80025e4:	f7fe ff36 	bl	8001454 <NEXTION_CMD>
Draw_Reflow_Curve();
 80025e8:	f7ff ffa0 	bl	800252c <Draw_Reflow_Curve>
TempDrawCounter = 0;
 80025ec:	4b05      	ldr	r3, [pc, #20]	; (8002604 <startReflow+0x2c>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	601a      	str	r2, [r3, #0]
Update_Page_0();
 80025f2:	f7ff f85b 	bl	80016ac <Update_Page_0>


}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000214 	.word	0x20000214
 8002600:	080099a0 	.word	0x080099a0
 8002604:	2000022c 	.word	0x2000022c

08002608 <stopReflow>:

void stopReflow(){
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
	if(ReflowEnable ==1){
 800260c:	4b09      	ldr	r3, [pc, #36]	; (8002634 <stopReflow+0x2c>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d10c      	bne.n	800262e <stopReflow+0x26>
	ReflowEnable = 0;
 8002614:	4b07      	ldr	r3, [pc, #28]	; (8002634 <stopReflow+0x2c>)
 8002616:	2200      	movs	r2, #0
 8002618:	701a      	strb	r2, [r3, #0]
	TempDrawEnable = 0;
 800261a:	4b07      	ldr	r3, [pc, #28]	; (8002638 <stopReflow+0x30>)
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]
	sprintf(ConsoleMSG,"STOPPED");
 8002620:	4a06      	ldr	r2, [pc, #24]	; (800263c <stopReflow+0x34>)
 8002622:	4b07      	ldr	r3, [pc, #28]	; (8002640 <stopReflow+0x38>)
 8002624:	cb03      	ldmia	r3!, {r0, r1}
 8002626:	6010      	str	r0, [r2, #0]
 8002628:	6051      	str	r1, [r2, #4]
	Update_Page_0();
 800262a:	f7ff f83f 	bl	80016ac <Update_Page_0>
	}
}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000214 	.word	0x20000214
 8002638:	2000022a 	.word	0x2000022a
 800263c:	20001368 	.word	0x20001368
 8002640:	080099a8 	.word	0x080099a8

08002644 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	setReflowParameters();
 8002648:	f7ff fdec 	bl	8002224 <setReflowParameters>
	Flash_Read_Data(0x0801FC00, &ReflowParameters);
 800264c:	492c      	ldr	r1, [pc, #176]	; (8002700 <main+0xbc>)
 800264e:	482d      	ldr	r0, [pc, #180]	; (8002704 <main+0xc0>)
 8002650:	f7fe fe04 	bl	800125c <Flash_Read_Data>
	calculateReflowCurve();
 8002654:	f7ff fe18 	bl	8002288 <calculateReflowCurve>




	PID.Kp = ReflowParameters.KP;
 8002658:	4b29      	ldr	r3, [pc, #164]	; (8002700 <main+0xbc>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a2a      	ldr	r2, [pc, #168]	; (8002708 <main+0xc4>)
 800265e:	6193      	str	r3, [r2, #24]
	PID.Ki = ReflowParameters.Ki;
 8002660:	4b27      	ldr	r3, [pc, #156]	; (8002700 <main+0xbc>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4a28      	ldr	r2, [pc, #160]	; (8002708 <main+0xc4>)
 8002666:	61d3      	str	r3, [r2, #28]
	PID.Kd = ReflowParameters.KD;
 8002668:	4b25      	ldr	r3, [pc, #148]	; (8002700 <main+0xbc>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	4a26      	ldr	r2, [pc, #152]	; (8002708 <main+0xc4>)
 800266e:	6213      	str	r3, [r2, #32]

	arm_pid_init_f32(&PID, 1);
 8002670:	2101      	movs	r1, #1
 8002672:	4825      	ldr	r0, [pc, #148]	; (8002708 <main+0xc4>)
 8002674:	f003 fd9e 	bl	80061b4 <arm_pid_init_f32>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002678:	f000 fbfc 	bl	8002e74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800267c:	f000 f858 	bl	8002730 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002680:	f000 f9d0 	bl	8002a24 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002684:	f000 f89a 	bl	80027bc <MX_SPI1_Init>
  MX_TIM4_Init();
 8002688:	f000 f954 	bl	8002934 <MX_TIM4_Init>
  MX_TIM1_Init();
 800268c:	f000 f8ce 	bl	800282c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8002690:	f000 f99e 	bl	80029d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8002694:	481d      	ldr	r0, [pc, #116]	; (800270c <main+0xc8>)
 8002696:	f002 fa0d 	bl	8004ab4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800269a:	2100      	movs	r1, #0
 800269c:	481c      	ldr	r0, [pc, #112]	; (8002710 <main+0xcc>)
 800269e:	f002 faab 	bl	8004bf8 <HAL_TIM_PWM_Start>

  htim1.Instance->CCR1 = 10;
 80026a2:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <main+0xcc>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	220a      	movs	r2, #10
 80026a8:	635a      	str	r2, [r3, #52]	; 0x34

  //startReflow();
	HAL_Delay(2000);
 80026aa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80026ae:	f000 fc43 	bl	8002f38 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1, UART_Recieved_Data, 5);
 80026b2:	2205      	movs	r2, #5
 80026b4:	4917      	ldr	r1, [pc, #92]	; (8002714 <main+0xd0>)
 80026b6:	4818      	ldr	r0, [pc, #96]	; (8002718 <main+0xd4>)
 80026b8:	f003 fa26 	bl	8005b08 <HAL_UART_Receive_IT>
 sprintf(ConsoleMSG,"IDLE");
 80026bc:	4b17      	ldr	r3, [pc, #92]	; (800271c <main+0xd8>)
 80026be:	4a18      	ldr	r2, [pc, #96]	; (8002720 <main+0xdc>)
 80026c0:	6810      	ldr	r0, [r2, #0]
 80026c2:	6018      	str	r0, [r3, #0]
 80026c4:	7912      	ldrb	r2, [r2, #4]
 80026c6:	711a      	strb	r2, [r3, #4]
 Update_Page_0();
 80026c8:	f7fe fff0 	bl	80016ac <Update_Page_0>
  Draw_Reflow_Curve();
 80026cc:	f7ff ff2e 	bl	800252c <Draw_Reflow_Curve>
  HAL_UART_Receive_IT(&huart1, UART_Recieved_Data, 5);
 80026d0:	2205      	movs	r2, #5
 80026d2:	4910      	ldr	r1, [pc, #64]	; (8002714 <main+0xd0>)
 80026d4:	4810      	ldr	r0, [pc, #64]	; (8002718 <main+0xd4>)
 80026d6:	f003 fa17 	bl	8005b08 <HAL_UART_Receive_IT>
//	  }
//	  else{
//      NEXTION_SendFloat("t0",66);
//      debug = 3;
//	  }
	  HandleGui();
 80026da:	f7ff f8d9 	bl	8001890 <HandleGui>
	  HAL_Delay(500);
 80026de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80026e2:	f000 fc29 	bl	8002f38 <HAL_Delay>


	  if(strncmp((char *)UART_Recieved_Data, "p0xxx", 5) == 0){
 80026e6:	2205      	movs	r2, #5
 80026e8:	490e      	ldr	r1, [pc, #56]	; (8002724 <main+0xe0>)
 80026ea:	480a      	ldr	r0, [pc, #40]	; (8002714 <main+0xd0>)
 80026ec:	f004 fa30 	bl	8006b50 <strncmp>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f1      	bne.n	80026da <main+0x96>


		  debug = 5;
 80026f6:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <main+0xe4>)
 80026f8:	4a0c      	ldr	r2, [pc, #48]	; (800272c <main+0xe8>)
 80026fa:	601a      	str	r2, [r3, #0]
	  HandleGui();
 80026fc:	e7ed      	b.n	80026da <main+0x96>
 80026fe:	bf00      	nop
 8002700:	200012a0 	.word	0x200012a0
 8002704:	0801fc00 	.word	0x0801fc00
 8002708:	20000284 	.word	0x20000284
 800270c:	2000023c 	.word	0x2000023c
 8002710:	200012c8 	.word	0x200012c8
 8002714:	20000004 	.word	0x20000004
 8002718:	200002c0 	.word	0x200002c0
 800271c:	20001368 	.word	0x20001368
 8002720:	08009998 	.word	0x08009998
 8002724:	080098c0 	.word	0x080098c0
 8002728:	20000218 	.word	0x20000218
 800272c:	40a00000 	.word	0x40a00000

08002730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b090      	sub	sp, #64	; 0x40
 8002734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002736:	f107 0318 	add.w	r3, r7, #24
 800273a:	2228      	movs	r2, #40	; 0x28
 800273c:	2100      	movs	r1, #0
 800273e:	4618      	mov	r0, r3
 8002740:	f003 fd8e 	bl	8006260 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002744:	1d3b      	adds	r3, r7, #4
 8002746:	2200      	movs	r2, #0
 8002748:	601a      	str	r2, [r3, #0]
 800274a:	605a      	str	r2, [r3, #4]
 800274c:	609a      	str	r2, [r3, #8]
 800274e:	60da      	str	r2, [r3, #12]
 8002750:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002752:	2301      	movs	r3, #1
 8002754:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002756:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800275a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800275c:	2300      	movs	r3, #0
 800275e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002760:	2301      	movs	r3, #1
 8002762:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002764:	2302      	movs	r3, #2
 8002766:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800276c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800276e:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002772:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002774:	f107 0318 	add.w	r3, r7, #24
 8002778:	4618      	mov	r0, r3
 800277a:	f001 f8ff 	bl	800397c <HAL_RCC_OscConfig>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002784:	f000 f98c 	bl	8002aa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002788:	230f      	movs	r3, #15
 800278a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800278c:	2302      	movs	r3, #2
 800278e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002790:	2300      	movs	r3, #0
 8002792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002794:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002798:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800279e:	1d3b      	adds	r3, r7, #4
 80027a0:	2102      	movs	r1, #2
 80027a2:	4618      	mov	r0, r3
 80027a4:	f001 fb6a 	bl	8003e7c <HAL_RCC_ClockConfig>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80027ae:	f000 f977 	bl	8002aa0 <Error_Handler>
  }
}
 80027b2:	bf00      	nop
 80027b4:	3740      	adds	r7, #64	; 0x40
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80027c0:	4b18      	ldr	r3, [pc, #96]	; (8002824 <MX_SPI1_Init+0x68>)
 80027c2:	4a19      	ldr	r2, [pc, #100]	; (8002828 <MX_SPI1_Init+0x6c>)
 80027c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027c6:	4b17      	ldr	r3, [pc, #92]	; (8002824 <MX_SPI1_Init+0x68>)
 80027c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80027ce:	4b15      	ldr	r3, [pc, #84]	; (8002824 <MX_SPI1_Init+0x68>)
 80027d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027d4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80027d6:	4b13      	ldr	r3, [pc, #76]	; (8002824 <MX_SPI1_Init+0x68>)
 80027d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027de:	4b11      	ldr	r3, [pc, #68]	; (8002824 <MX_SPI1_Init+0x68>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80027e4:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <MX_SPI1_Init+0x68>)
 80027e6:	2201      	movs	r2, #1
 80027e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027ea:	4b0e      	ldr	r3, [pc, #56]	; (8002824 <MX_SPI1_Init+0x68>)
 80027ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80027f2:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <MX_SPI1_Init+0x68>)
 80027f4:	2238      	movs	r2, #56	; 0x38
 80027f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027f8:	4b0a      	ldr	r3, [pc, #40]	; (8002824 <MX_SPI1_Init+0x68>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <MX_SPI1_Init+0x68>)
 8002800:	2200      	movs	r2, #0
 8002802:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002804:	4b07      	ldr	r3, [pc, #28]	; (8002824 <MX_SPI1_Init+0x68>)
 8002806:	2200      	movs	r2, #0
 8002808:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <MX_SPI1_Init+0x68>)
 800280c:	220a      	movs	r2, #10
 800280e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002810:	4804      	ldr	r0, [pc, #16]	; (8002824 <MX_SPI1_Init+0x68>)
 8002812:	f001 fccf 	bl	80041b4 <HAL_SPI_Init>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 800281c:	f000 f940 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002820:	bf00      	nop
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20001310 	.word	0x20001310
 8002828:	40013000 	.word	0x40013000

0800282c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b092      	sub	sp, #72	; 0x48
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002832:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800283c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	60da      	str	r2, [r3, #12]
 800284a:	611a      	str	r2, [r3, #16]
 800284c:	615a      	str	r2, [r3, #20]
 800284e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002850:	1d3b      	adds	r3, r7, #4
 8002852:	2220      	movs	r2, #32
 8002854:	2100      	movs	r1, #0
 8002856:	4618      	mov	r0, r3
 8002858:	f003 fd02 	bl	8006260 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800285c:	4b33      	ldr	r3, [pc, #204]	; (800292c <MX_TIM1_Init+0x100>)
 800285e:	4a34      	ldr	r2, [pc, #208]	; (8002930 <MX_TIM1_Init+0x104>)
 8002860:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32000;
 8002862:	4b32      	ldr	r3, [pc, #200]	; (800292c <MX_TIM1_Init+0x100>)
 8002864:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002868:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800286a:	4b30      	ldr	r3, [pc, #192]	; (800292c <MX_TIM1_Init+0x100>)
 800286c:	2200      	movs	r2, #0
 800286e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002870:	4b2e      	ldr	r3, [pc, #184]	; (800292c <MX_TIM1_Init+0x100>)
 8002872:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002876:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002878:	4b2c      	ldr	r3, [pc, #176]	; (800292c <MX_TIM1_Init+0x100>)
 800287a:	2200      	movs	r2, #0
 800287c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800287e:	4b2b      	ldr	r3, [pc, #172]	; (800292c <MX_TIM1_Init+0x100>)
 8002880:	2200      	movs	r2, #0
 8002882:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002884:	4b29      	ldr	r3, [pc, #164]	; (800292c <MX_TIM1_Init+0x100>)
 8002886:	2200      	movs	r2, #0
 8002888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800288a:	4828      	ldr	r0, [pc, #160]	; (800292c <MX_TIM1_Init+0x100>)
 800288c:	f002 f964 	bl	8004b58 <HAL_TIM_PWM_Init>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002896:	f000 f903 	bl	8002aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800289a:	2300      	movs	r3, #0
 800289c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800289e:	2300      	movs	r3, #0
 80028a0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80028a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80028a6:	4619      	mov	r1, r3
 80028a8:	4820      	ldr	r0, [pc, #128]	; (800292c <MX_TIM1_Init+0x100>)
 80028aa:	f002 ff8d 	bl	80057c8 <HAL_TIMEx_MasterConfigSynchronization>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80028b4:	f000 f8f4 	bl	8002aa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80028b8:	2370      	movs	r3, #112	; 0x70
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80028bc:	2300      	movs	r3, #0
 80028be:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80028c0:	2302      	movs	r3, #2
 80028c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028c4:	2300      	movs	r3, #0
 80028c6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028cc:	2300      	movs	r3, #0
 80028ce:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028d0:	2300      	movs	r3, #0
 80028d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028d8:	2200      	movs	r2, #0
 80028da:	4619      	mov	r1, r3
 80028dc:	4813      	ldr	r0, [pc, #76]	; (800292c <MX_TIM1_Init+0x100>)
 80028de:	f002 fb35 	bl	8004f4c <HAL_TIM_PWM_ConfigChannel>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80028e8:	f000 f8da 	bl	8002aa0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028ec:	2300      	movs	r3, #0
 80028ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028f0:	2300      	movs	r3, #0
 80028f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028fc:	2300      	movs	r3, #0
 80028fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002900:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002904:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002906:	2300      	movs	r3, #0
 8002908:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	4619      	mov	r1, r3
 800290e:	4807      	ldr	r0, [pc, #28]	; (800292c <MX_TIM1_Init+0x100>)
 8002910:	f002 ffb8 	bl	8005884 <HAL_TIMEx_ConfigBreakDeadTime>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800291a:	f000 f8c1 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800291e:	4803      	ldr	r0, [pc, #12]	; (800292c <MX_TIM1_Init+0x100>)
 8002920:	f000 f982 	bl	8002c28 <HAL_TIM_MspPostInit>

}
 8002924:	bf00      	nop
 8002926:	3748      	adds	r7, #72	; 0x48
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	200012c8 	.word	0x200012c8
 8002930:	40012c00 	.word	0x40012c00

08002934 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800293a:	f107 0308 	add.w	r3, r7, #8
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	605a      	str	r2, [r3, #4]
 8002944:	609a      	str	r2, [r3, #8]
 8002946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002948:	463b      	mov	r3, r7
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002950:	4b1d      	ldr	r3, [pc, #116]	; (80029c8 <MX_TIM4_Init+0x94>)
 8002952:	4a1e      	ldr	r2, [pc, #120]	; (80029cc <MX_TIM4_Init+0x98>)
 8002954:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64000;
 8002956:	4b1c      	ldr	r3, [pc, #112]	; (80029c8 <MX_TIM4_Init+0x94>)
 8002958:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 800295c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800295e:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <MX_TIM4_Init+0x94>)
 8002960:	2200      	movs	r2, #0
 8002962:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8002964:	4b18      	ldr	r3, [pc, #96]	; (80029c8 <MX_TIM4_Init+0x94>)
 8002966:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800296a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800296c:	4b16      	ldr	r3, [pc, #88]	; (80029c8 <MX_TIM4_Init+0x94>)
 800296e:	2200      	movs	r2, #0
 8002970:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <MX_TIM4_Init+0x94>)
 8002974:	2200      	movs	r2, #0
 8002976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002978:	4813      	ldr	r0, [pc, #76]	; (80029c8 <MX_TIM4_Init+0x94>)
 800297a:	f002 f84b 	bl	8004a14 <HAL_TIM_Base_Init>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002984:	f000 f88c 	bl	8002aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002988:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800298c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800298e:	f107 0308 	add.w	r3, r7, #8
 8002992:	4619      	mov	r1, r3
 8002994:	480c      	ldr	r0, [pc, #48]	; (80029c8 <MX_TIM4_Init+0x94>)
 8002996:	f002 fb97 	bl	80050c8 <HAL_TIM_ConfigClockSource>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80029a0:	f000 f87e 	bl	8002aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a4:	2300      	movs	r3, #0
 80029a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a8:	2300      	movs	r3, #0
 80029aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029ac:	463b      	mov	r3, r7
 80029ae:	4619      	mov	r1, r3
 80029b0:	4805      	ldr	r0, [pc, #20]	; (80029c8 <MX_TIM4_Init+0x94>)
 80029b2:	f002 ff09 	bl	80057c8 <HAL_TIMEx_MasterConfigSynchronization>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80029bc:	f000 f870 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029c0:	bf00      	nop
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	2000023c 	.word	0x2000023c
 80029cc:	40000800 	.word	0x40000800

080029d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029d6:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <MX_USART1_UART_Init+0x50>)
 80029d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029dc:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80029e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029e2:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029ee:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80029f4:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029f6:	220c      	movs	r2, #12
 80029f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029fa:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a00:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a06:	4805      	ldr	r0, [pc, #20]	; (8002a1c <MX_USART1_UART_Init+0x4c>)
 8002a08:	f002 ff9f 	bl	800594a <HAL_UART_Init>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a12:	f000 f845 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	200002c0 	.word	0x200002c0
 8002a20:	40013800 	.word	0x40013800

08002a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2a:	f107 0308 	add.w	r3, r7, #8
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	605a      	str	r2, [r3, #4]
 8002a34:	609a      	str	r2, [r3, #8]
 8002a36:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a38:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <MX_GPIO_Init+0x74>)
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	4a16      	ldr	r2, [pc, #88]	; (8002a98 <MX_GPIO_Init+0x74>)
 8002a3e:	f043 0320 	orr.w	r3, r3, #32
 8002a42:	6193      	str	r3, [r2, #24]
 8002a44:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <MX_GPIO_Init+0x74>)
 8002a46:	699b      	ldr	r3, [r3, #24]
 8002a48:	f003 0320 	and.w	r3, r3, #32
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a50:	4b11      	ldr	r3, [pc, #68]	; (8002a98 <MX_GPIO_Init+0x74>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	4a10      	ldr	r2, [pc, #64]	; (8002a98 <MX_GPIO_Init+0x74>)
 8002a56:	f043 0304 	orr.w	r3, r3, #4
 8002a5a:	6193      	str	r3, [r2, #24]
 8002a5c:	4b0e      	ldr	r3, [pc, #56]	; (8002a98 <MX_GPIO_Init+0x74>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	f003 0304 	and.w	r3, r3, #4
 8002a64:	603b      	str	r3, [r7, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2110      	movs	r1, #16
 8002a6c:	480b      	ldr	r0, [pc, #44]	; (8002a9c <MX_GPIO_Init+0x78>)
 8002a6e:	f000 ff6d 	bl	800394c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8002a72:	2310      	movs	r3, #16
 8002a74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a76:	2301      	movs	r3, #1
 8002a78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7e:	2302      	movs	r3, #2
 8002a80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	4619      	mov	r1, r3
 8002a88:	4804      	ldr	r0, [pc, #16]	; (8002a9c <MX_GPIO_Init+0x78>)
 8002a8a:	f000 fe05 	bl	8003698 <HAL_GPIO_Init>

}
 8002a8e:	bf00      	nop
 8002a90:	3718      	adds	r7, #24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	40010800 	.word	0x40010800

08002aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002aa6:	e7fe      	b.n	8002aa6 <Error_Handler+0x6>

08002aa8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002aae:	4b15      	ldr	r3, [pc, #84]	; (8002b04 <HAL_MspInit+0x5c>)
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	4a14      	ldr	r2, [pc, #80]	; (8002b04 <HAL_MspInit+0x5c>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6193      	str	r3, [r2, #24]
 8002aba:	4b12      	ldr	r3, [pc, #72]	; (8002b04 <HAL_MspInit+0x5c>)
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	60bb      	str	r3, [r7, #8]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ac6:	4b0f      	ldr	r3, [pc, #60]	; (8002b04 <HAL_MspInit+0x5c>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	4a0e      	ldr	r2, [pc, #56]	; (8002b04 <HAL_MspInit+0x5c>)
 8002acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	61d3      	str	r3, [r2, #28]
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	; (8002b04 <HAL_MspInit+0x5c>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ada:	607b      	str	r3, [r7, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <HAL_MspInit+0x60>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002aea:	60fb      	str	r3, [r7, #12]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <HAL_MspInit+0x60>)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40010000 	.word	0x40010000

08002b0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 0310 	add.w	r3, r7, #16
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a1b      	ldr	r2, [pc, #108]	; (8002b94 <HAL_SPI_MspInit+0x88>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d12f      	bne.n	8002b8c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b2c:	4b1a      	ldr	r3, [pc, #104]	; (8002b98 <HAL_SPI_MspInit+0x8c>)
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	4a19      	ldr	r2, [pc, #100]	; (8002b98 <HAL_SPI_MspInit+0x8c>)
 8002b32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b36:	6193      	str	r3, [r2, #24]
 8002b38:	4b17      	ldr	r3, [pc, #92]	; (8002b98 <HAL_SPI_MspInit+0x8c>)
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b40:	60fb      	str	r3, [r7, #12]
 8002b42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b44:	4b14      	ldr	r3, [pc, #80]	; (8002b98 <HAL_SPI_MspInit+0x8c>)
 8002b46:	699b      	ldr	r3, [r3, #24]
 8002b48:	4a13      	ldr	r2, [pc, #76]	; (8002b98 <HAL_SPI_MspInit+0x8c>)
 8002b4a:	f043 0304 	orr.w	r3, r3, #4
 8002b4e:	6193      	str	r3, [r2, #24]
 8002b50:	4b11      	ldr	r3, [pc, #68]	; (8002b98 <HAL_SPI_MspInit+0x8c>)
 8002b52:	699b      	ldr	r3, [r3, #24]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b5c:	2320      	movs	r3, #32
 8002b5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b60:	2302      	movs	r3, #2
 8002b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b64:	2303      	movs	r3, #3
 8002b66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b68:	f107 0310 	add.w	r3, r7, #16
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	480b      	ldr	r0, [pc, #44]	; (8002b9c <HAL_SPI_MspInit+0x90>)
 8002b70:	f000 fd92 	bl	8003698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002b74:	2340      	movs	r3, #64	; 0x40
 8002b76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b80:	f107 0310 	add.w	r3, r7, #16
 8002b84:	4619      	mov	r1, r3
 8002b86:	4805      	ldr	r0, [pc, #20]	; (8002b9c <HAL_SPI_MspInit+0x90>)
 8002b88:	f000 fd86 	bl	8003698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b8c:	bf00      	nop
 8002b8e:	3720      	adds	r7, #32
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40013000 	.word	0x40013000
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	40010800 	.word	0x40010800

08002ba0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a09      	ldr	r2, [pc, #36]	; (8002bd4 <HAL_TIM_PWM_MspInit+0x34>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d10b      	bne.n	8002bca <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <HAL_TIM_PWM_MspInit+0x38>)
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	4a08      	ldr	r2, [pc, #32]	; (8002bd8 <HAL_TIM_PWM_MspInit+0x38>)
 8002bb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bbc:	6193      	str	r3, [r2, #24]
 8002bbe:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <HAL_TIM_PWM_MspInit+0x38>)
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002bca:	bf00      	nop
 8002bcc:	3714      	adds	r7, #20
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bc80      	pop	{r7}
 8002bd2:	4770      	bx	lr
 8002bd4:	40012c00 	.word	0x40012c00
 8002bd8:	40021000 	.word	0x40021000

08002bdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a0d      	ldr	r2, [pc, #52]	; (8002c20 <HAL_TIM_Base_MspInit+0x44>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d113      	bne.n	8002c16 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bee:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <HAL_TIM_Base_MspInit+0x48>)
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	4a0c      	ldr	r2, [pc, #48]	; (8002c24 <HAL_TIM_Base_MspInit+0x48>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	61d3      	str	r3, [r2, #28]
 8002bfa:	4b0a      	ldr	r3, [pc, #40]	; (8002c24 <HAL_TIM_Base_MspInit+0x48>)
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2101      	movs	r1, #1
 8002c0a:	201e      	movs	r0, #30
 8002c0c:	f000 fa8d 	bl	800312a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c10:	201e      	movs	r0, #30
 8002c12:	f000 faa6 	bl	8003162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c16:	bf00      	nop
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40000800 	.word	0x40000800
 8002c24:	40021000 	.word	0x40021000

08002c28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c30:	f107 0310 	add.w	r3, r7, #16
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a10      	ldr	r2, [pc, #64]	; (8002c84 <HAL_TIM_MspPostInit+0x5c>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d118      	bne.n	8002c7a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <HAL_TIM_MspPostInit+0x60>)
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	4a0e      	ldr	r2, [pc, #56]	; (8002c88 <HAL_TIM_MspPostInit+0x60>)
 8002c4e:	f043 0304 	orr.w	r3, r3, #4
 8002c52:	6193      	str	r3, [r2, #24]
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <HAL_TIM_MspPostInit+0x60>)
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c64:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c66:	2302      	movs	r3, #2
 8002c68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6e:	f107 0310 	add.w	r3, r7, #16
 8002c72:	4619      	mov	r1, r3
 8002c74:	4805      	ldr	r0, [pc, #20]	; (8002c8c <HAL_TIM_MspPostInit+0x64>)
 8002c76:	f000 fd0f 	bl	8003698 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c7a:	bf00      	nop
 8002c7c:	3720      	adds	r7, #32
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40012c00 	.word	0x40012c00
 8002c88:	40021000 	.word	0x40021000
 8002c8c:	40010800 	.word	0x40010800

08002c90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0310 	add.w	r3, r7, #16
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a20      	ldr	r2, [pc, #128]	; (8002d2c <HAL_UART_MspInit+0x9c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d139      	bne.n	8002d24 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cb0:	4b1f      	ldr	r3, [pc, #124]	; (8002d30 <HAL_UART_MspInit+0xa0>)
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_UART_MspInit+0xa0>)
 8002cb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cba:	6193      	str	r3, [r2, #24]
 8002cbc:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <HAL_UART_MspInit+0xa0>)
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc8:	4b19      	ldr	r3, [pc, #100]	; (8002d30 <HAL_UART_MspInit+0xa0>)
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	4a18      	ldr	r2, [pc, #96]	; (8002d30 <HAL_UART_MspInit+0xa0>)
 8002cce:	f043 0304 	orr.w	r3, r3, #4
 8002cd2:	6193      	str	r3, [r2, #24]
 8002cd4:	4b16      	ldr	r3, [pc, #88]	; (8002d30 <HAL_UART_MspInit+0xa0>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ce0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ce4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cea:	2303      	movs	r3, #3
 8002cec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cee:	f107 0310 	add.w	r3, r7, #16
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	480f      	ldr	r0, [pc, #60]	; (8002d34 <HAL_UART_MspInit+0xa4>)
 8002cf6:	f000 fccf 	bl	8003698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d04:	2300      	movs	r3, #0
 8002d06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4809      	ldr	r0, [pc, #36]	; (8002d34 <HAL_UART_MspInit+0xa4>)
 8002d10:	f000 fcc2 	bl	8003698 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002d14:	2200      	movs	r2, #0
 8002d16:	2100      	movs	r1, #0
 8002d18:	2025      	movs	r0, #37	; 0x25
 8002d1a:	f000 fa06 	bl	800312a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d1e:	2025      	movs	r0, #37	; 0x25
 8002d20:	f000 fa1f 	bl	8003162 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d24:	bf00      	nop
 8002d26:	3720      	adds	r7, #32
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40013800 	.word	0x40013800
 8002d30:	40021000 	.word	0x40021000
 8002d34:	40010800 	.word	0x40010800

08002d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d3c:	e7fe      	b.n	8002d3c <NMI_Handler+0x4>

08002d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d42:	e7fe      	b.n	8002d42 <HardFault_Handler+0x4>

08002d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d48:	e7fe      	b.n	8002d48 <MemManage_Handler+0x4>

08002d4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d4e:	e7fe      	b.n	8002d4e <BusFault_Handler+0x4>

08002d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d54:	e7fe      	b.n	8002d54 <UsageFault_Handler+0x4>

08002d56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d56:	b480      	push	{r7}
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr

08002d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d62:	b480      	push	{r7}
 8002d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d66:	bf00      	nop
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bc80      	pop	{r7}
 8002d6c:	4770      	bx	lr

08002d6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d72:	bf00      	nop
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr

08002d7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d7a:	b580      	push	{r7, lr}
 8002d7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d7e:	f000 f8bf 	bl	8002f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d8c:	4802      	ldr	r0, [pc, #8]	; (8002d98 <TIM4_IRQHandler+0x10>)
 8002d8e:	f001 ffd5 	bl	8004d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d92:	bf00      	nop
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	2000023c 	.word	0x2000023c

08002d9c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002da0:	4802      	ldr	r0, [pc, #8]	; (8002dac <USART1_IRQHandler+0x10>)
 8002da2:	f002 ff05 	bl	8005bb0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	200002c0 	.word	0x200002c0

08002db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db8:	4a14      	ldr	r2, [pc, #80]	; (8002e0c <_sbrk+0x5c>)
 8002dba:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <_sbrk+0x60>)
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dc4:	4b13      	ldr	r3, [pc, #76]	; (8002e14 <_sbrk+0x64>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d102      	bne.n	8002dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dcc:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <_sbrk+0x64>)
 8002dce:	4a12      	ldr	r2, [pc, #72]	; (8002e18 <_sbrk+0x68>)
 8002dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dd2:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <_sbrk+0x64>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4413      	add	r3, r2
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d207      	bcs.n	8002df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002de0:	f003 fa14 	bl	800620c <__errno>
 8002de4:	4602      	mov	r2, r0
 8002de6:	230c      	movs	r3, #12
 8002de8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002dea:	f04f 33ff 	mov.w	r3, #4294967295
 8002dee:	e009      	b.n	8002e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002df0:	4b08      	ldr	r3, [pc, #32]	; (8002e14 <_sbrk+0x64>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002df6:	4b07      	ldr	r3, [pc, #28]	; (8002e14 <_sbrk+0x64>)
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4413      	add	r3, r2
 8002dfe:	4a05      	ldr	r2, [pc, #20]	; (8002e14 <_sbrk+0x64>)
 8002e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e02:	68fb      	ldr	r3, [r7, #12]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3718      	adds	r7, #24
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	20005000 	.word	0x20005000
 8002e10:	00000400 	.word	0x00000400
 8002e14:	20000230 	.word	0x20000230
 8002e18:	200013b0 	.word	0x200013b0

08002e1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr

08002e28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002e28:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002e2a:	e003      	b.n	8002e34 <LoopCopyDataInit>

08002e2c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002e2c:	4b0b      	ldr	r3, [pc, #44]	; (8002e5c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002e2e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002e30:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002e32:	3104      	adds	r1, #4

08002e34 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002e34:	480a      	ldr	r0, [pc, #40]	; (8002e60 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002e36:	4b0b      	ldr	r3, [pc, #44]	; (8002e64 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002e38:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002e3a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002e3c:	d3f6      	bcc.n	8002e2c <CopyDataInit>
  ldr r2, =_sbss
 8002e3e:	4a0a      	ldr	r2, [pc, #40]	; (8002e68 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002e40:	e002      	b.n	8002e48 <LoopFillZerobss>

08002e42 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002e42:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002e44:	f842 3b04 	str.w	r3, [r2], #4

08002e48 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002e48:	4b08      	ldr	r3, [pc, #32]	; (8002e6c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002e4a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002e4c:	d3f9      	bcc.n	8002e42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e4e:	f7ff ffe5 	bl	8002e1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e52:	f003 f9e1 	bl	8006218 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e56:	f7ff fbf5 	bl	8002644 <main>
  bx lr
 8002e5a:	4770      	bx	lr
  ldr r3, =_sidata
 8002e5c:	08009c90 	.word	0x08009c90
  ldr r0, =_sdata
 8002e60:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002e64:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8002e68:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8002e6c:	200013ac 	.word	0x200013ac

08002e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e70:	e7fe      	b.n	8002e70 <ADC1_2_IRQHandler>
	...

08002e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e78:	4b08      	ldr	r3, [pc, #32]	; (8002e9c <HAL_Init+0x28>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a07      	ldr	r2, [pc, #28]	; (8002e9c <HAL_Init+0x28>)
 8002e7e:	f043 0310 	orr.w	r3, r3, #16
 8002e82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e84:	2003      	movs	r0, #3
 8002e86:	f000 f945 	bl	8003114 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e8a:	2000      	movs	r0, #0
 8002e8c:	f000 f808 	bl	8002ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e90:	f7ff fe0a 	bl	8002aa8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e94:	2300      	movs	r3, #0
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40022000 	.word	0x40022000

08002ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ea8:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <HAL_InitTick+0x54>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <HAL_InitTick+0x58>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f95d 	bl	800317e <HAL_SYSTICK_Config>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d001      	beq.n	8002ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e00e      	b.n	8002eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b0f      	cmp	r3, #15
 8002ed2:	d80a      	bhi.n	8002eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8002edc:	f000 f925 	bl	800312a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ee0:	4a06      	ldr	r2, [pc, #24]	; (8002efc <HAL_InitTick+0x5c>)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	e000      	b.n	8002eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3708      	adds	r7, #8
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	2000000c 	.word	0x2000000c
 8002ef8:	20000014 	.word	0x20000014
 8002efc:	20000010 	.word	0x20000010

08002f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f04:	4b05      	ldr	r3, [pc, #20]	; (8002f1c <HAL_IncTick+0x1c>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4b05      	ldr	r3, [pc, #20]	; (8002f20 <HAL_IncTick+0x20>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4413      	add	r3, r2
 8002f10:	4a03      	ldr	r2, [pc, #12]	; (8002f20 <HAL_IncTick+0x20>)
 8002f12:	6013      	str	r3, [r2, #0]
}
 8002f14:	bf00      	nop
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr
 8002f1c:	20000014 	.word	0x20000014
 8002f20:	20001380 	.word	0x20001380

08002f24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  return uwTick;
 8002f28:	4b02      	ldr	r3, [pc, #8]	; (8002f34 <HAL_GetTick+0x10>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr
 8002f34:	20001380 	.word	0x20001380

08002f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f40:	f7ff fff0 	bl	8002f24 <HAL_GetTick>
 8002f44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d005      	beq.n	8002f5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f52:	4b09      	ldr	r3, [pc, #36]	; (8002f78 <HAL_Delay+0x40>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	461a      	mov	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f5e:	bf00      	nop
 8002f60:	f7ff ffe0 	bl	8002f24 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d8f7      	bhi.n	8002f60 <HAL_Delay+0x28>
  {
  }
}
 8002f70:	bf00      	nop
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20000014 	.word	0x20000014

08002f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	b085      	sub	sp, #20
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f8c:	4b0c      	ldr	r3, [pc, #48]	; (8002fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f98:	4013      	ands	r3, r2
 8002f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fae:	4a04      	ldr	r2, [pc, #16]	; (8002fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	60d3      	str	r3, [r2, #12]
}
 8002fb4:	bf00      	nop
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bc80      	pop	{r7}
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc8:	4b04      	ldr	r3, [pc, #16]	; (8002fdc <__NVIC_GetPriorityGrouping+0x18>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	0a1b      	lsrs	r3, r3, #8
 8002fce:	f003 0307 	and.w	r3, r3, #7
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	db0b      	blt.n	800300a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	f003 021f 	and.w	r2, r3, #31
 8002ff8:	4906      	ldr	r1, [pc, #24]	; (8003014 <__NVIC_EnableIRQ+0x34>)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	2001      	movs	r0, #1
 8003002:	fa00 f202 	lsl.w	r2, r0, r2
 8003006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr
 8003014:	e000e100 	.word	0xe000e100

08003018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	6039      	str	r1, [r7, #0]
 8003022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003028:	2b00      	cmp	r3, #0
 800302a:	db0a      	blt.n	8003042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	b2da      	uxtb	r2, r3
 8003030:	490c      	ldr	r1, [pc, #48]	; (8003064 <__NVIC_SetPriority+0x4c>)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	0112      	lsls	r2, r2, #4
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	440b      	add	r3, r1
 800303c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003040:	e00a      	b.n	8003058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	b2da      	uxtb	r2, r3
 8003046:	4908      	ldr	r1, [pc, #32]	; (8003068 <__NVIC_SetPriority+0x50>)
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	3b04      	subs	r3, #4
 8003050:	0112      	lsls	r2, r2, #4
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	440b      	add	r3, r1
 8003056:	761a      	strb	r2, [r3, #24]
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	bc80      	pop	{r7}
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	e000e100 	.word	0xe000e100
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800306c:	b480      	push	{r7}
 800306e:	b089      	sub	sp, #36	; 0x24
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f1c3 0307 	rsb	r3, r3, #7
 8003086:	2b04      	cmp	r3, #4
 8003088:	bf28      	it	cs
 800308a:	2304      	movcs	r3, #4
 800308c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	3304      	adds	r3, #4
 8003092:	2b06      	cmp	r3, #6
 8003094:	d902      	bls.n	800309c <NVIC_EncodePriority+0x30>
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3b03      	subs	r3, #3
 800309a:	e000      	b.n	800309e <NVIC_EncodePriority+0x32>
 800309c:	2300      	movs	r3, #0
 800309e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a0:	f04f 32ff 	mov.w	r2, #4294967295
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	fa02 f303 	lsl.w	r3, r2, r3
 80030aa:	43da      	mvns	r2, r3
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	401a      	ands	r2, r3
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030b4:	f04f 31ff 	mov.w	r1, #4294967295
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	fa01 f303 	lsl.w	r3, r1, r3
 80030be:	43d9      	mvns	r1, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c4:	4313      	orrs	r3, r2
         );
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3724      	adds	r7, #36	; 0x24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr

080030d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	3b01      	subs	r3, #1
 80030dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030e0:	d301      	bcc.n	80030e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030e2:	2301      	movs	r3, #1
 80030e4:	e00f      	b.n	8003106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030e6:	4a0a      	ldr	r2, [pc, #40]	; (8003110 <SysTick_Config+0x40>)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3b01      	subs	r3, #1
 80030ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030ee:	210f      	movs	r1, #15
 80030f0:	f04f 30ff 	mov.w	r0, #4294967295
 80030f4:	f7ff ff90 	bl	8003018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030f8:	4b05      	ldr	r3, [pc, #20]	; (8003110 <SysTick_Config+0x40>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030fe:	4b04      	ldr	r3, [pc, #16]	; (8003110 <SysTick_Config+0x40>)
 8003100:	2207      	movs	r2, #7
 8003102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003104:	2300      	movs	r3, #0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	e000e010 	.word	0xe000e010

08003114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff ff2d 	bl	8002f7c <__NVIC_SetPriorityGrouping>
}
 8003122:	bf00      	nop
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800312a:	b580      	push	{r7, lr}
 800312c:	b086      	sub	sp, #24
 800312e:	af00      	add	r7, sp, #0
 8003130:	4603      	mov	r3, r0
 8003132:	60b9      	str	r1, [r7, #8]
 8003134:	607a      	str	r2, [r7, #4]
 8003136:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003138:	2300      	movs	r3, #0
 800313a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800313c:	f7ff ff42 	bl	8002fc4 <__NVIC_GetPriorityGrouping>
 8003140:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	68b9      	ldr	r1, [r7, #8]
 8003146:	6978      	ldr	r0, [r7, #20]
 8003148:	f7ff ff90 	bl	800306c <NVIC_EncodePriority>
 800314c:	4602      	mov	r2, r0
 800314e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003152:	4611      	mov	r1, r2
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff ff5f 	bl	8003018 <__NVIC_SetPriority>
}
 800315a:	bf00      	nop
 800315c:	3718      	adds	r7, #24
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}

08003162 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b082      	sub	sp, #8
 8003166:	af00      	add	r7, sp, #0
 8003168:	4603      	mov	r3, r0
 800316a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800316c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff ff35 	bl	8002fe0 <__NVIC_EnableIRQ>
}
 8003176:	bf00      	nop
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7ff ffa2 	bl	80030d0 <SysTick_Config>
 800318c:	4603      	mov	r3, r0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
	...

08003198 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031a0:	2300      	movs	r3, #0
 80031a2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d005      	beq.n	80031ba <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2204      	movs	r2, #4
 80031b2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
 80031b8:	e051      	b.n	800325e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 020e 	bic.w	r2, r2, #14
 80031c8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0201 	bic.w	r2, r2, #1
 80031d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a22      	ldr	r2, [pc, #136]	; (8003268 <HAL_DMA_Abort_IT+0xd0>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d029      	beq.n	8003238 <HAL_DMA_Abort_IT+0xa0>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a20      	ldr	r2, [pc, #128]	; (800326c <HAL_DMA_Abort_IT+0xd4>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d022      	beq.n	8003234 <HAL_DMA_Abort_IT+0x9c>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1f      	ldr	r2, [pc, #124]	; (8003270 <HAL_DMA_Abort_IT+0xd8>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d01a      	beq.n	800322e <HAL_DMA_Abort_IT+0x96>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a1d      	ldr	r2, [pc, #116]	; (8003274 <HAL_DMA_Abort_IT+0xdc>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d012      	beq.n	8003228 <HAL_DMA_Abort_IT+0x90>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a1c      	ldr	r2, [pc, #112]	; (8003278 <HAL_DMA_Abort_IT+0xe0>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00a      	beq.n	8003222 <HAL_DMA_Abort_IT+0x8a>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a1a      	ldr	r2, [pc, #104]	; (800327c <HAL_DMA_Abort_IT+0xe4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d102      	bne.n	800321c <HAL_DMA_Abort_IT+0x84>
 8003216:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800321a:	e00e      	b.n	800323a <HAL_DMA_Abort_IT+0xa2>
 800321c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003220:	e00b      	b.n	800323a <HAL_DMA_Abort_IT+0xa2>
 8003222:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003226:	e008      	b.n	800323a <HAL_DMA_Abort_IT+0xa2>
 8003228:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800322c:	e005      	b.n	800323a <HAL_DMA_Abort_IT+0xa2>
 800322e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003232:	e002      	b.n	800323a <HAL_DMA_Abort_IT+0xa2>
 8003234:	2310      	movs	r3, #16
 8003236:	e000      	b.n	800323a <HAL_DMA_Abort_IT+0xa2>
 8003238:	2301      	movs	r3, #1
 800323a:	4a11      	ldr	r2, [pc, #68]	; (8003280 <HAL_DMA_Abort_IT+0xe8>)
 800323c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	4798      	blx	r3
    } 
  }
  return status;
 800325e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3710      	adds	r7, #16
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40020008 	.word	0x40020008
 800326c:	4002001c 	.word	0x4002001c
 8003270:	40020030 	.word	0x40020030
 8003274:	40020044 	.word	0x40020044
 8003278:	40020058 	.word	0x40020058
 800327c:	4002006c 	.word	0x4002006c
 8003280:	40020000 	.word	0x40020000

08003284 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003286:	b087      	sub	sp, #28
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003296:	2300      	movs	r3, #0
 8003298:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 800329a:	2300      	movs	r3, #0
 800329c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800329e:	4b2f      	ldr	r3, [pc, #188]	; (800335c <HAL_FLASH_Program+0xd8>)
 80032a0:	7e1b      	ldrb	r3, [r3, #24]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_FLASH_Program+0x26>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e054      	b.n	8003354 <HAL_FLASH_Program+0xd0>
 80032aa:	4b2c      	ldr	r3, [pc, #176]	; (800335c <HAL_FLASH_Program+0xd8>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80032b0:	f24c 3050 	movw	r0, #50000	; 0xc350
 80032b4:	f000 f8b2 	bl	800341c <FLASH_WaitForLastOperation>
 80032b8:	4603      	mov	r3, r0
 80032ba:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d144      	bne.n	800334c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d102      	bne.n	80032ce <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80032c8:	2301      	movs	r3, #1
 80032ca:	757b      	strb	r3, [r7, #21]
 80032cc:	e007      	b.n	80032de <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d102      	bne.n	80032da <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80032d4:	2302      	movs	r3, #2
 80032d6:	757b      	strb	r3, [r7, #21]
 80032d8:	e001      	b.n	80032de <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80032da:	2304      	movs	r3, #4
 80032dc:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80032de:	2300      	movs	r3, #0
 80032e0:	75bb      	strb	r3, [r7, #22]
 80032e2:	e02d      	b.n	8003340 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80032e4:	7dbb      	ldrb	r3, [r7, #22]
 80032e6:	005a      	lsls	r2, r3, #1
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	eb02 0c03 	add.w	ip, r2, r3
 80032ee:	7dbb      	ldrb	r3, [r7, #22]
 80032f0:	0119      	lsls	r1, r3, #4
 80032f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032f6:	f1c1 0620 	rsb	r6, r1, #32
 80032fa:	f1a1 0020 	sub.w	r0, r1, #32
 80032fe:	fa22 f401 	lsr.w	r4, r2, r1
 8003302:	fa03 f606 	lsl.w	r6, r3, r6
 8003306:	4334      	orrs	r4, r6
 8003308:	fa23 f000 	lsr.w	r0, r3, r0
 800330c:	4304      	orrs	r4, r0
 800330e:	fa23 f501 	lsr.w	r5, r3, r1
 8003312:	b2a3      	uxth	r3, r4
 8003314:	4619      	mov	r1, r3
 8003316:	4660      	mov	r0, ip
 8003318:	f000 f864 	bl	80033e4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800331c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003320:	f000 f87c 	bl	800341c <FLASH_WaitForLastOperation>
 8003324:	4603      	mov	r3, r0
 8003326:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003328:	4b0d      	ldr	r3, [pc, #52]	; (8003360 <HAL_FLASH_Program+0xdc>)
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	4a0c      	ldr	r2, [pc, #48]	; (8003360 <HAL_FLASH_Program+0xdc>)
 800332e:	f023 0301 	bic.w	r3, r3, #1
 8003332:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003334:	7dfb      	ldrb	r3, [r7, #23]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d107      	bne.n	800334a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 800333a:	7dbb      	ldrb	r3, [r7, #22]
 800333c:	3301      	adds	r3, #1
 800333e:	75bb      	strb	r3, [r7, #22]
 8003340:	7dba      	ldrb	r2, [r7, #22]
 8003342:	7d7b      	ldrb	r3, [r7, #21]
 8003344:	429a      	cmp	r2, r3
 8003346:	d3cd      	bcc.n	80032e4 <HAL_FLASH_Program+0x60>
 8003348:	e000      	b.n	800334c <HAL_FLASH_Program+0xc8>
      {
        break;
 800334a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <HAL_FLASH_Program+0xd8>)
 800334e:	2200      	movs	r2, #0
 8003350:	761a      	strb	r2, [r3, #24]

  return status;
 8003352:	7dfb      	ldrb	r3, [r7, #23]
}
 8003354:	4618      	mov	r0, r3
 8003356:	371c      	adds	r7, #28
 8003358:	46bd      	mov	sp, r7
 800335a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800335c:	20001388 	.word	0x20001388
 8003360:	40022000 	.word	0x40022000

08003364 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800336e:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <HAL_FLASH_Unlock+0x40>)
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00d      	beq.n	8003396 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800337a:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <HAL_FLASH_Unlock+0x40>)
 800337c:	4a0a      	ldr	r2, [pc, #40]	; (80033a8 <HAL_FLASH_Unlock+0x44>)
 800337e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003380:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <HAL_FLASH_Unlock+0x40>)
 8003382:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <HAL_FLASH_Unlock+0x48>)
 8003384:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003386:	4b07      	ldr	r3, [pc, #28]	; (80033a4 <HAL_FLASH_Unlock+0x40>)
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003396:	79fb      	ldrb	r3, [r7, #7]
}
 8003398:	4618      	mov	r0, r3
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	bc80      	pop	{r7}
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	40022000 	.word	0x40022000
 80033a8:	45670123 	.word	0x45670123
 80033ac:	cdef89ab 	.word	0xcdef89ab

080033b0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80033b4:	4b05      	ldr	r3, [pc, #20]	; (80033cc <HAL_FLASH_Lock+0x1c>)
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	4a04      	ldr	r2, [pc, #16]	; (80033cc <HAL_FLASH_Lock+0x1c>)
 80033ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033be:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80033c0:	2300      	movs	r3, #0
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bc80      	pop	{r7}
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	40022000 	.word	0x40022000

080033d0 <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80033d4:	4b02      	ldr	r3, [pc, #8]	; (80033e0 <HAL_FLASH_GetError+0x10>)
 80033d6:	69db      	ldr	r3, [r3, #28]
}
 80033d8:	4618      	mov	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	bc80      	pop	{r7}
 80033de:	4770      	bx	lr
 80033e0:	20001388 	.word	0x20001388

080033e4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <FLASH_Program_HalfWord+0x30>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80033f6:	4b08      	ldr	r3, [pc, #32]	; (8003418 <FLASH_Program_HalfWord+0x34>)
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	4a07      	ldr	r2, [pc, #28]	; (8003418 <FLASH_Program_HalfWord+0x34>)
 80033fc:	f043 0301 	orr.w	r3, r3, #1
 8003400:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	887a      	ldrh	r2, [r7, #2]
 8003406:	801a      	strh	r2, [r3, #0]
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr
 8003412:	bf00      	nop
 8003414:	20001388 	.word	0x20001388
 8003418:	40022000 	.word	0x40022000

0800341c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003424:	f7ff fd7e 	bl	8002f24 <HAL_GetTick>
 8003428:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800342a:	e010      	b.n	800344e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003432:	d00c      	beq.n	800344e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d007      	beq.n	800344a <FLASH_WaitForLastOperation+0x2e>
 800343a:	f7ff fd73 	bl	8002f24 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	429a      	cmp	r2, r3
 8003448:	d201      	bcs.n	800344e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e025      	b.n	800349a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800344e:	4b15      	ldr	r3, [pc, #84]	; (80034a4 <FLASH_WaitForLastOperation+0x88>)
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1e8      	bne.n	800342c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800345a:	4b12      	ldr	r3, [pc, #72]	; (80034a4 <FLASH_WaitForLastOperation+0x88>)
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	f003 0320 	and.w	r3, r3, #32
 8003462:	2b00      	cmp	r3, #0
 8003464:	d002      	beq.n	800346c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003466:	4b0f      	ldr	r3, [pc, #60]	; (80034a4 <FLASH_WaitForLastOperation+0x88>)
 8003468:	2220      	movs	r2, #32
 800346a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800346c:	4b0d      	ldr	r3, [pc, #52]	; (80034a4 <FLASH_WaitForLastOperation+0x88>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10b      	bne.n	8003490 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003478:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <FLASH_WaitForLastOperation+0x88>)
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003480:	2b00      	cmp	r3, #0
 8003482:	d105      	bne.n	8003490 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003484:	4b07      	ldr	r3, [pc, #28]	; (80034a4 <FLASH_WaitForLastOperation+0x88>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003490:	f000 f80a 	bl	80034a8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e000      	b.n	800349a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	40022000 	.word	0x40022000

080034a8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80034b2:	4b23      	ldr	r3, [pc, #140]	; (8003540 <FLASH_SetErrorCode+0x98>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	f003 0310 	and.w	r3, r3, #16
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d009      	beq.n	80034d2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80034be:	4b21      	ldr	r3, [pc, #132]	; (8003544 <FLASH_SetErrorCode+0x9c>)
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f043 0302 	orr.w	r3, r3, #2
 80034c6:	4a1f      	ldr	r2, [pc, #124]	; (8003544 <FLASH_SetErrorCode+0x9c>)
 80034c8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f043 0310 	orr.w	r3, r3, #16
 80034d0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80034d2:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <FLASH_SetErrorCode+0x98>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	f003 0304 	and.w	r3, r3, #4
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80034de:	4b19      	ldr	r3, [pc, #100]	; (8003544 <FLASH_SetErrorCode+0x9c>)
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	4a17      	ldr	r2, [pc, #92]	; (8003544 <FLASH_SetErrorCode+0x9c>)
 80034e8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f043 0304 	orr.w	r3, r3, #4
 80034f0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80034f2:	4b13      	ldr	r3, [pc, #76]	; (8003540 <FLASH_SetErrorCode+0x98>)
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80034fe:	4b11      	ldr	r3, [pc, #68]	; (8003544 <FLASH_SetErrorCode+0x9c>)
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	f043 0304 	orr.w	r3, r3, #4
 8003506:	4a0f      	ldr	r2, [pc, #60]	; (8003544 <FLASH_SetErrorCode+0x9c>)
 8003508:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800350a:	4b0d      	ldr	r3, [pc, #52]	; (8003540 <FLASH_SetErrorCode+0x98>)
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	4a0c      	ldr	r2, [pc, #48]	; (8003540 <FLASH_SetErrorCode+0x98>)
 8003510:	f023 0301 	bic.w	r3, r3, #1
 8003514:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	f240 1201 	movw	r2, #257	; 0x101
 800351c:	4293      	cmp	r3, r2
 800351e:	d106      	bne.n	800352e <FLASH_SetErrorCode+0x86>
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <FLASH_SetErrorCode+0x98>)
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	4a06      	ldr	r2, [pc, #24]	; (8003540 <FLASH_SetErrorCode+0x98>)
 8003526:	f023 0301 	bic.w	r3, r3, #1
 800352a:	61d3      	str	r3, [r2, #28]
}  
 800352c:	e002      	b.n	8003534 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800352e:	4a04      	ldr	r2, [pc, #16]	; (8003540 <FLASH_SetErrorCode+0x98>)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	60d3      	str	r3, [r2, #12]
}  
 8003534:	bf00      	nop
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	bc80      	pop	{r7}
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	40022000 	.word	0x40022000
 8003544:	20001388 	.word	0x20001388

08003548 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003556:	2300      	movs	r3, #0
 8003558:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800355a:	4b2f      	ldr	r3, [pc, #188]	; (8003618 <HAL_FLASHEx_Erase+0xd0>)
 800355c:	7e1b      	ldrb	r3, [r3, #24]
 800355e:	2b01      	cmp	r3, #1
 8003560:	d101      	bne.n	8003566 <HAL_FLASHEx_Erase+0x1e>
 8003562:	2302      	movs	r3, #2
 8003564:	e053      	b.n	800360e <HAL_FLASHEx_Erase+0xc6>
 8003566:	4b2c      	ldr	r3, [pc, #176]	; (8003618 <HAL_FLASHEx_Erase+0xd0>)
 8003568:	2201      	movs	r2, #1
 800356a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b02      	cmp	r3, #2
 8003572:	d116      	bne.n	80035a2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003574:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003578:	f7ff ff50 	bl	800341c <FLASH_WaitForLastOperation>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d141      	bne.n	8003606 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003582:	2001      	movs	r0, #1
 8003584:	f000 f84c 	bl	8003620 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003588:	f24c 3050 	movw	r0, #50000	; 0xc350
 800358c:	f7ff ff46 	bl	800341c <FLASH_WaitForLastOperation>
 8003590:	4603      	mov	r3, r0
 8003592:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003594:	4b21      	ldr	r3, [pc, #132]	; (800361c <HAL_FLASHEx_Erase+0xd4>)
 8003596:	691b      	ldr	r3, [r3, #16]
 8003598:	4a20      	ldr	r2, [pc, #128]	; (800361c <HAL_FLASHEx_Erase+0xd4>)
 800359a:	f023 0304 	bic.w	r3, r3, #4
 800359e:	6113      	str	r3, [r2, #16]
 80035a0:	e031      	b.n	8003606 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80035a2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80035a6:	f7ff ff39 	bl	800341c <FLASH_WaitForLastOperation>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d12a      	bne.n	8003606 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	f04f 32ff 	mov.w	r2, #4294967295
 80035b6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	e019      	b.n	80035f4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80035c0:	68b8      	ldr	r0, [r7, #8]
 80035c2:	f000 f849 	bl	8003658 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80035c6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80035ca:	f7ff ff27 	bl	800341c <FLASH_WaitForLastOperation>
 80035ce:	4603      	mov	r3, r0
 80035d0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80035d2:	4b12      	ldr	r3, [pc, #72]	; (800361c <HAL_FLASHEx_Erase+0xd4>)
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	4a11      	ldr	r2, [pc, #68]	; (800361c <HAL_FLASHEx_Erase+0xd4>)
 80035d8:	f023 0302 	bic.w	r3, r3, #2
 80035dc:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d003      	beq.n	80035ec <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	68ba      	ldr	r2, [r7, #8]
 80035e8:	601a      	str	r2, [r3, #0]
            break;
 80035ea:	e00c      	b.n	8003606 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035f2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	029a      	lsls	r2, r3, #10
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	429a      	cmp	r2, r3
 8003604:	d3dc      	bcc.n	80035c0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003606:	4b04      	ldr	r3, [pc, #16]	; (8003618 <HAL_FLASHEx_Erase+0xd0>)
 8003608:	2200      	movs	r2, #0
 800360a:	761a      	strb	r2, [r3, #24]

  return status;
 800360c:	7bfb      	ldrb	r3, [r7, #15]
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	20001388 	.word	0x20001388
 800361c:	40022000 	.word	0x40022000

08003620 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003628:	4b09      	ldr	r3, [pc, #36]	; (8003650 <FLASH_MassErase+0x30>)
 800362a:	2200      	movs	r2, #0
 800362c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800362e:	4b09      	ldr	r3, [pc, #36]	; (8003654 <FLASH_MassErase+0x34>)
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	4a08      	ldr	r2, [pc, #32]	; (8003654 <FLASH_MassErase+0x34>)
 8003634:	f043 0304 	orr.w	r3, r3, #4
 8003638:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <FLASH_MassErase+0x34>)
 800363c:	691b      	ldr	r3, [r3, #16]
 800363e:	4a05      	ldr	r2, [pc, #20]	; (8003654 <FLASH_MassErase+0x34>)
 8003640:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003644:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	20001388 	.word	0x20001388
 8003654:	40022000 	.word	0x40022000

08003658 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <FLASH_PageErase+0x38>)
 8003662:	2200      	movs	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003666:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <FLASH_PageErase+0x3c>)
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	4a0a      	ldr	r2, [pc, #40]	; (8003694 <FLASH_PageErase+0x3c>)
 800366c:	f043 0302 	orr.w	r3, r3, #2
 8003670:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003672:	4a08      	ldr	r2, [pc, #32]	; (8003694 <FLASH_PageErase+0x3c>)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003678:	4b06      	ldr	r3, [pc, #24]	; (8003694 <FLASH_PageErase+0x3c>)
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	4a05      	ldr	r2, [pc, #20]	; (8003694 <FLASH_PageErase+0x3c>)
 800367e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003682:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	bc80      	pop	{r7}
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	20001388 	.word	0x20001388
 8003694:	40022000 	.word	0x40022000

08003698 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003698:	b480      	push	{r7}
 800369a:	b08b      	sub	sp, #44	; 0x2c
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036a2:	2300      	movs	r3, #0
 80036a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80036a6:	2300      	movs	r3, #0
 80036a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036aa:	e127      	b.n	80038fc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80036ac:	2201      	movs	r2, #1
 80036ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b0:	fa02 f303 	lsl.w	r3, r2, r3
 80036b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	f040 8116 	bne.w	80038f6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b12      	cmp	r3, #18
 80036d0:	d034      	beq.n	800373c <HAL_GPIO_Init+0xa4>
 80036d2:	2b12      	cmp	r3, #18
 80036d4:	d80d      	bhi.n	80036f2 <HAL_GPIO_Init+0x5a>
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d02b      	beq.n	8003732 <HAL_GPIO_Init+0x9a>
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d804      	bhi.n	80036e8 <HAL_GPIO_Init+0x50>
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d031      	beq.n	8003746 <HAL_GPIO_Init+0xae>
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d01c      	beq.n	8003720 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036e6:	e048      	b.n	800377a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80036e8:	2b03      	cmp	r3, #3
 80036ea:	d043      	beq.n	8003774 <HAL_GPIO_Init+0xdc>
 80036ec:	2b11      	cmp	r3, #17
 80036ee:	d01b      	beq.n	8003728 <HAL_GPIO_Init+0x90>
          break;
 80036f0:	e043      	b.n	800377a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80036f2:	4a89      	ldr	r2, [pc, #548]	; (8003918 <HAL_GPIO_Init+0x280>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d026      	beq.n	8003746 <HAL_GPIO_Init+0xae>
 80036f8:	4a87      	ldr	r2, [pc, #540]	; (8003918 <HAL_GPIO_Init+0x280>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d806      	bhi.n	800370c <HAL_GPIO_Init+0x74>
 80036fe:	4a87      	ldr	r2, [pc, #540]	; (800391c <HAL_GPIO_Init+0x284>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d020      	beq.n	8003746 <HAL_GPIO_Init+0xae>
 8003704:	4a86      	ldr	r2, [pc, #536]	; (8003920 <HAL_GPIO_Init+0x288>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d01d      	beq.n	8003746 <HAL_GPIO_Init+0xae>
          break;
 800370a:	e036      	b.n	800377a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800370c:	4a85      	ldr	r2, [pc, #532]	; (8003924 <HAL_GPIO_Init+0x28c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d019      	beq.n	8003746 <HAL_GPIO_Init+0xae>
 8003712:	4a85      	ldr	r2, [pc, #532]	; (8003928 <HAL_GPIO_Init+0x290>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d016      	beq.n	8003746 <HAL_GPIO_Init+0xae>
 8003718:	4a84      	ldr	r2, [pc, #528]	; (800392c <HAL_GPIO_Init+0x294>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d013      	beq.n	8003746 <HAL_GPIO_Init+0xae>
          break;
 800371e:	e02c      	b.n	800377a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	623b      	str	r3, [r7, #32]
          break;
 8003726:	e028      	b.n	800377a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	3304      	adds	r3, #4
 800372e:	623b      	str	r3, [r7, #32]
          break;
 8003730:	e023      	b.n	800377a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	3308      	adds	r3, #8
 8003738:	623b      	str	r3, [r7, #32]
          break;
 800373a:	e01e      	b.n	800377a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	330c      	adds	r3, #12
 8003742:	623b      	str	r3, [r7, #32]
          break;
 8003744:	e019      	b.n	800377a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d102      	bne.n	8003754 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800374e:	2304      	movs	r3, #4
 8003750:	623b      	str	r3, [r7, #32]
          break;
 8003752:	e012      	b.n	800377a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	2b01      	cmp	r3, #1
 800375a:	d105      	bne.n	8003768 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800375c:	2308      	movs	r3, #8
 800375e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69fa      	ldr	r2, [r7, #28]
 8003764:	611a      	str	r2, [r3, #16]
          break;
 8003766:	e008      	b.n	800377a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003768:	2308      	movs	r3, #8
 800376a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	69fa      	ldr	r2, [r7, #28]
 8003770:	615a      	str	r2, [r3, #20]
          break;
 8003772:	e002      	b.n	800377a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003774:	2300      	movs	r3, #0
 8003776:	623b      	str	r3, [r7, #32]
          break;
 8003778:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	2bff      	cmp	r3, #255	; 0xff
 800377e:	d801      	bhi.n	8003784 <HAL_GPIO_Init+0xec>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	e001      	b.n	8003788 <HAL_GPIO_Init+0xf0>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3304      	adds	r3, #4
 8003788:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	2bff      	cmp	r3, #255	; 0xff
 800378e:	d802      	bhi.n	8003796 <HAL_GPIO_Init+0xfe>
 8003790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	e002      	b.n	800379c <HAL_GPIO_Init+0x104>
 8003796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003798:	3b08      	subs	r3, #8
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	210f      	movs	r1, #15
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	fa01 f303 	lsl.w	r3, r1, r3
 80037aa:	43db      	mvns	r3, r3
 80037ac:	401a      	ands	r2, r3
 80037ae:	6a39      	ldr	r1, [r7, #32]
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	fa01 f303 	lsl.w	r3, r1, r3
 80037b6:	431a      	orrs	r2, r3
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 8096 	beq.w	80038f6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80037ca:	4b59      	ldr	r3, [pc, #356]	; (8003930 <HAL_GPIO_Init+0x298>)
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	4a58      	ldr	r2, [pc, #352]	; (8003930 <HAL_GPIO_Init+0x298>)
 80037d0:	f043 0301 	orr.w	r3, r3, #1
 80037d4:	6193      	str	r3, [r2, #24]
 80037d6:	4b56      	ldr	r3, [pc, #344]	; (8003930 <HAL_GPIO_Init+0x298>)
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	60bb      	str	r3, [r7, #8]
 80037e0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80037e2:	4a54      	ldr	r2, [pc, #336]	; (8003934 <HAL_GPIO_Init+0x29c>)
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	089b      	lsrs	r3, r3, #2
 80037e8:	3302      	adds	r3, #2
 80037ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ee:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80037f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f2:	f003 0303 	and.w	r3, r3, #3
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	220f      	movs	r2, #15
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43db      	mvns	r3, r3
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4013      	ands	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a4b      	ldr	r2, [pc, #300]	; (8003938 <HAL_GPIO_Init+0x2a0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d013      	beq.n	8003836 <HAL_GPIO_Init+0x19e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a4a      	ldr	r2, [pc, #296]	; (800393c <HAL_GPIO_Init+0x2a4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d00d      	beq.n	8003832 <HAL_GPIO_Init+0x19a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a49      	ldr	r2, [pc, #292]	; (8003940 <HAL_GPIO_Init+0x2a8>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d007      	beq.n	800382e <HAL_GPIO_Init+0x196>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a48      	ldr	r2, [pc, #288]	; (8003944 <HAL_GPIO_Init+0x2ac>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d101      	bne.n	800382a <HAL_GPIO_Init+0x192>
 8003826:	2303      	movs	r3, #3
 8003828:	e006      	b.n	8003838 <HAL_GPIO_Init+0x1a0>
 800382a:	2304      	movs	r3, #4
 800382c:	e004      	b.n	8003838 <HAL_GPIO_Init+0x1a0>
 800382e:	2302      	movs	r3, #2
 8003830:	e002      	b.n	8003838 <HAL_GPIO_Init+0x1a0>
 8003832:	2301      	movs	r3, #1
 8003834:	e000      	b.n	8003838 <HAL_GPIO_Init+0x1a0>
 8003836:	2300      	movs	r3, #0
 8003838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800383a:	f002 0203 	and.w	r2, r2, #3
 800383e:	0092      	lsls	r2, r2, #2
 8003840:	4093      	lsls	r3, r2
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	4313      	orrs	r3, r2
 8003846:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003848:	493a      	ldr	r1, [pc, #232]	; (8003934 <HAL_GPIO_Init+0x29c>)
 800384a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384c:	089b      	lsrs	r3, r3, #2
 800384e:	3302      	adds	r3, #2
 8003850:	68fa      	ldr	r2, [r7, #12]
 8003852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d006      	beq.n	8003870 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003862:	4b39      	ldr	r3, [pc, #228]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	4938      	ldr	r1, [pc, #224]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	4313      	orrs	r3, r2
 800386c:	600b      	str	r3, [r1, #0]
 800386e:	e006      	b.n	800387e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003870:	4b35      	ldr	r3, [pc, #212]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	43db      	mvns	r3, r3
 8003878:	4933      	ldr	r1, [pc, #204]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 800387a:	4013      	ands	r3, r2
 800387c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d006      	beq.n	8003898 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800388a:	4b2f      	ldr	r3, [pc, #188]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	492e      	ldr	r1, [pc, #184]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	4313      	orrs	r3, r2
 8003894:	604b      	str	r3, [r1, #4]
 8003896:	e006      	b.n	80038a6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003898:	4b2b      	ldr	r3, [pc, #172]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	43db      	mvns	r3, r3
 80038a0:	4929      	ldr	r1, [pc, #164]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038a2:	4013      	ands	r3, r2
 80038a4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d006      	beq.n	80038c0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80038b2:	4b25      	ldr	r3, [pc, #148]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038b4:	689a      	ldr	r2, [r3, #8]
 80038b6:	4924      	ldr	r1, [pc, #144]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	608b      	str	r3, [r1, #8]
 80038be:	e006      	b.n	80038ce <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80038c0:	4b21      	ldr	r3, [pc, #132]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	43db      	mvns	r3, r3
 80038c8:	491f      	ldr	r1, [pc, #124]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038ca:	4013      	ands	r3, r2
 80038cc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d006      	beq.n	80038e8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80038da:	4b1b      	ldr	r3, [pc, #108]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038dc:	68da      	ldr	r2, [r3, #12]
 80038de:	491a      	ldr	r1, [pc, #104]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60cb      	str	r3, [r1, #12]
 80038e6:	e006      	b.n	80038f6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80038e8:	4b17      	ldr	r3, [pc, #92]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038ea:	68da      	ldr	r2, [r3, #12]
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	43db      	mvns	r3, r3
 80038f0:	4915      	ldr	r1, [pc, #84]	; (8003948 <HAL_GPIO_Init+0x2b0>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80038f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f8:	3301      	adds	r3, #1
 80038fa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	fa22 f303 	lsr.w	r3, r2, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	f47f aed0 	bne.w	80036ac <HAL_GPIO_Init+0x14>
  }
}
 800390c:	bf00      	nop
 800390e:	372c      	adds	r7, #44	; 0x2c
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	10210000 	.word	0x10210000
 800391c:	10110000 	.word	0x10110000
 8003920:	10120000 	.word	0x10120000
 8003924:	10310000 	.word	0x10310000
 8003928:	10320000 	.word	0x10320000
 800392c:	10220000 	.word	0x10220000
 8003930:	40021000 	.word	0x40021000
 8003934:	40010000 	.word	0x40010000
 8003938:	40010800 	.word	0x40010800
 800393c:	40010c00 	.word	0x40010c00
 8003940:	40011000 	.word	0x40011000
 8003944:	40011400 	.word	0x40011400
 8003948:	40010400 	.word	0x40010400

0800394c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	460b      	mov	r3, r1
 8003956:	807b      	strh	r3, [r7, #2]
 8003958:	4613      	mov	r3, r2
 800395a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800395c:	787b      	ldrb	r3, [r7, #1]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d003      	beq.n	800396a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003962:	887a      	ldrh	r2, [r7, #2]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003968:	e003      	b.n	8003972 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800396a:	887b      	ldrh	r3, [r7, #2]
 800396c:	041a      	lsls	r2, r3, #16
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	611a      	str	r2, [r3, #16]
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr

0800397c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e26c      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8087 	beq.w	8003aaa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800399c:	4b92      	ldr	r3, [pc, #584]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 030c 	and.w	r3, r3, #12
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	d00c      	beq.n	80039c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039a8:	4b8f      	ldr	r3, [pc, #572]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d112      	bne.n	80039da <HAL_RCC_OscConfig+0x5e>
 80039b4:	4b8c      	ldr	r3, [pc, #560]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039c0:	d10b      	bne.n	80039da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c2:	4b89      	ldr	r3, [pc, #548]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d06c      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x12c>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d168      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e246      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e2:	d106      	bne.n	80039f2 <HAL_RCC_OscConfig+0x76>
 80039e4:	4b80      	ldr	r3, [pc, #512]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a7f      	ldr	r2, [pc, #508]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	e02e      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x98>
 80039fa:	4b7b      	ldr	r3, [pc, #492]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a7a      	ldr	r2, [pc, #488]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a04:	6013      	str	r3, [r2, #0]
 8003a06:	4b78      	ldr	r3, [pc, #480]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a77      	ldr	r2, [pc, #476]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0xbc>
 8003a1e:	4b72      	ldr	r3, [pc, #456]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a71      	ldr	r2, [pc, #452]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b6f      	ldr	r3, [pc, #444]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a6e      	ldr	r2, [pc, #440]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 8003a38:	4b6b      	ldr	r3, [pc, #428]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a6a      	ldr	r2, [pc, #424]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b68      	ldr	r3, [pc, #416]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a67      	ldr	r2, [pc, #412]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7ff fa64 	bl	8002f24 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a60:	f7ff fa60 	bl	8002f24 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e1fa      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b5d      	ldr	r3, [pc, #372]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xe4>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7ff fa50 	bl	8002f24 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a88:	f7ff fa4c 	bl	8002f24 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e1e6      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9a:	4b53      	ldr	r3, [pc, #332]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x10c>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d063      	beq.n	8003b7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ab6:	4b4c      	ldr	r3, [pc, #304]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00b      	beq.n	8003ada <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ac2:	4b49      	ldr	r3, [pc, #292]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d11c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x18c>
 8003ace:	4b46      	ldr	r3, [pc, #280]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d116      	bne.n	8003b08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	4b43      	ldr	r3, [pc, #268]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_RCC_OscConfig+0x176>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d001      	beq.n	8003af2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e1ba      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af2:	4b3d      	ldr	r3, [pc, #244]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4939      	ldr	r1, [pc, #228]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b06:	e03a      	b.n	8003b7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b10:	4b36      	ldr	r3, [pc, #216]	; (8003bec <HAL_RCC_OscConfig+0x270>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7ff fa05 	bl	8002f24 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7ff fa01 	bl	8002f24 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e19b      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b30:	4b2d      	ldr	r3, [pc, #180]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b2a      	ldr	r3, [pc, #168]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4927      	ldr	r1, [pc, #156]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	600b      	str	r3, [r1, #0]
 8003b50:	e015      	b.n	8003b7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b26      	ldr	r3, [pc, #152]	; (8003bec <HAL_RCC_OscConfig+0x270>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b58:	f7ff f9e4 	bl	8002f24 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b60:	f7ff f9e0 	bl	8002f24 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e17a      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b72:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d03a      	beq.n	8003c00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d019      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b92:	4b17      	ldr	r3, [pc, #92]	; (8003bf0 <HAL_RCC_OscConfig+0x274>)
 8003b94:	2201      	movs	r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b98:	f7ff f9c4 	bl	8002f24 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ba0:	f7ff f9c0 	bl	8002f24 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e15a      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bbe:	2001      	movs	r0, #1
 8003bc0:	f000 fada 	bl	8004178 <RCC_Delay>
 8003bc4:	e01c      	b.n	8003c00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bc6:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <HAL_RCC_OscConfig+0x274>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bcc:	f7ff f9aa 	bl	8002f24 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd2:	e00f      	b.n	8003bf4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bd4:	f7ff f9a6 	bl	8002f24 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d908      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e140      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
 8003be6:	bf00      	nop
 8003be8:	40021000 	.word	0x40021000
 8003bec:	42420000 	.word	0x42420000
 8003bf0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf4:	4b9e      	ldr	r3, [pc, #632]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1e9      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80a6 	beq.w	8003d5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c12:	4b97      	ldr	r3, [pc, #604]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10d      	bne.n	8003c3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c1e:	4b94      	ldr	r3, [pc, #592]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	4a93      	ldr	r2, [pc, #588]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c28:	61d3      	str	r3, [r2, #28]
 8003c2a:	4b91      	ldr	r3, [pc, #580]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c32:	60bb      	str	r3, [r7, #8]
 8003c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c36:	2301      	movs	r3, #1
 8003c38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3a:	4b8e      	ldr	r3, [pc, #568]	; (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d118      	bne.n	8003c78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c46:	4b8b      	ldr	r3, [pc, #556]	; (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a8a      	ldr	r2, [pc, #552]	; (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c52:	f7ff f967 	bl	8002f24 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5a:	f7ff f963 	bl	8002f24 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b64      	cmp	r3, #100	; 0x64
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e0fd      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6c:	4b81      	ldr	r3, [pc, #516]	; (8003e74 <HAL_RCC_OscConfig+0x4f8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0f0      	beq.n	8003c5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d106      	bne.n	8003c8e <HAL_RCC_OscConfig+0x312>
 8003c80:	4b7b      	ldr	r3, [pc, #492]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	4a7a      	ldr	r2, [pc, #488]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c86:	f043 0301 	orr.w	r3, r3, #1
 8003c8a:	6213      	str	r3, [r2, #32]
 8003c8c:	e02d      	b.n	8003cea <HAL_RCC_OscConfig+0x36e>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x334>
 8003c96:	4b76      	ldr	r3, [pc, #472]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	4a75      	ldr	r2, [pc, #468]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	6213      	str	r3, [r2, #32]
 8003ca2:	4b73      	ldr	r3, [pc, #460]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	4a72      	ldr	r2, [pc, #456]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003ca8:	f023 0304 	bic.w	r3, r3, #4
 8003cac:	6213      	str	r3, [r2, #32]
 8003cae:	e01c      	b.n	8003cea <HAL_RCC_OscConfig+0x36e>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b05      	cmp	r3, #5
 8003cb6:	d10c      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x356>
 8003cb8:	4b6d      	ldr	r3, [pc, #436]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	4a6c      	ldr	r2, [pc, #432]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003cbe:	f043 0304 	orr.w	r3, r3, #4
 8003cc2:	6213      	str	r3, [r2, #32]
 8003cc4:	4b6a      	ldr	r3, [pc, #424]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	4a69      	ldr	r2, [pc, #420]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	6213      	str	r3, [r2, #32]
 8003cd0:	e00b      	b.n	8003cea <HAL_RCC_OscConfig+0x36e>
 8003cd2:	4b67      	ldr	r3, [pc, #412]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	4a66      	ldr	r2, [pc, #408]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	6213      	str	r3, [r2, #32]
 8003cde:	4b64      	ldr	r3, [pc, #400]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4a63      	ldr	r2, [pc, #396]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003ce4:	f023 0304 	bic.w	r3, r3, #4
 8003ce8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d015      	beq.n	8003d1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf2:	f7ff f917 	bl	8002f24 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf8:	e00a      	b.n	8003d10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfa:	f7ff f913 	bl	8002f24 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e0ab      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d10:	4b57      	ldr	r3, [pc, #348]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0ee      	beq.n	8003cfa <HAL_RCC_OscConfig+0x37e>
 8003d1c:	e014      	b.n	8003d48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d1e:	f7ff f901 	bl	8002f24 <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d24:	e00a      	b.n	8003d3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d26:	f7ff f8fd 	bl	8002f24 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e095      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d3c:	4b4c      	ldr	r3, [pc, #304]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1ee      	bne.n	8003d26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d48:	7dfb      	ldrb	r3, [r7, #23]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d105      	bne.n	8003d5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d4e:	4b48      	ldr	r3, [pc, #288]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	4a47      	ldr	r2, [pc, #284]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003d54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 8081 	beq.w	8003e66 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d64:	4b42      	ldr	r3, [pc, #264]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 030c 	and.w	r3, r3, #12
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d061      	beq.n	8003e34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d146      	bne.n	8003e06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d78:	4b3f      	ldr	r3, [pc, #252]	; (8003e78 <HAL_RCC_OscConfig+0x4fc>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7e:	f7ff f8d1 	bl	8002f24 <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d86:	f7ff f8cd 	bl	8002f24 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e067      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d98:	4b35      	ldr	r3, [pc, #212]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f0      	bne.n	8003d86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dac:	d108      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003dae:	4b30      	ldr	r3, [pc, #192]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	492d      	ldr	r1, [pc, #180]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dc0:	4b2b      	ldr	r3, [pc, #172]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a19      	ldr	r1, [r3, #32]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	4927      	ldr	r1, [pc, #156]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dd8:	4b27      	ldr	r3, [pc, #156]	; (8003e78 <HAL_RCC_OscConfig+0x4fc>)
 8003dda:	2201      	movs	r2, #1
 8003ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dde:	f7ff f8a1 	bl	8002f24 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de6:	f7ff f89d 	bl	8002f24 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e037      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003df8:	4b1d      	ldr	r3, [pc, #116]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f0      	beq.n	8003de6 <HAL_RCC_OscConfig+0x46a>
 8003e04:	e02f      	b.n	8003e66 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e06:	4b1c      	ldr	r3, [pc, #112]	; (8003e78 <HAL_RCC_OscConfig+0x4fc>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e0c:	f7ff f88a 	bl	8002f24 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e14:	f7ff f886 	bl	8002f24 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e020      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e26:	4b12      	ldr	r3, [pc, #72]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCC_OscConfig+0x498>
 8003e32:	e018      	b.n	8003e66 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	69db      	ldr	r3, [r3, #28]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d101      	bne.n	8003e40 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e013      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e40:	4b0b      	ldr	r3, [pc, #44]	; (8003e70 <HAL_RCC_OscConfig+0x4f4>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d106      	bne.n	8003e62 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d001      	beq.n	8003e66 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3718      	adds	r7, #24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40021000 	.word	0x40021000
 8003e74:	40007000 	.word	0x40007000
 8003e78:	42420060 	.word	0x42420060

08003e7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e0d0      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e90:	4b6a      	ldr	r3, [pc, #424]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0307 	and.w	r3, r3, #7
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d910      	bls.n	8003ec0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e9e:	4b67      	ldr	r3, [pc, #412]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f023 0207 	bic.w	r2, r3, #7
 8003ea6:	4965      	ldr	r1, [pc, #404]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eae:	4b63      	ldr	r3, [pc, #396]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0307 	and.w	r3, r3, #7
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d001      	beq.n	8003ec0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e0b8      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 0302 	and.w	r3, r3, #2
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d020      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0304 	and.w	r3, r3, #4
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d005      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ed8:	4b59      	ldr	r3, [pc, #356]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4a58      	ldr	r2, [pc, #352]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ee2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0308 	and.w	r3, r3, #8
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d005      	beq.n	8003efc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ef0:	4b53      	ldr	r3, [pc, #332]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	4a52      	ldr	r2, [pc, #328]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003efa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003efc:	4b50      	ldr	r3, [pc, #320]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	494d      	ldr	r1, [pc, #308]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d040      	beq.n	8003f9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d107      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f22:	4b47      	ldr	r3, [pc, #284]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d115      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e07f      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d107      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f3a:	4b41      	ldr	r3, [pc, #260]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d109      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e073      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4a:	4b3d      	ldr	r3, [pc, #244]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e06b      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f5a:	4b39      	ldr	r3, [pc, #228]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f023 0203 	bic.w	r2, r3, #3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	4936      	ldr	r1, [pc, #216]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f6c:	f7fe ffda 	bl	8002f24 <HAL_GetTick>
 8003f70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f72:	e00a      	b.n	8003f8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f74:	f7fe ffd6 	bl	8002f24 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e053      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8a:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f003 020c 	and.w	r2, r3, #12
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d1eb      	bne.n	8003f74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f9c:	4b27      	ldr	r3, [pc, #156]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0307 	and.w	r3, r3, #7
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d210      	bcs.n	8003fcc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003faa:	4b24      	ldr	r3, [pc, #144]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f023 0207 	bic.w	r2, r3, #7
 8003fb2:	4922      	ldr	r1, [pc, #136]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fba:	4b20      	ldr	r3, [pc, #128]	; (800403c <HAL_RCC_ClockConfig+0x1c0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0307 	and.w	r3, r3, #7
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d001      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e032      	b.n	8004032 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0304 	and.w	r3, r3, #4
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d008      	beq.n	8003fea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fd8:	4b19      	ldr	r3, [pc, #100]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4916      	ldr	r1, [pc, #88]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0308 	and.w	r3, r3, #8
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d009      	beq.n	800400a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ff6:	4b12      	ldr	r3, [pc, #72]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	490e      	ldr	r1, [pc, #56]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8004006:	4313      	orrs	r3, r2
 8004008:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800400a:	f000 f821 	bl	8004050 <HAL_RCC_GetSysClockFreq>
 800400e:	4601      	mov	r1, r0
 8004010:	4b0b      	ldr	r3, [pc, #44]	; (8004040 <HAL_RCC_ClockConfig+0x1c4>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	091b      	lsrs	r3, r3, #4
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	4a0a      	ldr	r2, [pc, #40]	; (8004044 <HAL_RCC_ClockConfig+0x1c8>)
 800401c:	5cd3      	ldrb	r3, [r2, r3]
 800401e:	fa21 f303 	lsr.w	r3, r1, r3
 8004022:	4a09      	ldr	r2, [pc, #36]	; (8004048 <HAL_RCC_ClockConfig+0x1cc>)
 8004024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004026:	4b09      	ldr	r3, [pc, #36]	; (800404c <HAL_RCC_ClockConfig+0x1d0>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f7fe ff38 	bl	8002ea0 <HAL_InitTick>

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3710      	adds	r7, #16
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	40022000 	.word	0x40022000
 8004040:	40021000 	.word	0x40021000
 8004044:	080099c4 	.word	0x080099c4
 8004048:	2000000c 	.word	0x2000000c
 800404c:	20000010 	.word	0x20000010

08004050 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004050:	b490      	push	{r4, r7}
 8004052:	b08a      	sub	sp, #40	; 0x28
 8004054:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004056:	4b2a      	ldr	r3, [pc, #168]	; (8004100 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004058:	1d3c      	adds	r4, r7, #4
 800405a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800405c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004060:	4b28      	ldr	r3, [pc, #160]	; (8004104 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004062:	881b      	ldrh	r3, [r3, #0]
 8004064:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004066:	2300      	movs	r3, #0
 8004068:	61fb      	str	r3, [r7, #28]
 800406a:	2300      	movs	r3, #0
 800406c:	61bb      	str	r3, [r7, #24]
 800406e:	2300      	movs	r3, #0
 8004070:	627b      	str	r3, [r7, #36]	; 0x24
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004076:	2300      	movs	r3, #0
 8004078:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800407a:	4b23      	ldr	r3, [pc, #140]	; (8004108 <HAL_RCC_GetSysClockFreq+0xb8>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	f003 030c 	and.w	r3, r3, #12
 8004086:	2b04      	cmp	r3, #4
 8004088:	d002      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x40>
 800408a:	2b08      	cmp	r3, #8
 800408c:	d003      	beq.n	8004096 <HAL_RCC_GetSysClockFreq+0x46>
 800408e:	e02d      	b.n	80040ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004090:	4b1e      	ldr	r3, [pc, #120]	; (800410c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004092:	623b      	str	r3, [r7, #32]
      break;
 8004094:	e02d      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	0c9b      	lsrs	r3, r3, #18
 800409a:	f003 030f 	and.w	r3, r3, #15
 800409e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80040a2:	4413      	add	r3, r2
 80040a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80040a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d013      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040b4:	4b14      	ldr	r3, [pc, #80]	; (8004108 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	0c5b      	lsrs	r3, r3, #17
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80040c2:	4413      	add	r3, r2
 80040c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	4a0f      	ldr	r2, [pc, #60]	; (800410c <HAL_RCC_GetSysClockFreq+0xbc>)
 80040ce:	fb02 f203 	mul.w	r2, r2, r3
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d8:	627b      	str	r3, [r7, #36]	; 0x24
 80040da:	e004      	b.n	80040e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	4a0c      	ldr	r2, [pc, #48]	; (8004110 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040e0:	fb02 f303 	mul.w	r3, r2, r3
 80040e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80040e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040e8:	623b      	str	r3, [r7, #32]
      break;
 80040ea:	e002      	b.n	80040f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040ec:	4b07      	ldr	r3, [pc, #28]	; (800410c <HAL_RCC_GetSysClockFreq+0xbc>)
 80040ee:	623b      	str	r3, [r7, #32]
      break;
 80040f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040f2:	6a3b      	ldr	r3, [r7, #32]
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3728      	adds	r7, #40	; 0x28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bc90      	pop	{r4, r7}
 80040fc:	4770      	bx	lr
 80040fe:	bf00      	nop
 8004100:	080099b0 	.word	0x080099b0
 8004104:	080099c0 	.word	0x080099c0
 8004108:	40021000 	.word	0x40021000
 800410c:	007a1200 	.word	0x007a1200
 8004110:	003d0900 	.word	0x003d0900

08004114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004118:	4b02      	ldr	r3, [pc, #8]	; (8004124 <HAL_RCC_GetHCLKFreq+0x10>)
 800411a:	681b      	ldr	r3, [r3, #0]
}
 800411c:	4618      	mov	r0, r3
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr
 8004124:	2000000c 	.word	0x2000000c

08004128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800412c:	f7ff fff2 	bl	8004114 <HAL_RCC_GetHCLKFreq>
 8004130:	4601      	mov	r1, r0
 8004132:	4b05      	ldr	r3, [pc, #20]	; (8004148 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	0a1b      	lsrs	r3, r3, #8
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	4a03      	ldr	r2, [pc, #12]	; (800414c <HAL_RCC_GetPCLK1Freq+0x24>)
 800413e:	5cd3      	ldrb	r3, [r2, r3]
 8004140:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004144:	4618      	mov	r0, r3
 8004146:	bd80      	pop	{r7, pc}
 8004148:	40021000 	.word	0x40021000
 800414c:	080099d4 	.word	0x080099d4

08004150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004154:	f7ff ffde 	bl	8004114 <HAL_RCC_GetHCLKFreq>
 8004158:	4601      	mov	r1, r0
 800415a:	4b05      	ldr	r3, [pc, #20]	; (8004170 <HAL_RCC_GetPCLK2Freq+0x20>)
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	0adb      	lsrs	r3, r3, #11
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	4a03      	ldr	r2, [pc, #12]	; (8004174 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004166:	5cd3      	ldrb	r3, [r2, r3]
 8004168:	fa21 f303 	lsr.w	r3, r1, r3
}
 800416c:	4618      	mov	r0, r3
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40021000 	.word	0x40021000
 8004174:	080099d4 	.word	0x080099d4

08004178 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004180:	4b0a      	ldr	r3, [pc, #40]	; (80041ac <RCC_Delay+0x34>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a0a      	ldr	r2, [pc, #40]	; (80041b0 <RCC_Delay+0x38>)
 8004186:	fba2 2303 	umull	r2, r3, r2, r3
 800418a:	0a5b      	lsrs	r3, r3, #9
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	fb02 f303 	mul.w	r3, r2, r3
 8004192:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004194:	bf00      	nop
  }
  while (Delay --);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	1e5a      	subs	r2, r3, #1
 800419a:	60fa      	str	r2, [r7, #12]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f9      	bne.n	8004194 <RCC_Delay+0x1c>
}
 80041a0:	bf00      	nop
 80041a2:	3714      	adds	r7, #20
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr
 80041aa:	bf00      	nop
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	10624dd3 	.word	0x10624dd3

080041b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e076      	b.n	80042b4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d108      	bne.n	80041e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041d6:	d009      	beq.n	80041ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	61da      	str	r2, [r3, #28]
 80041de:	e005      	b.n	80041ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d106      	bne.n	800420c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f7fe fc80 	bl	8002b0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2202      	movs	r2, #2
 8004210:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004222:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004234:	431a      	orrs	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800423e:	431a      	orrs	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	f003 0302 	and.w	r3, r3, #2
 8004248:	431a      	orrs	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	431a      	orrs	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	69db      	ldr	r3, [r3, #28]
 8004262:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004266:	431a      	orrs	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004270:	ea42 0103 	orr.w	r1, r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004278:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	0c1a      	lsrs	r2, r3, #16
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f002 0204 	and.w	r2, r2, #4
 8004292:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	69da      	ldr	r2, [r3, #28]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b088      	sub	sp, #32
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	603b      	str	r3, [r7, #0]
 80042c8:	4613      	mov	r3, r2
 80042ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042cc:	2300      	movs	r3, #0
 80042ce:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d8:	d112      	bne.n	8004300 <HAL_SPI_Receive+0x44>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10e      	bne.n	8004300 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2204      	movs	r2, #4
 80042e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042ea:	88fa      	ldrh	r2, [r7, #6]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	4613      	mov	r3, r2
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	68b9      	ldr	r1, [r7, #8]
 80042f6:	68f8      	ldr	r0, [r7, #12]
 80042f8:	f000 f8f1 	bl	80044de <HAL_SPI_TransmitReceive>
 80042fc:	4603      	mov	r3, r0
 80042fe:	e0ea      	b.n	80044d6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_SPI_Receive+0x52>
 800430a:	2302      	movs	r3, #2
 800430c:	e0e3      	b.n	80044d6 <HAL_SPI_Receive+0x21a>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004316:	f7fe fe05 	bl	8002f24 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	d002      	beq.n	800432e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004328:	2302      	movs	r3, #2
 800432a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800432c:	e0ca      	b.n	80044c4 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d002      	beq.n	800433a <HAL_SPI_Receive+0x7e>
 8004334:	88fb      	ldrh	r3, [r7, #6]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d102      	bne.n	8004340 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800433e:	e0c1      	b.n	80044c4 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2204      	movs	r2, #4
 8004344:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	88fa      	ldrh	r2, [r7, #6]
 8004358:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	88fa      	ldrh	r2, [r7, #6]
 800435e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004386:	d10f      	bne.n	80043a8 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004396:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80043a6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b2:	2b40      	cmp	r3, #64	; 0x40
 80043b4:	d007      	beq.n	80043c6 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043c4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d162      	bne.n	8004494 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80043ce:	e02e      	b.n	800442e <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d115      	bne.n	800440a <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f103 020c 	add.w	r2, r3, #12
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ea:	7812      	ldrb	r2, [r2, #0]
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f4:	1c5a      	adds	r2, r3, #1
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043fe:	b29b      	uxth	r3, r3
 8004400:	3b01      	subs	r3, #1
 8004402:	b29a      	uxth	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004408:	e011      	b.n	800442e <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800440a:	f7fe fd8b 	bl	8002f24 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	429a      	cmp	r2, r3
 8004418:	d803      	bhi.n	8004422 <HAL_SPI_Receive+0x166>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004420:	d102      	bne.n	8004428 <HAL_SPI_Receive+0x16c>
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d102      	bne.n	800442e <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800442c:	e04a      	b.n	80044c4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004432:	b29b      	uxth	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1cb      	bne.n	80043d0 <HAL_SPI_Receive+0x114>
 8004438:	e031      	b.n	800449e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b01      	cmp	r3, #1
 8004446:	d113      	bne.n	8004470 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	b292      	uxth	r2, r2
 8004454:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445a:	1c9a      	adds	r2, r3, #2
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004464:	b29b      	uxth	r3, r3
 8004466:	3b01      	subs	r3, #1
 8004468:	b29a      	uxth	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800446e:	e011      	b.n	8004494 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004470:	f7fe fd58 	bl	8002f24 <HAL_GetTick>
 8004474:	4602      	mov	r2, r0
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	429a      	cmp	r2, r3
 800447e:	d803      	bhi.n	8004488 <HAL_SPI_Receive+0x1cc>
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004486:	d102      	bne.n	800448e <HAL_SPI_Receive+0x1d2>
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d102      	bne.n	8004494 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004492:	e017      	b.n	80044c4 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1cd      	bne.n	800443a <HAL_SPI_Receive+0x17e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	6839      	ldr	r1, [r7, #0]
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f000 fa46 	bl	8004934 <SPI_EndRxTransaction>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d002      	beq.n	80044b4 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2220      	movs	r2, #32
 80044b2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	75fb      	strb	r3, [r7, #23]
 80044c0:	e000      	b.n	80044c4 <HAL_SPI_Receive+0x208>
  }

error :
 80044c2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80044d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b08c      	sub	sp, #48	; 0x30
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	60f8      	str	r0, [r7, #12]
 80044e6:	60b9      	str	r1, [r7, #8]
 80044e8:	607a      	str	r2, [r7, #4]
 80044ea:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044ec:	2301      	movs	r3, #1
 80044ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80044f0:	2300      	movs	r3, #0
 80044f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <HAL_SPI_TransmitReceive+0x26>
 8004500:	2302      	movs	r3, #2
 8004502:	e18a      	b.n	800481a <HAL_SPI_TransmitReceive+0x33c>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800450c:	f7fe fd0a 	bl	8002f24 <HAL_GetTick>
 8004510:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004518:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004522:	887b      	ldrh	r3, [r7, #2]
 8004524:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004526:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800452a:	2b01      	cmp	r3, #1
 800452c:	d00f      	beq.n	800454e <HAL_SPI_TransmitReceive+0x70>
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004534:	d107      	bne.n	8004546 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d103      	bne.n	8004546 <HAL_SPI_TransmitReceive+0x68>
 800453e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004542:	2b04      	cmp	r3, #4
 8004544:	d003      	beq.n	800454e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004546:	2302      	movs	r3, #2
 8004548:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800454c:	e15b      	b.n	8004806 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d005      	beq.n	8004560 <HAL_SPI_TransmitReceive+0x82>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d002      	beq.n	8004560 <HAL_SPI_TransmitReceive+0x82>
 800455a:	887b      	ldrh	r3, [r7, #2]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d103      	bne.n	8004568 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004566:	e14e      	b.n	8004806 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b04      	cmp	r3, #4
 8004572:	d003      	beq.n	800457c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2205      	movs	r2, #5
 8004578:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	887a      	ldrh	r2, [r7, #2]
 800458c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	887a      	ldrh	r2, [r7, #2]
 8004592:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	887a      	ldrh	r2, [r7, #2]
 800459e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	887a      	ldrh	r2, [r7, #2]
 80045a4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045bc:	2b40      	cmp	r3, #64	; 0x40
 80045be:	d007      	beq.n	80045d0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045d8:	d178      	bne.n	80046cc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <HAL_SPI_TransmitReceive+0x10a>
 80045e2:	8b7b      	ldrh	r3, [r7, #26]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d166      	bne.n	80046b6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ec:	881a      	ldrh	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f8:	1c9a      	adds	r2, r3, #2
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004602:	b29b      	uxth	r3, r3
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800460c:	e053      	b.n	80046b6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f003 0302 	and.w	r3, r3, #2
 8004618:	2b02      	cmp	r3, #2
 800461a:	d11b      	bne.n	8004654 <HAL_SPI_TransmitReceive+0x176>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	d016      	beq.n	8004654 <HAL_SPI_TransmitReceive+0x176>
 8004626:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004628:	2b01      	cmp	r3, #1
 800462a:	d113      	bne.n	8004654 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004630:	881a      	ldrh	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463c:	1c9a      	adds	r2, r3, #2
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d119      	bne.n	8004696 <HAL_SPI_TransmitReceive+0x1b8>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004666:	b29b      	uxth	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	d014      	beq.n	8004696 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68da      	ldr	r2, [r3, #12]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004676:	b292      	uxth	r2, r2
 8004678:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467e:	1c9a      	adds	r2, r3, #2
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004688:	b29b      	uxth	r3, r3
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004692:	2301      	movs	r3, #1
 8004694:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004696:	f7fe fc45 	bl	8002f24 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d807      	bhi.n	80046b6 <HAL_SPI_TransmitReceive+0x1d8>
 80046a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ac:	d003      	beq.n	80046b6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046b4:	e0a7      	b.n	8004806 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1a6      	bne.n	800460e <HAL_SPI_TransmitReceive+0x130>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d1a1      	bne.n	800460e <HAL_SPI_TransmitReceive+0x130>
 80046ca:	e07c      	b.n	80047c6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d002      	beq.n	80046da <HAL_SPI_TransmitReceive+0x1fc>
 80046d4:	8b7b      	ldrh	r3, [r7, #26]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d16b      	bne.n	80047b2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	330c      	adds	r3, #12
 80046e4:	7812      	ldrb	r2, [r2, #0]
 80046e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ec:	1c5a      	adds	r2, r3, #1
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	3b01      	subs	r3, #1
 80046fa:	b29a      	uxth	r2, r3
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004700:	e057      	b.n	80047b2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b02      	cmp	r3, #2
 800470e:	d11c      	bne.n	800474a <HAL_SPI_TransmitReceive+0x26c>
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004714:	b29b      	uxth	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d017      	beq.n	800474a <HAL_SPI_TransmitReceive+0x26c>
 800471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471c:	2b01      	cmp	r3, #1
 800471e:	d114      	bne.n	800474a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	330c      	adds	r3, #12
 800472a:	7812      	ldrb	r2, [r2, #0]
 800472c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	2b01      	cmp	r3, #1
 8004756:	d119      	bne.n	800478c <HAL_SPI_TransmitReceive+0x2ae>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475c:	b29b      	uxth	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d014      	beq.n	800478c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476c:	b2d2      	uxtb	r2, r2
 800476e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004774:	1c5a      	adds	r2, r3, #1
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800477e:	b29b      	uxth	r3, r3
 8004780:	3b01      	subs	r3, #1
 8004782:	b29a      	uxth	r2, r3
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004788:	2301      	movs	r3, #1
 800478a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800478c:	f7fe fbca 	bl	8002f24 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004798:	429a      	cmp	r2, r3
 800479a:	d803      	bhi.n	80047a4 <HAL_SPI_TransmitReceive+0x2c6>
 800479c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800479e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a2:	d102      	bne.n	80047aa <HAL_SPI_TransmitReceive+0x2cc>
 80047a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d103      	bne.n	80047b2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80047b0:	e029      	b.n	8004806 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1a2      	bne.n	8004702 <HAL_SPI_TransmitReceive+0x224>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d19d      	bne.n	8004702 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047ca:	68f8      	ldr	r0, [r7, #12]
 80047cc:	f000 f904 	bl	80049d8 <SPI_EndRxTxTransaction>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d006      	beq.n	80047e4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2220      	movs	r2, #32
 80047e0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80047e2:	e010      	b.n	8004806 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10b      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047ec:	2300      	movs	r3, #0
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	617b      	str	r3, [r7, #20]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	e000      	b.n	8004806 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004804:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004816:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800481a:	4618      	mov	r0, r3
 800481c:	3730      	adds	r7, #48	; 0x30
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	603b      	str	r3, [r7, #0]
 8004830:	4613      	mov	r3, r2
 8004832:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004834:	f7fe fb76 	bl	8002f24 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	4413      	add	r3, r2
 8004842:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004844:	f7fe fb6e 	bl	8002f24 <HAL_GetTick>
 8004848:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800484a:	4b39      	ldr	r3, [pc, #228]	; (8004930 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	015b      	lsls	r3, r3, #5
 8004850:	0d1b      	lsrs	r3, r3, #20
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	fb02 f303 	mul.w	r3, r2, r3
 8004858:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800485a:	e054      	b.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d050      	beq.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004864:	f7fe fb5e 	bl	8002f24 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	429a      	cmp	r2, r3
 8004872:	d902      	bls.n	800487a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d13d      	bne.n	80048f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004888:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004892:	d111      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800489c:	d004      	beq.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a6:	d107      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048c0:	d10f      	bne.n	80048e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e017      	b.n	8004926 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	3b01      	subs	r3, #1
 8004904:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4013      	ands	r3, r2
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	429a      	cmp	r2, r3
 8004914:	bf0c      	ite	eq
 8004916:	2301      	moveq	r3, #1
 8004918:	2300      	movne	r3, #0
 800491a:	b2db      	uxtb	r3, r3
 800491c:	461a      	mov	r2, r3
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	429a      	cmp	r2, r3
 8004922:	d19b      	bne.n	800485c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3720      	adds	r7, #32
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	2000000c 	.word	0x2000000c

08004934 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004948:	d111      	bne.n	800496e <SPI_EndRxTransaction+0x3a>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004952:	d004      	beq.n	800495e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800495c:	d107      	bne.n	800496e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800496c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004976:	d117      	bne.n	80049a8 <SPI_EndRxTransaction+0x74>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004980:	d112      	bne.n	80049a8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	2200      	movs	r2, #0
 800498a:	2101      	movs	r1, #1
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f7ff ff49 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d01a      	beq.n	80049ce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499c:	f043 0220 	orr.w	r2, r3, #32
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e013      	b.n	80049d0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2200      	movs	r2, #0
 80049b0:	2180      	movs	r1, #128	; 0x80
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f7ff ff36 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d007      	beq.n	80049ce <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c2:	f043 0220 	orr.w	r2, r3, #32
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e000      	b.n	80049d0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af02      	add	r7, sp, #8
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2200      	movs	r2, #0
 80049ec:	2180      	movs	r1, #128	; 0x80
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f7ff ff18 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d007      	beq.n	8004a0a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fe:	f043 0220 	orr.w	r2, r3, #32
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e000      	b.n	8004a0c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e041      	b.n	8004aaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d106      	bne.n	8004a40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f7fe f8ce 	bl	8002bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2202      	movs	r2, #2
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3304      	adds	r3, #4
 8004a50:	4619      	mov	r1, r3
 8004a52:	4610      	mov	r0, r2
 8004a54:	f000 fc14 	bl	8005280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
	...

08004ab4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d001      	beq.n	8004acc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e03a      	b.n	8004b42 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68da      	ldr	r2, [r3, #12]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f042 0201 	orr.w	r2, r2, #1
 8004ae2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a18      	ldr	r2, [pc, #96]	; (8004b4c <HAL_TIM_Base_Start_IT+0x98>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d00e      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x58>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004af6:	d009      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x58>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a14      	ldr	r2, [pc, #80]	; (8004b50 <HAL_TIM_Base_Start_IT+0x9c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d004      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0x58>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a13      	ldr	r2, [pc, #76]	; (8004b54 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d111      	bne.n	8004b30 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2b06      	cmp	r3, #6
 8004b1c:	d010      	beq.n	8004b40 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0201 	orr.w	r2, r2, #1
 8004b2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2e:	e007      	b.n	8004b40 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 0201 	orr.w	r2, r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3714      	adds	r7, #20
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bc80      	pop	{r7}
 8004b4a:	4770      	bx	lr
 8004b4c:	40012c00 	.word	0x40012c00
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800

08004b58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b082      	sub	sp, #8
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e041      	b.n	8004bee <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d106      	bne.n	8004b84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7fe f80e 	bl	8002ba0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2202      	movs	r2, #2
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	3304      	adds	r3, #4
 8004b94:	4619      	mov	r1, r3
 8004b96:	4610      	mov	r0, r2
 8004b98:	f000 fb72 	bl	8005280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2201      	movs	r2, #1
 8004be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
	...

08004bf8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d109      	bne.n	8004c1c <HAL_TIM_PWM_Start+0x24>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	bf14      	ite	ne
 8004c14:	2301      	movne	r3, #1
 8004c16:	2300      	moveq	r3, #0
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	e022      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d109      	bne.n	8004c36 <HAL_TIM_PWM_Start+0x3e>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	bf14      	ite	ne
 8004c2e:	2301      	movne	r3, #1
 8004c30:	2300      	moveq	r3, #0
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	e015      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b08      	cmp	r3, #8
 8004c3a:	d109      	bne.n	8004c50 <HAL_TIM_PWM_Start+0x58>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	bf14      	ite	ne
 8004c48:	2301      	movne	r3, #1
 8004c4a:	2300      	moveq	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	e008      	b.n	8004c62 <HAL_TIM_PWM_Start+0x6a>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e05e      	b.n	8004d28 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_PWM_Start+0x82>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c78:	e013      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Start+0x92>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c88:	e00b      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_PWM_Start+0xa2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c98:	e003      	b.n	8004ca2 <HAL_TIM_PWM_Start+0xaa>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	6839      	ldr	r1, [r7, #0]
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fd68 	bl	8005780 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a1e      	ldr	r2, [pc, #120]	; (8004d30 <HAL_TIM_PWM_Start+0x138>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d107      	bne.n	8004cca <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cc8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a18      	ldr	r2, [pc, #96]	; (8004d30 <HAL_TIM_PWM_Start+0x138>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d00e      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xfa>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cdc:	d009      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xfa>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a14      	ldr	r2, [pc, #80]	; (8004d34 <HAL_TIM_PWM_Start+0x13c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d004      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xfa>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a12      	ldr	r2, [pc, #72]	; (8004d38 <HAL_TIM_PWM_Start+0x140>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d111      	bne.n	8004d16 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f003 0307 	and.w	r3, r3, #7
 8004cfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2b06      	cmp	r3, #6
 8004d02:	d010      	beq.n	8004d26 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0201 	orr.w	r2, r2, #1
 8004d12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d14:	e007      	b.n	8004d26 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0201 	orr.w	r2, r2, #1
 8004d24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d26:	2300      	movs	r3, #0
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3710      	adds	r7, #16
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	40012c00 	.word	0x40012c00
 8004d34:	40000400 	.word	0x40000400
 8004d38:	40000800 	.word	0x40000800

08004d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d122      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	f003 0302 	and.w	r3, r3, #2
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d11b      	bne.n	8004d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f06f 0202 	mvn.w	r2, #2
 8004d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	f003 0303 	and.w	r3, r3, #3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 fa62 	bl	8005248 <HAL_TIM_IC_CaptureCallback>
 8004d84:	e005      	b.n	8004d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 fa55 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f000 fa64 	bl	800525a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	f003 0304 	and.w	r3, r3, #4
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	d122      	bne.n	8004dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	d11b      	bne.n	8004dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f06f 0204 	mvn.w	r2, #4
 8004dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fa38 	bl	8005248 <HAL_TIM_IC_CaptureCallback>
 8004dd8:	e005      	b.n	8004de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fa2b 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	f000 fa3a 	bl	800525a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	691b      	ldr	r3, [r3, #16]
 8004df2:	f003 0308 	and.w	r3, r3, #8
 8004df6:	2b08      	cmp	r3, #8
 8004df8:	d122      	bne.n	8004e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	f003 0308 	and.w	r3, r3, #8
 8004e04:	2b08      	cmp	r3, #8
 8004e06:	d11b      	bne.n	8004e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f06f 0208 	mvn.w	r2, #8
 8004e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2204      	movs	r2, #4
 8004e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	f003 0303 	and.w	r3, r3, #3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d003      	beq.n	8004e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 fa0e 	bl	8005248 <HAL_TIM_IC_CaptureCallback>
 8004e2c:	e005      	b.n	8004e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fa01 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 fa10 	bl	800525a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	f003 0310 	and.w	r3, r3, #16
 8004e4a:	2b10      	cmp	r3, #16
 8004e4c:	d122      	bne.n	8004e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	2b10      	cmp	r3, #16
 8004e5a:	d11b      	bne.n	8004e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f06f 0210 	mvn.w	r2, #16
 8004e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2208      	movs	r2, #8
 8004e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d003      	beq.n	8004e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f000 f9e4 	bl	8005248 <HAL_TIM_IC_CaptureCallback>
 8004e80:	e005      	b.n	8004e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f9d7 	bl	8005236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f9e6 	bl	800525a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d10e      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d107      	bne.n	8004ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f06f 0201 	mvn.w	r2, #1
 8004eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7fd f898 	bl	8001ff0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eca:	2b80      	cmp	r3, #128	; 0x80
 8004ecc:	d10e      	bne.n	8004eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed8:	2b80      	cmp	r3, #128	; 0x80
 8004eda:	d107      	bne.n	8004eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fd26 	bl	8005938 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef6:	2b40      	cmp	r3, #64	; 0x40
 8004ef8:	d10e      	bne.n	8004f18 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f04:	2b40      	cmp	r3, #64	; 0x40
 8004f06:	d107      	bne.n	8004f18 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f9aa 	bl	800526c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	f003 0320 	and.w	r3, r3, #32
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d10e      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68db      	ldr	r3, [r3, #12]
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d107      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f06f 0220 	mvn.w	r2, #32
 8004f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fcf1 	bl	8005926 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f44:	bf00      	nop
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d101      	bne.n	8004f66 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f62:	2302      	movs	r3, #2
 8004f64:	e0ac      	b.n	80050c0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2b0c      	cmp	r3, #12
 8004f72:	f200 809f 	bhi.w	80050b4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004f76:	a201      	add	r2, pc, #4	; (adr r2, 8004f7c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f7c:	08004fb1 	.word	0x08004fb1
 8004f80:	080050b5 	.word	0x080050b5
 8004f84:	080050b5 	.word	0x080050b5
 8004f88:	080050b5 	.word	0x080050b5
 8004f8c:	08004ff1 	.word	0x08004ff1
 8004f90:	080050b5 	.word	0x080050b5
 8004f94:	080050b5 	.word	0x080050b5
 8004f98:	080050b5 	.word	0x080050b5
 8004f9c:	08005033 	.word	0x08005033
 8004fa0:	080050b5 	.word	0x080050b5
 8004fa4:	080050b5 	.word	0x080050b5
 8004fa8:	080050b5 	.word	0x080050b5
 8004fac:	08005073 	.word	0x08005073
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68b9      	ldr	r1, [r7, #8]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f000 f9c4 	bl	8005344 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699a      	ldr	r2, [r3, #24]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0208 	orr.w	r2, r2, #8
 8004fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	699a      	ldr	r2, [r3, #24]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0204 	bic.w	r2, r2, #4
 8004fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6999      	ldr	r1, [r3, #24]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	691a      	ldr	r2, [r3, #16]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	619a      	str	r2, [r3, #24]
      break;
 8004fee:	e062      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68b9      	ldr	r1, [r7, #8]
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fa0a 	bl	8005410 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800500a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699a      	ldr	r2, [r3, #24]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800501a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6999      	ldr	r1, [r3, #24]
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	021a      	lsls	r2, r3, #8
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	619a      	str	r2, [r3, #24]
      break;
 8005030:	e041      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 fa53 	bl	80054e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69da      	ldr	r2, [r3, #28]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0208 	orr.w	r2, r2, #8
 800504c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69da      	ldr	r2, [r3, #28]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0204 	bic.w	r2, r2, #4
 800505c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	69d9      	ldr	r1, [r3, #28]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	691a      	ldr	r2, [r3, #16]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	61da      	str	r2, [r3, #28]
      break;
 8005070:	e021      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68b9      	ldr	r1, [r7, #8]
 8005078:	4618      	mov	r0, r3
 800507a:	f000 fa9d 	bl	80055b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	69da      	ldr	r2, [r3, #28]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800508c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	69da      	ldr	r2, [r3, #28]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800509c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	69d9      	ldr	r1, [r3, #28]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	021a      	lsls	r2, r3, #8
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	61da      	str	r2, [r3, #28]
      break;
 80050b2:	e000      	b.n	80050b6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80050b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050be:	2300      	movs	r3, #0
}
 80050c0:	4618      	mov	r0, r3
 80050c2:	3710      	adds	r7, #16
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d101      	bne.n	80050e0 <HAL_TIM_ConfigClockSource+0x18>
 80050dc:	2302      	movs	r3, #2
 80050de:	e0a6      	b.n	800522e <HAL_TIM_ConfigClockSource+0x166>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005106:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b40      	cmp	r3, #64	; 0x40
 8005116:	d067      	beq.n	80051e8 <HAL_TIM_ConfigClockSource+0x120>
 8005118:	2b40      	cmp	r3, #64	; 0x40
 800511a:	d80b      	bhi.n	8005134 <HAL_TIM_ConfigClockSource+0x6c>
 800511c:	2b10      	cmp	r3, #16
 800511e:	d073      	beq.n	8005208 <HAL_TIM_ConfigClockSource+0x140>
 8005120:	2b10      	cmp	r3, #16
 8005122:	d802      	bhi.n	800512a <HAL_TIM_ConfigClockSource+0x62>
 8005124:	2b00      	cmp	r3, #0
 8005126:	d06f      	beq.n	8005208 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005128:	e078      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800512a:	2b20      	cmp	r3, #32
 800512c:	d06c      	beq.n	8005208 <HAL_TIM_ConfigClockSource+0x140>
 800512e:	2b30      	cmp	r3, #48	; 0x30
 8005130:	d06a      	beq.n	8005208 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005132:	e073      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005134:	2b70      	cmp	r3, #112	; 0x70
 8005136:	d00d      	beq.n	8005154 <HAL_TIM_ConfigClockSource+0x8c>
 8005138:	2b70      	cmp	r3, #112	; 0x70
 800513a:	d804      	bhi.n	8005146 <HAL_TIM_ConfigClockSource+0x7e>
 800513c:	2b50      	cmp	r3, #80	; 0x50
 800513e:	d033      	beq.n	80051a8 <HAL_TIM_ConfigClockSource+0xe0>
 8005140:	2b60      	cmp	r3, #96	; 0x60
 8005142:	d041      	beq.n	80051c8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005144:	e06a      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800514a:	d066      	beq.n	800521a <HAL_TIM_ConfigClockSource+0x152>
 800514c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005150:	d017      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005152:	e063      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6818      	ldr	r0, [r3, #0]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	6899      	ldr	r1, [r3, #8]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	685a      	ldr	r2, [r3, #4]
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	f000 faed 	bl	8005742 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005176:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	609a      	str	r2, [r3, #8]
      break;
 8005180:	e04c      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6818      	ldr	r0, [r3, #0]
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	6899      	ldr	r1, [r3, #8]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f000 fad6 	bl	8005742 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051a4:	609a      	str	r2, [r3, #8]
      break;
 80051a6:	e039      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6818      	ldr	r0, [r3, #0]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	6859      	ldr	r1, [r3, #4]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	461a      	mov	r2, r3
 80051b6:	f000 fa4d 	bl	8005654 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2150      	movs	r1, #80	; 0x50
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 faa4 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 80051c6:	e029      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6818      	ldr	r0, [r3, #0]
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	6859      	ldr	r1, [r3, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	461a      	mov	r2, r3
 80051d6:	f000 fa6b 	bl	80056b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2160      	movs	r1, #96	; 0x60
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fa94 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 80051e6:	e019      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6818      	ldr	r0, [r3, #0]
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	6859      	ldr	r1, [r3, #4]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	461a      	mov	r2, r3
 80051f6:	f000 fa2d 	bl	8005654 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2140      	movs	r1, #64	; 0x40
 8005200:	4618      	mov	r0, r3
 8005202:	f000 fa84 	bl	800570e <TIM_ITRx_SetConfig>
      break;
 8005206:	e009      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4619      	mov	r1, r3
 8005212:	4610      	mov	r0, r2
 8005214:	f000 fa7b 	bl	800570e <TIM_ITRx_SetConfig>
        break;
 8005218:	e000      	b.n	800521c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800521a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800523e:	bf00      	nop
 8005240:	370c      	adds	r7, #12
 8005242:	46bd      	mov	sp, r7
 8005244:	bc80      	pop	{r7}
 8005246:	4770      	bx	lr

08005248 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	bc80      	pop	{r7}
 8005258:	4770      	bx	lr

0800525a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	bc80      	pop	{r7}
 800526a:	4770      	bx	lr

0800526c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005274:	bf00      	nop
 8005276:	370c      	adds	r7, #12
 8005278:	46bd      	mov	sp, r7
 800527a:	bc80      	pop	{r7}
 800527c:	4770      	bx	lr
	...

08005280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a29      	ldr	r2, [pc, #164]	; (8005338 <TIM_Base_SetConfig+0xb8>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d00b      	beq.n	80052b0 <TIM_Base_SetConfig+0x30>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800529e:	d007      	beq.n	80052b0 <TIM_Base_SetConfig+0x30>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a26      	ldr	r2, [pc, #152]	; (800533c <TIM_Base_SetConfig+0xbc>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d003      	beq.n	80052b0 <TIM_Base_SetConfig+0x30>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a25      	ldr	r2, [pc, #148]	; (8005340 <TIM_Base_SetConfig+0xc0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d108      	bne.n	80052c2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a1c      	ldr	r2, [pc, #112]	; (8005338 <TIM_Base_SetConfig+0xb8>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00b      	beq.n	80052e2 <TIM_Base_SetConfig+0x62>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d0:	d007      	beq.n	80052e2 <TIM_Base_SetConfig+0x62>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a19      	ldr	r2, [pc, #100]	; (800533c <TIM_Base_SetConfig+0xbc>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d003      	beq.n	80052e2 <TIM_Base_SetConfig+0x62>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a18      	ldr	r2, [pc, #96]	; (8005340 <TIM_Base_SetConfig+0xc0>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d108      	bne.n	80052f4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a07      	ldr	r2, [pc, #28]	; (8005338 <TIM_Base_SetConfig+0xb8>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d103      	bne.n	8005328 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	615a      	str	r2, [r3, #20]
}
 800532e:	bf00      	nop
 8005330:	3714      	adds	r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	bc80      	pop	{r7}
 8005336:	4770      	bx	lr
 8005338:	40012c00 	.word	0x40012c00
 800533c:	40000400 	.word	0x40000400
 8005340:	40000800 	.word	0x40000800

08005344 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005344:	b480      	push	{r7}
 8005346:	b087      	sub	sp, #28
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	f023 0201 	bic.w	r2, r3, #1
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a1b      	ldr	r3, [r3, #32]
 800535e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 0303 	bic.w	r3, r3, #3
 800537a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f023 0302 	bic.w	r3, r3, #2
 800538c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a1c      	ldr	r2, [pc, #112]	; (800540c <TIM_OC1_SetConfig+0xc8>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d10c      	bne.n	80053ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f023 0308 	bic.w	r3, r3, #8
 80053a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f023 0304 	bic.w	r3, r3, #4
 80053b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a13      	ldr	r2, [pc, #76]	; (800540c <TIM_OC1_SetConfig+0xc8>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d111      	bne.n	80053e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	4313      	orrs	r3, r2
 80053da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	699b      	ldr	r3, [r3, #24]
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	693a      	ldr	r2, [r7, #16]
 80053ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	621a      	str	r2, [r3, #32]
}
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	bc80      	pop	{r7}
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	40012c00 	.word	0x40012c00

08005410 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005410:	b480      	push	{r7}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	f023 0210 	bic.w	r2, r3, #16
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800543e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f023 0320 	bic.w	r3, r3, #32
 800545a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	011b      	lsls	r3, r3, #4
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4313      	orrs	r3, r2
 8005466:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a1d      	ldr	r2, [pc, #116]	; (80054e0 <TIM_OC2_SetConfig+0xd0>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d10d      	bne.n	800548c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	68db      	ldr	r3, [r3, #12]
 800547c:	011b      	lsls	r3, r3, #4
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	4313      	orrs	r3, r2
 8005482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800548a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a14      	ldr	r2, [pc, #80]	; (80054e0 <TIM_OC2_SetConfig+0xd0>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d113      	bne.n	80054bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800549a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	695b      	ldr	r3, [r3, #20]
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	621a      	str	r2, [r3, #32]
}
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	bc80      	pop	{r7}
 80054de:	4770      	bx	lr
 80054e0:	40012c00 	.word	0x40012c00

080054e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b087      	sub	sp, #28
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a1b      	ldr	r3, [r3, #32]
 80054f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f023 0303 	bic.w	r3, r3, #3
 800551a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	4313      	orrs	r3, r2
 8005524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800552c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a1d      	ldr	r2, [pc, #116]	; (80055b4 <TIM_OC3_SetConfig+0xd0>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d10d      	bne.n	800555e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005548:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	021b      	lsls	r3, r3, #8
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	4313      	orrs	r3, r2
 8005554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800555c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a14      	ldr	r2, [pc, #80]	; (80055b4 <TIM_OC3_SetConfig+0xd0>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d113      	bne.n	800558e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800556c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	693a      	ldr	r2, [r7, #16]
 800557e:	4313      	orrs	r3, r2
 8005580:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	699b      	ldr	r3, [r3, #24]
 8005586:	011b      	lsls	r3, r3, #4
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	4313      	orrs	r3, r2
 800558c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	697a      	ldr	r2, [r7, #20]
 80055a6:	621a      	str	r2, [r3, #32]
}
 80055a8:	bf00      	nop
 80055aa:	371c      	adds	r7, #28
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bc80      	pop	{r7}
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	40012c00 	.word	0x40012c00

080055b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	021b      	lsls	r3, r3, #8
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005602:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	031b      	lsls	r3, r3, #12
 800560a:	693a      	ldr	r2, [r7, #16]
 800560c:	4313      	orrs	r3, r2
 800560e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a0f      	ldr	r2, [pc, #60]	; (8005650 <TIM_OC4_SetConfig+0x98>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d109      	bne.n	800562c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800561e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	695b      	ldr	r3, [r3, #20]
 8005624:	019b      	lsls	r3, r3, #6
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	4313      	orrs	r3, r2
 800562a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	621a      	str	r2, [r3, #32]
}
 8005646:	bf00      	nop
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	bc80      	pop	{r7}
 800564e:	4770      	bx	lr
 8005650:	40012c00 	.word	0x40012c00

08005654 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a1b      	ldr	r3, [r3, #32]
 800566a:	f023 0201 	bic.w	r2, r3, #1
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800567e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	4313      	orrs	r3, r2
 8005688:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f023 030a 	bic.w	r3, r3, #10
 8005690:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	4313      	orrs	r3, r2
 8005698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	621a      	str	r2, [r3, #32]
}
 80056a6:	bf00      	nop
 80056a8:	371c      	adds	r7, #28
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bc80      	pop	{r7}
 80056ae:	4770      	bx	lr

080056b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b087      	sub	sp, #28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	f023 0210 	bic.w	r2, r3, #16
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	031b      	lsls	r3, r3, #12
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	693a      	ldr	r2, [r7, #16]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	621a      	str	r2, [r3, #32]
}
 8005704:	bf00      	nop
 8005706:	371c      	adds	r7, #28
 8005708:	46bd      	mov	sp, r7
 800570a:	bc80      	pop	{r7}
 800570c:	4770      	bx	lr

0800570e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800570e:	b480      	push	{r7}
 8005710:	b085      	sub	sp, #20
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
 8005716:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005726:	683a      	ldr	r2, [r7, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	4313      	orrs	r3, r2
 800572c:	f043 0307 	orr.w	r3, r3, #7
 8005730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	609a      	str	r2, [r3, #8]
}
 8005738:	bf00      	nop
 800573a:	3714      	adds	r7, #20
 800573c:	46bd      	mov	sp, r7
 800573e:	bc80      	pop	{r7}
 8005740:	4770      	bx	lr

08005742 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005742:	b480      	push	{r7}
 8005744:	b087      	sub	sp, #28
 8005746:	af00      	add	r7, sp, #0
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	607a      	str	r2, [r7, #4]
 800574e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800575c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	021a      	lsls	r2, r3, #8
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	431a      	orrs	r2, r3
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	4313      	orrs	r3, r2
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	4313      	orrs	r3, r2
 800576e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	609a      	str	r2, [r3, #8]
}
 8005776:	bf00      	nop
 8005778:	371c      	adds	r7, #28
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr

08005780 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005780:	b480      	push	{r7}
 8005782:	b087      	sub	sp, #28
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	f003 031f 	and.w	r3, r3, #31
 8005792:	2201      	movs	r2, #1
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6a1a      	ldr	r2, [r3, #32]
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	43db      	mvns	r3, r3
 80057a2:	401a      	ands	r2, r3
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a1a      	ldr	r2, [r3, #32]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 031f 	and.w	r3, r3, #31
 80057b2:	6879      	ldr	r1, [r7, #4]
 80057b4:	fa01 f303 	lsl.w	r3, r1, r3
 80057b8:	431a      	orrs	r2, r3
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	621a      	str	r2, [r3, #32]
}
 80057be:	bf00      	nop
 80057c0:	371c      	adds	r7, #28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bc80      	pop	{r7}
 80057c6:	4770      	bx	lr

080057c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057dc:	2302      	movs	r3, #2
 80057de:	e046      	b.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005806:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a16      	ldr	r2, [pc, #88]	; (8005878 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d00e      	beq.n	8005842 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800582c:	d009      	beq.n	8005842 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a12      	ldr	r2, [pc, #72]	; (800587c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d004      	beq.n	8005842 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a10      	ldr	r2, [pc, #64]	; (8005880 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d10c      	bne.n	800585c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005848:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	4313      	orrs	r3, r2
 8005852:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800586c:	2300      	movs	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	bc80      	pop	{r7}
 8005876:	4770      	bx	lr
 8005878:	40012c00 	.word	0x40012c00
 800587c:	40000400 	.word	0x40000400
 8005880:	40000800 	.word	0x40000800

08005884 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800589c:	2302      	movs	r3, #2
 800589e:	e03d      	b.n	800591c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4313      	orrs	r3, r2
 80058de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	695b      	ldr	r3, [r3, #20]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	4313      	orrs	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800591a:	2300      	movs	r3, #0
}
 800591c:	4618      	mov	r0, r3
 800591e:	3714      	adds	r7, #20
 8005920:	46bd      	mov	sp, r7
 8005922:	bc80      	pop	{r7}
 8005924:	4770      	bx	lr

08005926 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005926:	b480      	push	{r7}
 8005928:	b083      	sub	sp, #12
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800592e:	bf00      	nop
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	bc80      	pop	{r7}
 8005936:	4770      	bx	lr

08005938 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005940:	bf00      	nop
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	bc80      	pop	{r7}
 8005948:	4770      	bx	lr

0800594a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b082      	sub	sp, #8
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d101      	bne.n	800595c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005958:	2301      	movs	r3, #1
 800595a:	e03f      	b.n	80059dc <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b00      	cmp	r3, #0
 8005966:	d106      	bne.n	8005976 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7fd f98d 	bl	8002c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2224      	movs	r2, #36	; 0x24
 800597a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68da      	ldr	r2, [r3, #12]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800598c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 fb82 	bl	8006098 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	691a      	ldr	r2, [r3, #16]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695a      	ldr	r2, [r3, #20]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2220      	movs	r2, #32
 80059d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b08a      	sub	sp, #40	; 0x28
 80059e8:	af02      	add	r7, sp, #8
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	603b      	str	r3, [r7, #0]
 80059f0:	4613      	mov	r3, r2
 80059f2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b20      	cmp	r3, #32
 8005a02:	d17c      	bne.n	8005afe <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d002      	beq.n	8005a10 <HAL_UART_Transmit+0x2c>
 8005a0a:	88fb      	ldrh	r3, [r7, #6]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e075      	b.n	8005b00 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d101      	bne.n	8005a22 <HAL_UART_Transmit+0x3e>
 8005a1e:	2302      	movs	r3, #2
 8005a20:	e06e      	b.n	8005b00 <HAL_UART_Transmit+0x11c>
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2221      	movs	r2, #33	; 0x21
 8005a34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005a38:	f7fd fa74 	bl	8002f24 <HAL_GetTick>
 8005a3c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	88fa      	ldrh	r2, [r7, #6]
 8005a42:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	88fa      	ldrh	r2, [r7, #6]
 8005a48:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a52:	d108      	bne.n	8005a66 <HAL_UART_Transmit+0x82>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d104      	bne.n	8005a66 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	61bb      	str	r3, [r7, #24]
 8005a64:	e003      	b.n	8005a6e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005a76:	e02a      	b.n	8005ace <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	2180      	movs	r1, #128	; 0x80
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 f9a6 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e036      	b.n	8005b00 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d10b      	bne.n	8005ab0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	881b      	ldrh	r3, [r3, #0]
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005aa6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	3302      	adds	r3, #2
 8005aac:	61bb      	str	r3, [r7, #24]
 8005aae:	e007      	b.n	8005ac0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	781a      	ldrb	r2, [r3, #0]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	3301      	adds	r3, #1
 8005abe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1cf      	bne.n	8005a78 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	2140      	movs	r1, #64	; 0x40
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f000 f976 	bl	8005dd4 <UART_WaitOnFlagUntilTimeout>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d001      	beq.n	8005af2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005aee:	2303      	movs	r3, #3
 8005af0:	e006      	b.n	8005b00 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005afa:	2300      	movs	r3, #0
 8005afc:	e000      	b.n	8005b00 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005afe:	2302      	movs	r3, #2
  }
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3720      	adds	r7, #32
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	4613      	mov	r3, r2
 8005b14:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b20      	cmp	r3, #32
 8005b20:	d140      	bne.n	8005ba4 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d002      	beq.n	8005b2e <HAL_UART_Receive_IT+0x26>
 8005b28:	88fb      	ldrh	r3, [r7, #6]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e039      	b.n	8005ba6 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d101      	bne.n	8005b40 <HAL_UART_Receive_IT+0x38>
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	e032      	b.n	8005ba6 <HAL_UART_Receive_IT+0x9e>
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	88fa      	ldrh	r2, [r7, #6]
 8005b52:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	88fa      	ldrh	r2, [r7, #6]
 8005b58:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2222      	movs	r2, #34	; 0x22
 8005b64:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	68da      	ldr	r2, [r3, #12]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b7e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	695a      	ldr	r2, [r3, #20]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0201 	orr.w	r2, r2, #1
 8005b8e:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68da      	ldr	r2, [r3, #12]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f042 0220 	orr.w	r2, r2, #32
 8005b9e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	e000      	b.n	8005ba6 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005ba4:	2302      	movs	r3, #2
  }
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bc80      	pop	{r7}
 8005bae:	4770      	bx	lr

08005bb0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b088      	sub	sp, #32
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	f003 030f 	and.w	r3, r3, #15
 8005bde:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d10d      	bne.n	8005c02 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	f003 0320 	and.w	r3, r3, #32
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d008      	beq.n	8005c02 <HAL_UART_IRQHandler+0x52>
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	f003 0320 	and.w	r3, r3, #32
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f9cc 	bl	8005f98 <UART_Receive_IT>
      return;
 8005c00:	e0d1      	b.n	8005da6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 80b0 	beq.w	8005d6a <HAL_UART_IRQHandler+0x1ba>
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	f003 0301 	and.w	r3, r3, #1
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d105      	bne.n	8005c20 <HAL_UART_IRQHandler+0x70>
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f000 80a5 	beq.w	8005d6a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <HAL_UART_IRQHandler+0x90>
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d005      	beq.n	8005c40 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c38:	f043 0201 	orr.w	r2, r3, #1
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	f003 0304 	and.w	r3, r3, #4
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00a      	beq.n	8005c60 <HAL_UART_IRQHandler+0xb0>
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f003 0301 	and.w	r3, r3, #1
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d005      	beq.n	8005c60 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c58:	f043 0202 	orr.w	r2, r3, #2
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	f003 0302 	and.w	r3, r3, #2
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00a      	beq.n	8005c80 <HAL_UART_IRQHandler+0xd0>
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f003 0301 	and.w	r3, r3, #1
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d005      	beq.n	8005c80 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c78:	f043 0204 	orr.w	r2, r3, #4
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f003 0308 	and.w	r3, r3, #8
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00f      	beq.n	8005caa <HAL_UART_IRQHandler+0xfa>
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d104      	bne.n	8005c9e <HAL_UART_IRQHandler+0xee>
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d005      	beq.n	8005caa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ca2:	f043 0208 	orr.w	r2, r3, #8
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d078      	beq.n	8005da4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	f003 0320 	and.w	r3, r3, #32
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d007      	beq.n	8005ccc <HAL_UART_IRQHandler+0x11c>
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	f003 0320 	and.w	r3, r3, #32
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 f966 	bl	8005f98 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	bf14      	ite	ne
 8005cda:	2301      	movne	r3, #1
 8005cdc:	2300      	moveq	r3, #0
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ce6:	f003 0308 	and.w	r3, r3, #8
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d102      	bne.n	8005cf4 <HAL_UART_IRQHandler+0x144>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d031      	beq.n	8005d58 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 f8b7 	bl	8005e68 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d023      	beq.n	8005d50 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	695a      	ldr	r2, [r3, #20]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d16:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d013      	beq.n	8005d48 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d24:	4a21      	ldr	r2, [pc, #132]	; (8005dac <HAL_UART_IRQHandler+0x1fc>)
 8005d26:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f7fd fa33 	bl	8003198 <HAL_DMA_Abort_IT>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d016      	beq.n	8005d66 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d42:	4610      	mov	r0, r2
 8005d44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d46:	e00e      	b.n	8005d66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f000 f83a 	bl	8005dc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4e:	e00a      	b.n	8005d66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f836 	bl	8005dc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d56:	e006      	b.n	8005d66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f832 	bl	8005dc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005d64:	e01e      	b.n	8005da4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d66:	bf00      	nop
    return;
 8005d68:	e01c      	b.n	8005da4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d008      	beq.n	8005d86 <HAL_UART_IRQHandler+0x1d6>
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f8a3 	bl	8005eca <UART_Transmit_IT>
    return;
 8005d84:	e00f      	b.n	8005da6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00a      	beq.n	8005da6 <HAL_UART_IRQHandler+0x1f6>
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d005      	beq.n	8005da6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 f8e4 	bl	8005f68 <UART_EndTransmit_IT>
    return;
 8005da0:	bf00      	nop
 8005da2:	e000      	b.n	8005da6 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005da4:	bf00      	nop
  }
}
 8005da6:	3720      	adds	r7, #32
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	08005ea3 	.word	0x08005ea3

08005db0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bc80      	pop	{r7}
 8005dc0:	4770      	bx	lr

08005dc2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b083      	sub	sp, #12
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005dca:	bf00      	nop
 8005dcc:	370c      	adds	r7, #12
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr

08005dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	4613      	mov	r3, r2
 8005de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de4:	e02c      	b.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005de6:	69bb      	ldr	r3, [r7, #24]
 8005de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dec:	d028      	beq.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d007      	beq.n	8005e04 <UART_WaitOnFlagUntilTimeout+0x30>
 8005df4:	f7fd f896 	bl	8002f24 <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	69ba      	ldr	r2, [r7, #24]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d21d      	bcs.n	8005e40 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	68da      	ldr	r2, [r3, #12]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005e12:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695a      	ldr	r2, [r3, #20]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f022 0201 	bic.w	r2, r2, #1
 8005e22:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2220      	movs	r2, #32
 8005e28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2220      	movs	r2, #32
 8005e30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e00f      	b.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	4013      	ands	r3, r2
 8005e4a:	68ba      	ldr	r2, [r7, #8]
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	bf0c      	ite	eq
 8005e50:	2301      	moveq	r3, #1
 8005e52:	2300      	movne	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	461a      	mov	r2, r3
 8005e58:	79fb      	ldrb	r3, [r7, #7]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d0c3      	beq.n	8005de6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68da      	ldr	r2, [r3, #12]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005e7e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	695a      	ldr	r2, [r3, #20]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0201 	bic.w	r2, r2, #1
 8005e8e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bc80      	pop	{r7}
 8005ea0:	4770      	bx	lr

08005ea2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b084      	sub	sp, #16
 8005ea6:	af00      	add	r7, sp, #0
 8005ea8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f7ff ff80 	bl	8005dc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ec2:	bf00      	nop
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}

08005eca <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005eca:	b480      	push	{r7}
 8005ecc:	b085      	sub	sp, #20
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b21      	cmp	r3, #33	; 0x21
 8005edc:	d13e      	bne.n	8005f5c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ee6:	d114      	bne.n	8005f12 <UART_Transmit_IT+0x48>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d110      	bne.n	8005f12 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6a1b      	ldr	r3, [r3, #32]
 8005ef4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	881b      	ldrh	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f04:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	1c9a      	adds	r2, r3, #2
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	621a      	str	r2, [r3, #32]
 8005f10:	e008      	b.n	8005f24 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a1b      	ldr	r3, [r3, #32]
 8005f16:	1c59      	adds	r1, r3, #1
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6211      	str	r1, [r2, #32]
 8005f1c:	781a      	ldrb	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	3b01      	subs	r3, #1
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	4619      	mov	r1, r3
 8005f32:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d10f      	bne.n	8005f58 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68da      	ldr	r2, [r3, #12]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f46:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68da      	ldr	r2, [r3, #12]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f56:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	e000      	b.n	8005f5e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005f5c:	2302      	movs	r3, #2
  }
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3714      	adds	r7, #20
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bc80      	pop	{r7}
 8005f66:	4770      	bx	lr

08005f68 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68da      	ldr	r2, [r3, #12]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f7e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f7ff ff11 	bl	8005db0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3708      	adds	r7, #8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b22      	cmp	r3, #34	; 0x22
 8005faa:	d170      	bne.n	800608e <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fb4:	d117      	bne.n	8005fe6 <UART_Receive_IT+0x4e>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	691b      	ldr	r3, [r3, #16]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d113      	bne.n	8005fe6 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fde:	1c9a      	adds	r2, r3, #2
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28
 8005fe4:	e026      	b.n	8006034 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fea:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8005fec:	2300      	movs	r3, #0
 8005fee:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ff8:	d007      	beq.n	800600a <UART_Receive_IT+0x72>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10a      	bne.n	8006018 <UART_Receive_IT+0x80>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d106      	bne.n	8006018 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	b2da      	uxtb	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	701a      	strb	r2, [r3, #0]
 8006016:	e008      	b.n	800602a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006024:	b2da      	uxtb	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602e:	1c5a      	adds	r2, r3, #1
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006038:	b29b      	uxth	r3, r3
 800603a:	3b01      	subs	r3, #1
 800603c:	b29b      	uxth	r3, r3
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	4619      	mov	r1, r3
 8006042:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006044:	2b00      	cmp	r3, #0
 8006046:	d120      	bne.n	800608a <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68da      	ldr	r2, [r3, #12]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f022 0220 	bic.w	r2, r2, #32
 8006056:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68da      	ldr	r2, [r3, #12]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006066:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695a      	ldr	r2, [r3, #20]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 0201 	bic.w	r2, r2, #1
 8006076:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f7fb f959 	bl	8001338 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006086:	2300      	movs	r3, #0
 8006088:	e002      	b.n	8006090 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800608a:	2300      	movs	r3, #0
 800608c:	e000      	b.n	8006090 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800608e:	2302      	movs	r3, #2
  }
}
 8006090:	4618      	mov	r0, r3
 8006092:	3710      	adds	r7, #16
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68da      	ldr	r2, [r3, #12]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	689a      	ldr	r2, [r3, #8]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	431a      	orrs	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	695b      	ldr	r3, [r3, #20]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80060d2:	f023 030c 	bic.w	r3, r3, #12
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	6812      	ldr	r2, [r2, #0]
 80060da:	68b9      	ldr	r1, [r7, #8]
 80060dc:	430b      	orrs	r3, r1
 80060de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	699a      	ldr	r2, [r3, #24]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a2c      	ldr	r2, [pc, #176]	; (80061ac <UART_SetConfig+0x114>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d103      	bne.n	8006108 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006100:	f7fe f826 	bl	8004150 <HAL_RCC_GetPCLK2Freq>
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	e002      	b.n	800610e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006108:	f7fe f80e 	bl	8004128 <HAL_RCC_GetPCLK1Freq>
 800610c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	4613      	mov	r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	4413      	add	r3, r2
 8006116:	009a      	lsls	r2, r3, #2
 8006118:	441a      	add	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	fbb2 f3f3 	udiv	r3, r2, r3
 8006124:	4a22      	ldr	r2, [pc, #136]	; (80061b0 <UART_SetConfig+0x118>)
 8006126:	fba2 2303 	umull	r2, r3, r2, r3
 800612a:	095b      	lsrs	r3, r3, #5
 800612c:	0119      	lsls	r1, r3, #4
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	4613      	mov	r3, r2
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	4413      	add	r3, r2
 8006136:	009a      	lsls	r2, r3, #2
 8006138:	441a      	add	r2, r3
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	009b      	lsls	r3, r3, #2
 8006140:	fbb2 f2f3 	udiv	r2, r2, r3
 8006144:	4b1a      	ldr	r3, [pc, #104]	; (80061b0 <UART_SetConfig+0x118>)
 8006146:	fba3 0302 	umull	r0, r3, r3, r2
 800614a:	095b      	lsrs	r3, r3, #5
 800614c:	2064      	movs	r0, #100	; 0x64
 800614e:	fb00 f303 	mul.w	r3, r0, r3
 8006152:	1ad3      	subs	r3, r2, r3
 8006154:	011b      	lsls	r3, r3, #4
 8006156:	3332      	adds	r3, #50	; 0x32
 8006158:	4a15      	ldr	r2, [pc, #84]	; (80061b0 <UART_SetConfig+0x118>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	095b      	lsrs	r3, r3, #5
 8006160:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006164:	4419      	add	r1, r3
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	4613      	mov	r3, r2
 800616a:	009b      	lsls	r3, r3, #2
 800616c:	4413      	add	r3, r2
 800616e:	009a      	lsls	r2, r3, #2
 8006170:	441a      	add	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	fbb2 f2f3 	udiv	r2, r2, r3
 800617c:	4b0c      	ldr	r3, [pc, #48]	; (80061b0 <UART_SetConfig+0x118>)
 800617e:	fba3 0302 	umull	r0, r3, r3, r2
 8006182:	095b      	lsrs	r3, r3, #5
 8006184:	2064      	movs	r0, #100	; 0x64
 8006186:	fb00 f303 	mul.w	r3, r0, r3
 800618a:	1ad3      	subs	r3, r2, r3
 800618c:	011b      	lsls	r3, r3, #4
 800618e:	3332      	adds	r3, #50	; 0x32
 8006190:	4a07      	ldr	r2, [pc, #28]	; (80061b0 <UART_SetConfig+0x118>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	095b      	lsrs	r3, r3, #5
 8006198:	f003 020f 	and.w	r2, r3, #15
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	440a      	add	r2, r1
 80061a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80061a4:	bf00      	nop
 80061a6:	3710      	adds	r7, #16
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	40013800 	.word	0x40013800
 80061b0:	51eb851f 	.word	0x51eb851f

080061b4 <arm_pid_init_f32>:
 80061b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b6:	4604      	mov	r4, r0
 80061b8:	6986      	ldr	r6, [r0, #24]
 80061ba:	6a25      	ldr	r5, [r4, #32]
 80061bc:	4630      	mov	r0, r6
 80061be:	460f      	mov	r7, r1
 80061c0:	69e1      	ldr	r1, [r4, #28]
 80061c2:	f7fa fcd7 	bl	8000b74 <__addsf3>
 80061c6:	4629      	mov	r1, r5
 80061c8:	f7fa fcd4 	bl	8000b74 <__addsf3>
 80061cc:	4629      	mov	r1, r5
 80061ce:	6020      	str	r0, [r4, #0]
 80061d0:	4628      	mov	r0, r5
 80061d2:	f7fa fccf 	bl	8000b74 <__addsf3>
 80061d6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80061da:	4601      	mov	r1, r0
 80061dc:	4630      	mov	r0, r6
 80061de:	f7fa fcc7 	bl	8000b70 <__aeabi_fsub>
 80061e2:	60a5      	str	r5, [r4, #8]
 80061e4:	6060      	str	r0, [r4, #4]
 80061e6:	b167      	cbz	r7, 8006202 <arm_pid_init_f32+0x4e>
 80061e8:	2300      	movs	r3, #0
 80061ea:	7323      	strb	r3, [r4, #12]
 80061ec:	7363      	strb	r3, [r4, #13]
 80061ee:	73a3      	strb	r3, [r4, #14]
 80061f0:	73e3      	strb	r3, [r4, #15]
 80061f2:	7423      	strb	r3, [r4, #16]
 80061f4:	7463      	strb	r3, [r4, #17]
 80061f6:	74a3      	strb	r3, [r4, #18]
 80061f8:	74e3      	strb	r3, [r4, #19]
 80061fa:	7523      	strb	r3, [r4, #20]
 80061fc:	7563      	strb	r3, [r4, #21]
 80061fe:	75a3      	strb	r3, [r4, #22]
 8006200:	75e3      	strb	r3, [r4, #23]
 8006202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006204 <atof>:
 8006204:	2100      	movs	r1, #0
 8006206:	f001 bad7 	b.w	80077b8 <strtod>
	...

0800620c <__errno>:
 800620c:	4b01      	ldr	r3, [pc, #4]	; (8006214 <__errno+0x8>)
 800620e:	6818      	ldr	r0, [r3, #0]
 8006210:	4770      	bx	lr
 8006212:	bf00      	nop
 8006214:	20000018 	.word	0x20000018

08006218 <__libc_init_array>:
 8006218:	b570      	push	{r4, r5, r6, lr}
 800621a:	2500      	movs	r5, #0
 800621c:	4e0c      	ldr	r6, [pc, #48]	; (8006250 <__libc_init_array+0x38>)
 800621e:	4c0d      	ldr	r4, [pc, #52]	; (8006254 <__libc_init_array+0x3c>)
 8006220:	1ba4      	subs	r4, r4, r6
 8006222:	10a4      	asrs	r4, r4, #2
 8006224:	42a5      	cmp	r5, r4
 8006226:	d109      	bne.n	800623c <__libc_init_array+0x24>
 8006228:	f003 faea 	bl	8009800 <_init>
 800622c:	2500      	movs	r5, #0
 800622e:	4e0a      	ldr	r6, [pc, #40]	; (8006258 <__libc_init_array+0x40>)
 8006230:	4c0a      	ldr	r4, [pc, #40]	; (800625c <__libc_init_array+0x44>)
 8006232:	1ba4      	subs	r4, r4, r6
 8006234:	10a4      	asrs	r4, r4, #2
 8006236:	42a5      	cmp	r5, r4
 8006238:	d105      	bne.n	8006246 <__libc_init_array+0x2e>
 800623a:	bd70      	pop	{r4, r5, r6, pc}
 800623c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006240:	4798      	blx	r3
 8006242:	3501      	adds	r5, #1
 8006244:	e7ee      	b.n	8006224 <__libc_init_array+0xc>
 8006246:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800624a:	4798      	blx	r3
 800624c:	3501      	adds	r5, #1
 800624e:	e7f2      	b.n	8006236 <__libc_init_array+0x1e>
 8006250:	08009c88 	.word	0x08009c88
 8006254:	08009c88 	.word	0x08009c88
 8006258:	08009c88 	.word	0x08009c88
 800625c:	08009c8c 	.word	0x08009c8c

08006260 <memset>:
 8006260:	4603      	mov	r3, r0
 8006262:	4402      	add	r2, r0
 8006264:	4293      	cmp	r3, r2
 8006266:	d100      	bne.n	800626a <memset+0xa>
 8006268:	4770      	bx	lr
 800626a:	f803 1b01 	strb.w	r1, [r3], #1
 800626e:	e7f9      	b.n	8006264 <memset+0x4>

08006270 <__cvt>:
 8006270:	2b00      	cmp	r3, #0
 8006272:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006276:	461e      	mov	r6, r3
 8006278:	bfbb      	ittet	lt
 800627a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800627e:	461e      	movlt	r6, r3
 8006280:	2300      	movge	r3, #0
 8006282:	232d      	movlt	r3, #45	; 0x2d
 8006284:	b088      	sub	sp, #32
 8006286:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006288:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800628c:	f027 0720 	bic.w	r7, r7, #32
 8006290:	2f46      	cmp	r7, #70	; 0x46
 8006292:	4614      	mov	r4, r2
 8006294:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006296:	700b      	strb	r3, [r1, #0]
 8006298:	d004      	beq.n	80062a4 <__cvt+0x34>
 800629a:	2f45      	cmp	r7, #69	; 0x45
 800629c:	d100      	bne.n	80062a0 <__cvt+0x30>
 800629e:	3501      	adds	r5, #1
 80062a0:	2302      	movs	r3, #2
 80062a2:	e000      	b.n	80062a6 <__cvt+0x36>
 80062a4:	2303      	movs	r3, #3
 80062a6:	aa07      	add	r2, sp, #28
 80062a8:	9204      	str	r2, [sp, #16]
 80062aa:	aa06      	add	r2, sp, #24
 80062ac:	e9cd a202 	strd	sl, r2, [sp, #8]
 80062b0:	e9cd 3500 	strd	r3, r5, [sp]
 80062b4:	4622      	mov	r2, r4
 80062b6:	4633      	mov	r3, r6
 80062b8:	f001 fb1e 	bl	80078f8 <_dtoa_r>
 80062bc:	2f47      	cmp	r7, #71	; 0x47
 80062be:	4680      	mov	r8, r0
 80062c0:	d102      	bne.n	80062c8 <__cvt+0x58>
 80062c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80062c4:	07db      	lsls	r3, r3, #31
 80062c6:	d526      	bpl.n	8006316 <__cvt+0xa6>
 80062c8:	2f46      	cmp	r7, #70	; 0x46
 80062ca:	eb08 0905 	add.w	r9, r8, r5
 80062ce:	d111      	bne.n	80062f4 <__cvt+0x84>
 80062d0:	f898 3000 	ldrb.w	r3, [r8]
 80062d4:	2b30      	cmp	r3, #48	; 0x30
 80062d6:	d10a      	bne.n	80062ee <__cvt+0x7e>
 80062d8:	2200      	movs	r2, #0
 80062da:	2300      	movs	r3, #0
 80062dc:	4620      	mov	r0, r4
 80062de:	4631      	mov	r1, r6
 80062e0:	f7fa fb62 	bl	80009a8 <__aeabi_dcmpeq>
 80062e4:	b918      	cbnz	r0, 80062ee <__cvt+0x7e>
 80062e6:	f1c5 0501 	rsb	r5, r5, #1
 80062ea:	f8ca 5000 	str.w	r5, [sl]
 80062ee:	f8da 3000 	ldr.w	r3, [sl]
 80062f2:	4499      	add	r9, r3
 80062f4:	2200      	movs	r2, #0
 80062f6:	2300      	movs	r3, #0
 80062f8:	4620      	mov	r0, r4
 80062fa:	4631      	mov	r1, r6
 80062fc:	f7fa fb54 	bl	80009a8 <__aeabi_dcmpeq>
 8006300:	b938      	cbnz	r0, 8006312 <__cvt+0xa2>
 8006302:	2230      	movs	r2, #48	; 0x30
 8006304:	9b07      	ldr	r3, [sp, #28]
 8006306:	454b      	cmp	r3, r9
 8006308:	d205      	bcs.n	8006316 <__cvt+0xa6>
 800630a:	1c59      	adds	r1, r3, #1
 800630c:	9107      	str	r1, [sp, #28]
 800630e:	701a      	strb	r2, [r3, #0]
 8006310:	e7f8      	b.n	8006304 <__cvt+0x94>
 8006312:	f8cd 901c 	str.w	r9, [sp, #28]
 8006316:	4640      	mov	r0, r8
 8006318:	9b07      	ldr	r3, [sp, #28]
 800631a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800631c:	eba3 0308 	sub.w	r3, r3, r8
 8006320:	6013      	str	r3, [r2, #0]
 8006322:	b008      	add	sp, #32
 8006324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006328 <__exponent>:
 8006328:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800632a:	2900      	cmp	r1, #0
 800632c:	bfb4      	ite	lt
 800632e:	232d      	movlt	r3, #45	; 0x2d
 8006330:	232b      	movge	r3, #43	; 0x2b
 8006332:	4604      	mov	r4, r0
 8006334:	bfb8      	it	lt
 8006336:	4249      	neglt	r1, r1
 8006338:	2909      	cmp	r1, #9
 800633a:	f804 2b02 	strb.w	r2, [r4], #2
 800633e:	7043      	strb	r3, [r0, #1]
 8006340:	dd21      	ble.n	8006386 <__exponent+0x5e>
 8006342:	f10d 0307 	add.w	r3, sp, #7
 8006346:	461f      	mov	r7, r3
 8006348:	260a      	movs	r6, #10
 800634a:	fb91 f5f6 	sdiv	r5, r1, r6
 800634e:	fb06 1115 	mls	r1, r6, r5, r1
 8006352:	2d09      	cmp	r5, #9
 8006354:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006358:	f803 1c01 	strb.w	r1, [r3, #-1]
 800635c:	f103 32ff 	add.w	r2, r3, #4294967295
 8006360:	4629      	mov	r1, r5
 8006362:	dc09      	bgt.n	8006378 <__exponent+0x50>
 8006364:	3130      	adds	r1, #48	; 0x30
 8006366:	3b02      	subs	r3, #2
 8006368:	f802 1c01 	strb.w	r1, [r2, #-1]
 800636c:	42bb      	cmp	r3, r7
 800636e:	4622      	mov	r2, r4
 8006370:	d304      	bcc.n	800637c <__exponent+0x54>
 8006372:	1a10      	subs	r0, r2, r0
 8006374:	b003      	add	sp, #12
 8006376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006378:	4613      	mov	r3, r2
 800637a:	e7e6      	b.n	800634a <__exponent+0x22>
 800637c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006380:	f804 2b01 	strb.w	r2, [r4], #1
 8006384:	e7f2      	b.n	800636c <__exponent+0x44>
 8006386:	2330      	movs	r3, #48	; 0x30
 8006388:	4419      	add	r1, r3
 800638a:	7083      	strb	r3, [r0, #2]
 800638c:	1d02      	adds	r2, r0, #4
 800638e:	70c1      	strb	r1, [r0, #3]
 8006390:	e7ef      	b.n	8006372 <__exponent+0x4a>
	...

08006394 <_printf_float>:
 8006394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006398:	b091      	sub	sp, #68	; 0x44
 800639a:	460c      	mov	r4, r1
 800639c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800639e:	4693      	mov	fp, r2
 80063a0:	461e      	mov	r6, r3
 80063a2:	4605      	mov	r5, r0
 80063a4:	f002 fb86 	bl	8008ab4 <_localeconv_r>
 80063a8:	6803      	ldr	r3, [r0, #0]
 80063aa:	4618      	mov	r0, r3
 80063ac:	9309      	str	r3, [sp, #36]	; 0x24
 80063ae:	f7f9 fecf 	bl	8000150 <strlen>
 80063b2:	2300      	movs	r3, #0
 80063b4:	930e      	str	r3, [sp, #56]	; 0x38
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	900a      	str	r0, [sp, #40]	; 0x28
 80063ba:	3307      	adds	r3, #7
 80063bc:	f023 0307 	bic.w	r3, r3, #7
 80063c0:	f103 0208 	add.w	r2, r3, #8
 80063c4:	f894 8018 	ldrb.w	r8, [r4, #24]
 80063c8:	f8d4 a000 	ldr.w	sl, [r4]
 80063cc:	603a      	str	r2, [r7, #0]
 80063ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80063d6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80063da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80063de:	930b      	str	r3, [sp, #44]	; 0x2c
 80063e0:	f04f 32ff 	mov.w	r2, #4294967295
 80063e4:	4ba6      	ldr	r3, [pc, #664]	; (8006680 <_printf_float+0x2ec>)
 80063e6:	4638      	mov	r0, r7
 80063e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063ea:	f7fa fb0f 	bl	8000a0c <__aeabi_dcmpun>
 80063ee:	bb68      	cbnz	r0, 800644c <_printf_float+0xb8>
 80063f0:	f04f 32ff 	mov.w	r2, #4294967295
 80063f4:	4ba2      	ldr	r3, [pc, #648]	; (8006680 <_printf_float+0x2ec>)
 80063f6:	4638      	mov	r0, r7
 80063f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063fa:	f7fa fae9 	bl	80009d0 <__aeabi_dcmple>
 80063fe:	bb28      	cbnz	r0, 800644c <_printf_float+0xb8>
 8006400:	2200      	movs	r2, #0
 8006402:	2300      	movs	r3, #0
 8006404:	4638      	mov	r0, r7
 8006406:	4649      	mov	r1, r9
 8006408:	f7fa fad8 	bl	80009bc <__aeabi_dcmplt>
 800640c:	b110      	cbz	r0, 8006414 <_printf_float+0x80>
 800640e:	232d      	movs	r3, #45	; 0x2d
 8006410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006414:	4f9b      	ldr	r7, [pc, #620]	; (8006684 <_printf_float+0x2f0>)
 8006416:	4b9c      	ldr	r3, [pc, #624]	; (8006688 <_printf_float+0x2f4>)
 8006418:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800641c:	bf98      	it	ls
 800641e:	461f      	movls	r7, r3
 8006420:	2303      	movs	r3, #3
 8006422:	f04f 0900 	mov.w	r9, #0
 8006426:	6123      	str	r3, [r4, #16]
 8006428:	f02a 0304 	bic.w	r3, sl, #4
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	9600      	str	r6, [sp, #0]
 8006430:	465b      	mov	r3, fp
 8006432:	aa0f      	add	r2, sp, #60	; 0x3c
 8006434:	4621      	mov	r1, r4
 8006436:	4628      	mov	r0, r5
 8006438:	f000 f9e2 	bl	8006800 <_printf_common>
 800643c:	3001      	adds	r0, #1
 800643e:	f040 8090 	bne.w	8006562 <_printf_float+0x1ce>
 8006442:	f04f 30ff 	mov.w	r0, #4294967295
 8006446:	b011      	add	sp, #68	; 0x44
 8006448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800644c:	463a      	mov	r2, r7
 800644e:	464b      	mov	r3, r9
 8006450:	4638      	mov	r0, r7
 8006452:	4649      	mov	r1, r9
 8006454:	f7fa fada 	bl	8000a0c <__aeabi_dcmpun>
 8006458:	b110      	cbz	r0, 8006460 <_printf_float+0xcc>
 800645a:	4f8c      	ldr	r7, [pc, #560]	; (800668c <_printf_float+0x2f8>)
 800645c:	4b8c      	ldr	r3, [pc, #560]	; (8006690 <_printf_float+0x2fc>)
 800645e:	e7db      	b.n	8006418 <_printf_float+0x84>
 8006460:	6863      	ldr	r3, [r4, #4]
 8006462:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8006466:	1c59      	adds	r1, r3, #1
 8006468:	a80d      	add	r0, sp, #52	; 0x34
 800646a:	a90e      	add	r1, sp, #56	; 0x38
 800646c:	d140      	bne.n	80064f0 <_printf_float+0x15c>
 800646e:	2306      	movs	r3, #6
 8006470:	6063      	str	r3, [r4, #4]
 8006472:	f04f 0c00 	mov.w	ip, #0
 8006476:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800647a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800647e:	6863      	ldr	r3, [r4, #4]
 8006480:	6022      	str	r2, [r4, #0]
 8006482:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	463a      	mov	r2, r7
 800648a:	464b      	mov	r3, r9
 800648c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006490:	4628      	mov	r0, r5
 8006492:	f7ff feed 	bl	8006270 <__cvt>
 8006496:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800649a:	2b47      	cmp	r3, #71	; 0x47
 800649c:	4607      	mov	r7, r0
 800649e:	d109      	bne.n	80064b4 <_printf_float+0x120>
 80064a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064a2:	1cd8      	adds	r0, r3, #3
 80064a4:	db02      	blt.n	80064ac <_printf_float+0x118>
 80064a6:	6862      	ldr	r2, [r4, #4]
 80064a8:	4293      	cmp	r3, r2
 80064aa:	dd47      	ble.n	800653c <_printf_float+0x1a8>
 80064ac:	f1a8 0802 	sub.w	r8, r8, #2
 80064b0:	fa5f f888 	uxtb.w	r8, r8
 80064b4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 80064b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80064ba:	d824      	bhi.n	8006506 <_printf_float+0x172>
 80064bc:	3901      	subs	r1, #1
 80064be:	4642      	mov	r2, r8
 80064c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80064c4:	910d      	str	r1, [sp, #52]	; 0x34
 80064c6:	f7ff ff2f 	bl	8006328 <__exponent>
 80064ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064cc:	4681      	mov	r9, r0
 80064ce:	1813      	adds	r3, r2, r0
 80064d0:	2a01      	cmp	r2, #1
 80064d2:	6123      	str	r3, [r4, #16]
 80064d4:	dc02      	bgt.n	80064dc <_printf_float+0x148>
 80064d6:	6822      	ldr	r2, [r4, #0]
 80064d8:	07d1      	lsls	r1, r2, #31
 80064da:	d501      	bpl.n	80064e0 <_printf_float+0x14c>
 80064dc:	3301      	adds	r3, #1
 80064de:	6123      	str	r3, [r4, #16]
 80064e0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d0a2      	beq.n	800642e <_printf_float+0x9a>
 80064e8:	232d      	movs	r3, #45	; 0x2d
 80064ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064ee:	e79e      	b.n	800642e <_printf_float+0x9a>
 80064f0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80064f4:	f000 816e 	beq.w	80067d4 <_printf_float+0x440>
 80064f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80064fc:	d1b9      	bne.n	8006472 <_printf_float+0xde>
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1b7      	bne.n	8006472 <_printf_float+0xde>
 8006502:	2301      	movs	r3, #1
 8006504:	e7b4      	b.n	8006470 <_printf_float+0xdc>
 8006506:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800650a:	d119      	bne.n	8006540 <_printf_float+0x1ac>
 800650c:	2900      	cmp	r1, #0
 800650e:	6863      	ldr	r3, [r4, #4]
 8006510:	dd0c      	ble.n	800652c <_printf_float+0x198>
 8006512:	6121      	str	r1, [r4, #16]
 8006514:	b913      	cbnz	r3, 800651c <_printf_float+0x188>
 8006516:	6822      	ldr	r2, [r4, #0]
 8006518:	07d2      	lsls	r2, r2, #31
 800651a:	d502      	bpl.n	8006522 <_printf_float+0x18e>
 800651c:	3301      	adds	r3, #1
 800651e:	440b      	add	r3, r1
 8006520:	6123      	str	r3, [r4, #16]
 8006522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006524:	f04f 0900 	mov.w	r9, #0
 8006528:	65a3      	str	r3, [r4, #88]	; 0x58
 800652a:	e7d9      	b.n	80064e0 <_printf_float+0x14c>
 800652c:	b913      	cbnz	r3, 8006534 <_printf_float+0x1a0>
 800652e:	6822      	ldr	r2, [r4, #0]
 8006530:	07d0      	lsls	r0, r2, #31
 8006532:	d501      	bpl.n	8006538 <_printf_float+0x1a4>
 8006534:	3302      	adds	r3, #2
 8006536:	e7f3      	b.n	8006520 <_printf_float+0x18c>
 8006538:	2301      	movs	r3, #1
 800653a:	e7f1      	b.n	8006520 <_printf_float+0x18c>
 800653c:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006540:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006544:	4293      	cmp	r3, r2
 8006546:	db05      	blt.n	8006554 <_printf_float+0x1c0>
 8006548:	6822      	ldr	r2, [r4, #0]
 800654a:	6123      	str	r3, [r4, #16]
 800654c:	07d1      	lsls	r1, r2, #31
 800654e:	d5e8      	bpl.n	8006522 <_printf_float+0x18e>
 8006550:	3301      	adds	r3, #1
 8006552:	e7e5      	b.n	8006520 <_printf_float+0x18c>
 8006554:	2b00      	cmp	r3, #0
 8006556:	bfcc      	ite	gt
 8006558:	2301      	movgt	r3, #1
 800655a:	f1c3 0302 	rsble	r3, r3, #2
 800655e:	4413      	add	r3, r2
 8006560:	e7de      	b.n	8006520 <_printf_float+0x18c>
 8006562:	6823      	ldr	r3, [r4, #0]
 8006564:	055a      	lsls	r2, r3, #21
 8006566:	d407      	bmi.n	8006578 <_printf_float+0x1e4>
 8006568:	6923      	ldr	r3, [r4, #16]
 800656a:	463a      	mov	r2, r7
 800656c:	4659      	mov	r1, fp
 800656e:	4628      	mov	r0, r5
 8006570:	47b0      	blx	r6
 8006572:	3001      	adds	r0, #1
 8006574:	d129      	bne.n	80065ca <_printf_float+0x236>
 8006576:	e764      	b.n	8006442 <_printf_float+0xae>
 8006578:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800657c:	f240 80d7 	bls.w	800672e <_printf_float+0x39a>
 8006580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006584:	2200      	movs	r2, #0
 8006586:	2300      	movs	r3, #0
 8006588:	f7fa fa0e 	bl	80009a8 <__aeabi_dcmpeq>
 800658c:	b388      	cbz	r0, 80065f2 <_printf_float+0x25e>
 800658e:	2301      	movs	r3, #1
 8006590:	4a40      	ldr	r2, [pc, #256]	; (8006694 <_printf_float+0x300>)
 8006592:	4659      	mov	r1, fp
 8006594:	4628      	mov	r0, r5
 8006596:	47b0      	blx	r6
 8006598:	3001      	adds	r0, #1
 800659a:	f43f af52 	beq.w	8006442 <_printf_float+0xae>
 800659e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80065a2:	429a      	cmp	r2, r3
 80065a4:	db02      	blt.n	80065ac <_printf_float+0x218>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	07d8      	lsls	r0, r3, #31
 80065aa:	d50e      	bpl.n	80065ca <_printf_float+0x236>
 80065ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065b0:	4659      	mov	r1, fp
 80065b2:	4628      	mov	r0, r5
 80065b4:	47b0      	blx	r6
 80065b6:	3001      	adds	r0, #1
 80065b8:	f43f af43 	beq.w	8006442 <_printf_float+0xae>
 80065bc:	2700      	movs	r7, #0
 80065be:	f104 081a 	add.w	r8, r4, #26
 80065c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065c4:	3b01      	subs	r3, #1
 80065c6:	42bb      	cmp	r3, r7
 80065c8:	dc09      	bgt.n	80065de <_printf_float+0x24a>
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	079f      	lsls	r7, r3, #30
 80065ce:	f100 80fd 	bmi.w	80067cc <_printf_float+0x438>
 80065d2:	68e0      	ldr	r0, [r4, #12]
 80065d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065d6:	4298      	cmp	r0, r3
 80065d8:	bfb8      	it	lt
 80065da:	4618      	movlt	r0, r3
 80065dc:	e733      	b.n	8006446 <_printf_float+0xb2>
 80065de:	2301      	movs	r3, #1
 80065e0:	4642      	mov	r2, r8
 80065e2:	4659      	mov	r1, fp
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b0      	blx	r6
 80065e8:	3001      	adds	r0, #1
 80065ea:	f43f af2a 	beq.w	8006442 <_printf_float+0xae>
 80065ee:	3701      	adds	r7, #1
 80065f0:	e7e7      	b.n	80065c2 <_printf_float+0x22e>
 80065f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	dc2b      	bgt.n	8006650 <_printf_float+0x2bc>
 80065f8:	2301      	movs	r3, #1
 80065fa:	4a26      	ldr	r2, [pc, #152]	; (8006694 <_printf_float+0x300>)
 80065fc:	4659      	mov	r1, fp
 80065fe:	4628      	mov	r0, r5
 8006600:	47b0      	blx	r6
 8006602:	3001      	adds	r0, #1
 8006604:	f43f af1d 	beq.w	8006442 <_printf_float+0xae>
 8006608:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800660a:	b923      	cbnz	r3, 8006616 <_printf_float+0x282>
 800660c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800660e:	b913      	cbnz	r3, 8006616 <_printf_float+0x282>
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	07d9      	lsls	r1, r3, #31
 8006614:	d5d9      	bpl.n	80065ca <_printf_float+0x236>
 8006616:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800661a:	4659      	mov	r1, fp
 800661c:	4628      	mov	r0, r5
 800661e:	47b0      	blx	r6
 8006620:	3001      	adds	r0, #1
 8006622:	f43f af0e 	beq.w	8006442 <_printf_float+0xae>
 8006626:	f04f 0800 	mov.w	r8, #0
 800662a:	f104 091a 	add.w	r9, r4, #26
 800662e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006630:	425b      	negs	r3, r3
 8006632:	4543      	cmp	r3, r8
 8006634:	dc01      	bgt.n	800663a <_printf_float+0x2a6>
 8006636:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006638:	e797      	b.n	800656a <_printf_float+0x1d6>
 800663a:	2301      	movs	r3, #1
 800663c:	464a      	mov	r2, r9
 800663e:	4659      	mov	r1, fp
 8006640:	4628      	mov	r0, r5
 8006642:	47b0      	blx	r6
 8006644:	3001      	adds	r0, #1
 8006646:	f43f aefc 	beq.w	8006442 <_printf_float+0xae>
 800664a:	f108 0801 	add.w	r8, r8, #1
 800664e:	e7ee      	b.n	800662e <_printf_float+0x29a>
 8006650:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006652:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006654:	429a      	cmp	r2, r3
 8006656:	bfa8      	it	ge
 8006658:	461a      	movge	r2, r3
 800665a:	2a00      	cmp	r2, #0
 800665c:	4690      	mov	r8, r2
 800665e:	dd07      	ble.n	8006670 <_printf_float+0x2dc>
 8006660:	4613      	mov	r3, r2
 8006662:	4659      	mov	r1, fp
 8006664:	463a      	mov	r2, r7
 8006666:	4628      	mov	r0, r5
 8006668:	47b0      	blx	r6
 800666a:	3001      	adds	r0, #1
 800666c:	f43f aee9 	beq.w	8006442 <_printf_float+0xae>
 8006670:	f104 031a 	add.w	r3, r4, #26
 8006674:	f04f 0a00 	mov.w	sl, #0
 8006678:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800667c:	930b      	str	r3, [sp, #44]	; 0x2c
 800667e:	e015      	b.n	80066ac <_printf_float+0x318>
 8006680:	7fefffff 	.word	0x7fefffff
 8006684:	080099e0 	.word	0x080099e0
 8006688:	080099dc 	.word	0x080099dc
 800668c:	080099e8 	.word	0x080099e8
 8006690:	080099e4 	.word	0x080099e4
 8006694:	080099ec 	.word	0x080099ec
 8006698:	2301      	movs	r3, #1
 800669a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800669c:	4659      	mov	r1, fp
 800669e:	4628      	mov	r0, r5
 80066a0:	47b0      	blx	r6
 80066a2:	3001      	adds	r0, #1
 80066a4:	f43f aecd 	beq.w	8006442 <_printf_float+0xae>
 80066a8:	f10a 0a01 	add.w	sl, sl, #1
 80066ac:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80066b0:	eba9 0308 	sub.w	r3, r9, r8
 80066b4:	4553      	cmp	r3, sl
 80066b6:	dcef      	bgt.n	8006698 <_printf_float+0x304>
 80066b8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80066bc:	429a      	cmp	r2, r3
 80066be:	444f      	add	r7, r9
 80066c0:	db14      	blt.n	80066ec <_printf_float+0x358>
 80066c2:	6823      	ldr	r3, [r4, #0]
 80066c4:	07da      	lsls	r2, r3, #31
 80066c6:	d411      	bmi.n	80066ec <_printf_float+0x358>
 80066c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80066cc:	eba3 0209 	sub.w	r2, r3, r9
 80066d0:	eba3 0901 	sub.w	r9, r3, r1
 80066d4:	4591      	cmp	r9, r2
 80066d6:	bfa8      	it	ge
 80066d8:	4691      	movge	r9, r2
 80066da:	f1b9 0f00 	cmp.w	r9, #0
 80066de:	dc0d      	bgt.n	80066fc <_printf_float+0x368>
 80066e0:	2700      	movs	r7, #0
 80066e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066e6:	f104 081a 	add.w	r8, r4, #26
 80066ea:	e018      	b.n	800671e <_printf_float+0x38a>
 80066ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066f0:	4659      	mov	r1, fp
 80066f2:	4628      	mov	r0, r5
 80066f4:	47b0      	blx	r6
 80066f6:	3001      	adds	r0, #1
 80066f8:	d1e6      	bne.n	80066c8 <_printf_float+0x334>
 80066fa:	e6a2      	b.n	8006442 <_printf_float+0xae>
 80066fc:	464b      	mov	r3, r9
 80066fe:	463a      	mov	r2, r7
 8006700:	4659      	mov	r1, fp
 8006702:	4628      	mov	r0, r5
 8006704:	47b0      	blx	r6
 8006706:	3001      	adds	r0, #1
 8006708:	d1ea      	bne.n	80066e0 <_printf_float+0x34c>
 800670a:	e69a      	b.n	8006442 <_printf_float+0xae>
 800670c:	2301      	movs	r3, #1
 800670e:	4642      	mov	r2, r8
 8006710:	4659      	mov	r1, fp
 8006712:	4628      	mov	r0, r5
 8006714:	47b0      	blx	r6
 8006716:	3001      	adds	r0, #1
 8006718:	f43f ae93 	beq.w	8006442 <_printf_float+0xae>
 800671c:	3701      	adds	r7, #1
 800671e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006722:	1a9b      	subs	r3, r3, r2
 8006724:	eba3 0309 	sub.w	r3, r3, r9
 8006728:	42bb      	cmp	r3, r7
 800672a:	dcef      	bgt.n	800670c <_printf_float+0x378>
 800672c:	e74d      	b.n	80065ca <_printf_float+0x236>
 800672e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006730:	2a01      	cmp	r2, #1
 8006732:	dc01      	bgt.n	8006738 <_printf_float+0x3a4>
 8006734:	07db      	lsls	r3, r3, #31
 8006736:	d538      	bpl.n	80067aa <_printf_float+0x416>
 8006738:	2301      	movs	r3, #1
 800673a:	463a      	mov	r2, r7
 800673c:	4659      	mov	r1, fp
 800673e:	4628      	mov	r0, r5
 8006740:	47b0      	blx	r6
 8006742:	3001      	adds	r0, #1
 8006744:	f43f ae7d 	beq.w	8006442 <_printf_float+0xae>
 8006748:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800674c:	4659      	mov	r1, fp
 800674e:	4628      	mov	r0, r5
 8006750:	47b0      	blx	r6
 8006752:	3001      	adds	r0, #1
 8006754:	f107 0701 	add.w	r7, r7, #1
 8006758:	f43f ae73 	beq.w	8006442 <_printf_float+0xae>
 800675c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006760:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006762:	2200      	movs	r2, #0
 8006764:	f103 38ff 	add.w	r8, r3, #4294967295
 8006768:	2300      	movs	r3, #0
 800676a:	f7fa f91d 	bl	80009a8 <__aeabi_dcmpeq>
 800676e:	b9c0      	cbnz	r0, 80067a2 <_printf_float+0x40e>
 8006770:	4643      	mov	r3, r8
 8006772:	463a      	mov	r2, r7
 8006774:	4659      	mov	r1, fp
 8006776:	4628      	mov	r0, r5
 8006778:	47b0      	blx	r6
 800677a:	3001      	adds	r0, #1
 800677c:	d10d      	bne.n	800679a <_printf_float+0x406>
 800677e:	e660      	b.n	8006442 <_printf_float+0xae>
 8006780:	2301      	movs	r3, #1
 8006782:	4642      	mov	r2, r8
 8006784:	4659      	mov	r1, fp
 8006786:	4628      	mov	r0, r5
 8006788:	47b0      	blx	r6
 800678a:	3001      	adds	r0, #1
 800678c:	f43f ae59 	beq.w	8006442 <_printf_float+0xae>
 8006790:	3701      	adds	r7, #1
 8006792:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006794:	3b01      	subs	r3, #1
 8006796:	42bb      	cmp	r3, r7
 8006798:	dcf2      	bgt.n	8006780 <_printf_float+0x3ec>
 800679a:	464b      	mov	r3, r9
 800679c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80067a0:	e6e4      	b.n	800656c <_printf_float+0x1d8>
 80067a2:	2700      	movs	r7, #0
 80067a4:	f104 081a 	add.w	r8, r4, #26
 80067a8:	e7f3      	b.n	8006792 <_printf_float+0x3fe>
 80067aa:	2301      	movs	r3, #1
 80067ac:	e7e1      	b.n	8006772 <_printf_float+0x3de>
 80067ae:	2301      	movs	r3, #1
 80067b0:	4642      	mov	r2, r8
 80067b2:	4659      	mov	r1, fp
 80067b4:	4628      	mov	r0, r5
 80067b6:	47b0      	blx	r6
 80067b8:	3001      	adds	r0, #1
 80067ba:	f43f ae42 	beq.w	8006442 <_printf_float+0xae>
 80067be:	3701      	adds	r7, #1
 80067c0:	68e3      	ldr	r3, [r4, #12]
 80067c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80067c4:	1a9b      	subs	r3, r3, r2
 80067c6:	42bb      	cmp	r3, r7
 80067c8:	dcf1      	bgt.n	80067ae <_printf_float+0x41a>
 80067ca:	e702      	b.n	80065d2 <_printf_float+0x23e>
 80067cc:	2700      	movs	r7, #0
 80067ce:	f104 0819 	add.w	r8, r4, #25
 80067d2:	e7f5      	b.n	80067c0 <_printf_float+0x42c>
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f43f ae94 	beq.w	8006502 <_printf_float+0x16e>
 80067da:	f04f 0c00 	mov.w	ip, #0
 80067de:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80067e2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80067e6:	6022      	str	r2, [r4, #0]
 80067e8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80067ec:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80067f0:	9300      	str	r3, [sp, #0]
 80067f2:	463a      	mov	r2, r7
 80067f4:	464b      	mov	r3, r9
 80067f6:	4628      	mov	r0, r5
 80067f8:	f7ff fd3a 	bl	8006270 <__cvt>
 80067fc:	4607      	mov	r7, r0
 80067fe:	e64f      	b.n	80064a0 <_printf_float+0x10c>

08006800 <_printf_common>:
 8006800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006804:	4691      	mov	r9, r2
 8006806:	461f      	mov	r7, r3
 8006808:	688a      	ldr	r2, [r1, #8]
 800680a:	690b      	ldr	r3, [r1, #16]
 800680c:	4606      	mov	r6, r0
 800680e:	4293      	cmp	r3, r2
 8006810:	bfb8      	it	lt
 8006812:	4613      	movlt	r3, r2
 8006814:	f8c9 3000 	str.w	r3, [r9]
 8006818:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800681c:	460c      	mov	r4, r1
 800681e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006822:	b112      	cbz	r2, 800682a <_printf_common+0x2a>
 8006824:	3301      	adds	r3, #1
 8006826:	f8c9 3000 	str.w	r3, [r9]
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	0699      	lsls	r1, r3, #26
 800682e:	bf42      	ittt	mi
 8006830:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006834:	3302      	addmi	r3, #2
 8006836:	f8c9 3000 	strmi.w	r3, [r9]
 800683a:	6825      	ldr	r5, [r4, #0]
 800683c:	f015 0506 	ands.w	r5, r5, #6
 8006840:	d107      	bne.n	8006852 <_printf_common+0x52>
 8006842:	f104 0a19 	add.w	sl, r4, #25
 8006846:	68e3      	ldr	r3, [r4, #12]
 8006848:	f8d9 2000 	ldr.w	r2, [r9]
 800684c:	1a9b      	subs	r3, r3, r2
 800684e:	42ab      	cmp	r3, r5
 8006850:	dc29      	bgt.n	80068a6 <_printf_common+0xa6>
 8006852:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006856:	6822      	ldr	r2, [r4, #0]
 8006858:	3300      	adds	r3, #0
 800685a:	bf18      	it	ne
 800685c:	2301      	movne	r3, #1
 800685e:	0692      	lsls	r2, r2, #26
 8006860:	d42e      	bmi.n	80068c0 <_printf_common+0xc0>
 8006862:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006866:	4639      	mov	r1, r7
 8006868:	4630      	mov	r0, r6
 800686a:	47c0      	blx	r8
 800686c:	3001      	adds	r0, #1
 800686e:	d021      	beq.n	80068b4 <_printf_common+0xb4>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	68e5      	ldr	r5, [r4, #12]
 8006874:	f003 0306 	and.w	r3, r3, #6
 8006878:	2b04      	cmp	r3, #4
 800687a:	bf18      	it	ne
 800687c:	2500      	movne	r5, #0
 800687e:	f8d9 2000 	ldr.w	r2, [r9]
 8006882:	f04f 0900 	mov.w	r9, #0
 8006886:	bf08      	it	eq
 8006888:	1aad      	subeq	r5, r5, r2
 800688a:	68a3      	ldr	r3, [r4, #8]
 800688c:	6922      	ldr	r2, [r4, #16]
 800688e:	bf08      	it	eq
 8006890:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006894:	4293      	cmp	r3, r2
 8006896:	bfc4      	itt	gt
 8006898:	1a9b      	subgt	r3, r3, r2
 800689a:	18ed      	addgt	r5, r5, r3
 800689c:	341a      	adds	r4, #26
 800689e:	454d      	cmp	r5, r9
 80068a0:	d11a      	bne.n	80068d8 <_printf_common+0xd8>
 80068a2:	2000      	movs	r0, #0
 80068a4:	e008      	b.n	80068b8 <_printf_common+0xb8>
 80068a6:	2301      	movs	r3, #1
 80068a8:	4652      	mov	r2, sl
 80068aa:	4639      	mov	r1, r7
 80068ac:	4630      	mov	r0, r6
 80068ae:	47c0      	blx	r8
 80068b0:	3001      	adds	r0, #1
 80068b2:	d103      	bne.n	80068bc <_printf_common+0xbc>
 80068b4:	f04f 30ff 	mov.w	r0, #4294967295
 80068b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068bc:	3501      	adds	r5, #1
 80068be:	e7c2      	b.n	8006846 <_printf_common+0x46>
 80068c0:	2030      	movs	r0, #48	; 0x30
 80068c2:	18e1      	adds	r1, r4, r3
 80068c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80068c8:	1c5a      	adds	r2, r3, #1
 80068ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80068ce:	4422      	add	r2, r4
 80068d0:	3302      	adds	r3, #2
 80068d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80068d6:	e7c4      	b.n	8006862 <_printf_common+0x62>
 80068d8:	2301      	movs	r3, #1
 80068da:	4622      	mov	r2, r4
 80068dc:	4639      	mov	r1, r7
 80068de:	4630      	mov	r0, r6
 80068e0:	47c0      	blx	r8
 80068e2:	3001      	adds	r0, #1
 80068e4:	d0e6      	beq.n	80068b4 <_printf_common+0xb4>
 80068e6:	f109 0901 	add.w	r9, r9, #1
 80068ea:	e7d8      	b.n	800689e <_printf_common+0x9e>

080068ec <_printf_i>:
 80068ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80068f0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80068f4:	460c      	mov	r4, r1
 80068f6:	7e09      	ldrb	r1, [r1, #24]
 80068f8:	b085      	sub	sp, #20
 80068fa:	296e      	cmp	r1, #110	; 0x6e
 80068fc:	4617      	mov	r7, r2
 80068fe:	4606      	mov	r6, r0
 8006900:	4698      	mov	r8, r3
 8006902:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006904:	f000 80b3 	beq.w	8006a6e <_printf_i+0x182>
 8006908:	d822      	bhi.n	8006950 <_printf_i+0x64>
 800690a:	2963      	cmp	r1, #99	; 0x63
 800690c:	d036      	beq.n	800697c <_printf_i+0x90>
 800690e:	d80a      	bhi.n	8006926 <_printf_i+0x3a>
 8006910:	2900      	cmp	r1, #0
 8006912:	f000 80b9 	beq.w	8006a88 <_printf_i+0x19c>
 8006916:	2958      	cmp	r1, #88	; 0x58
 8006918:	f000 8083 	beq.w	8006a22 <_printf_i+0x136>
 800691c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006920:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006924:	e032      	b.n	800698c <_printf_i+0xa0>
 8006926:	2964      	cmp	r1, #100	; 0x64
 8006928:	d001      	beq.n	800692e <_printf_i+0x42>
 800692a:	2969      	cmp	r1, #105	; 0x69
 800692c:	d1f6      	bne.n	800691c <_printf_i+0x30>
 800692e:	6820      	ldr	r0, [r4, #0]
 8006930:	6813      	ldr	r3, [r2, #0]
 8006932:	0605      	lsls	r5, r0, #24
 8006934:	f103 0104 	add.w	r1, r3, #4
 8006938:	d52a      	bpl.n	8006990 <_printf_i+0xa4>
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	6011      	str	r1, [r2, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	da03      	bge.n	800694a <_printf_i+0x5e>
 8006942:	222d      	movs	r2, #45	; 0x2d
 8006944:	425b      	negs	r3, r3
 8006946:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800694a:	486f      	ldr	r0, [pc, #444]	; (8006b08 <_printf_i+0x21c>)
 800694c:	220a      	movs	r2, #10
 800694e:	e039      	b.n	80069c4 <_printf_i+0xd8>
 8006950:	2973      	cmp	r1, #115	; 0x73
 8006952:	f000 809d 	beq.w	8006a90 <_printf_i+0x1a4>
 8006956:	d808      	bhi.n	800696a <_printf_i+0x7e>
 8006958:	296f      	cmp	r1, #111	; 0x6f
 800695a:	d020      	beq.n	800699e <_printf_i+0xb2>
 800695c:	2970      	cmp	r1, #112	; 0x70
 800695e:	d1dd      	bne.n	800691c <_printf_i+0x30>
 8006960:	6823      	ldr	r3, [r4, #0]
 8006962:	f043 0320 	orr.w	r3, r3, #32
 8006966:	6023      	str	r3, [r4, #0]
 8006968:	e003      	b.n	8006972 <_printf_i+0x86>
 800696a:	2975      	cmp	r1, #117	; 0x75
 800696c:	d017      	beq.n	800699e <_printf_i+0xb2>
 800696e:	2978      	cmp	r1, #120	; 0x78
 8006970:	d1d4      	bne.n	800691c <_printf_i+0x30>
 8006972:	2378      	movs	r3, #120	; 0x78
 8006974:	4865      	ldr	r0, [pc, #404]	; (8006b0c <_printf_i+0x220>)
 8006976:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800697a:	e055      	b.n	8006a28 <_printf_i+0x13c>
 800697c:	6813      	ldr	r3, [r2, #0]
 800697e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006982:	1d19      	adds	r1, r3, #4
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6011      	str	r1, [r2, #0]
 8006988:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800698c:	2301      	movs	r3, #1
 800698e:	e08c      	b.n	8006aaa <_printf_i+0x1be>
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006996:	6011      	str	r1, [r2, #0]
 8006998:	bf18      	it	ne
 800699a:	b21b      	sxthne	r3, r3
 800699c:	e7cf      	b.n	800693e <_printf_i+0x52>
 800699e:	6813      	ldr	r3, [r2, #0]
 80069a0:	6825      	ldr	r5, [r4, #0]
 80069a2:	1d18      	adds	r0, r3, #4
 80069a4:	6010      	str	r0, [r2, #0]
 80069a6:	0628      	lsls	r0, r5, #24
 80069a8:	d501      	bpl.n	80069ae <_printf_i+0xc2>
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	e002      	b.n	80069b4 <_printf_i+0xc8>
 80069ae:	0668      	lsls	r0, r5, #25
 80069b0:	d5fb      	bpl.n	80069aa <_printf_i+0xbe>
 80069b2:	881b      	ldrh	r3, [r3, #0]
 80069b4:	296f      	cmp	r1, #111	; 0x6f
 80069b6:	bf14      	ite	ne
 80069b8:	220a      	movne	r2, #10
 80069ba:	2208      	moveq	r2, #8
 80069bc:	4852      	ldr	r0, [pc, #328]	; (8006b08 <_printf_i+0x21c>)
 80069be:	2100      	movs	r1, #0
 80069c0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80069c4:	6865      	ldr	r5, [r4, #4]
 80069c6:	2d00      	cmp	r5, #0
 80069c8:	60a5      	str	r5, [r4, #8]
 80069ca:	f2c0 8095 	blt.w	8006af8 <_printf_i+0x20c>
 80069ce:	6821      	ldr	r1, [r4, #0]
 80069d0:	f021 0104 	bic.w	r1, r1, #4
 80069d4:	6021      	str	r1, [r4, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d13d      	bne.n	8006a56 <_printf_i+0x16a>
 80069da:	2d00      	cmp	r5, #0
 80069dc:	f040 808e 	bne.w	8006afc <_printf_i+0x210>
 80069e0:	4665      	mov	r5, ip
 80069e2:	2a08      	cmp	r2, #8
 80069e4:	d10b      	bne.n	80069fe <_printf_i+0x112>
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	07db      	lsls	r3, r3, #31
 80069ea:	d508      	bpl.n	80069fe <_printf_i+0x112>
 80069ec:	6923      	ldr	r3, [r4, #16]
 80069ee:	6862      	ldr	r2, [r4, #4]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	bfde      	ittt	le
 80069f4:	2330      	movle	r3, #48	; 0x30
 80069f6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069fa:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069fe:	ebac 0305 	sub.w	r3, ip, r5
 8006a02:	6123      	str	r3, [r4, #16]
 8006a04:	f8cd 8000 	str.w	r8, [sp]
 8006a08:	463b      	mov	r3, r7
 8006a0a:	aa03      	add	r2, sp, #12
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f7ff fef6 	bl	8006800 <_printf_common>
 8006a14:	3001      	adds	r0, #1
 8006a16:	d14d      	bne.n	8006ab4 <_printf_i+0x1c8>
 8006a18:	f04f 30ff 	mov.w	r0, #4294967295
 8006a1c:	b005      	add	sp, #20
 8006a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a22:	4839      	ldr	r0, [pc, #228]	; (8006b08 <_printf_i+0x21c>)
 8006a24:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006a28:	6813      	ldr	r3, [r2, #0]
 8006a2a:	6821      	ldr	r1, [r4, #0]
 8006a2c:	1d1d      	adds	r5, r3, #4
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	6015      	str	r5, [r2, #0]
 8006a32:	060a      	lsls	r2, r1, #24
 8006a34:	d50b      	bpl.n	8006a4e <_printf_i+0x162>
 8006a36:	07ca      	lsls	r2, r1, #31
 8006a38:	bf44      	itt	mi
 8006a3a:	f041 0120 	orrmi.w	r1, r1, #32
 8006a3e:	6021      	strmi	r1, [r4, #0]
 8006a40:	b91b      	cbnz	r3, 8006a4a <_printf_i+0x15e>
 8006a42:	6822      	ldr	r2, [r4, #0]
 8006a44:	f022 0220 	bic.w	r2, r2, #32
 8006a48:	6022      	str	r2, [r4, #0]
 8006a4a:	2210      	movs	r2, #16
 8006a4c:	e7b7      	b.n	80069be <_printf_i+0xd2>
 8006a4e:	064d      	lsls	r5, r1, #25
 8006a50:	bf48      	it	mi
 8006a52:	b29b      	uxthmi	r3, r3
 8006a54:	e7ef      	b.n	8006a36 <_printf_i+0x14a>
 8006a56:	4665      	mov	r5, ip
 8006a58:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a5c:	fb02 3311 	mls	r3, r2, r1, r3
 8006a60:	5cc3      	ldrb	r3, [r0, r3]
 8006a62:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006a66:	460b      	mov	r3, r1
 8006a68:	2900      	cmp	r1, #0
 8006a6a:	d1f5      	bne.n	8006a58 <_printf_i+0x16c>
 8006a6c:	e7b9      	b.n	80069e2 <_printf_i+0xf6>
 8006a6e:	6813      	ldr	r3, [r2, #0]
 8006a70:	6825      	ldr	r5, [r4, #0]
 8006a72:	1d18      	adds	r0, r3, #4
 8006a74:	6961      	ldr	r1, [r4, #20]
 8006a76:	6010      	str	r0, [r2, #0]
 8006a78:	0628      	lsls	r0, r5, #24
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	d501      	bpl.n	8006a82 <_printf_i+0x196>
 8006a7e:	6019      	str	r1, [r3, #0]
 8006a80:	e002      	b.n	8006a88 <_printf_i+0x19c>
 8006a82:	066a      	lsls	r2, r5, #25
 8006a84:	d5fb      	bpl.n	8006a7e <_printf_i+0x192>
 8006a86:	8019      	strh	r1, [r3, #0]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	4665      	mov	r5, ip
 8006a8c:	6123      	str	r3, [r4, #16]
 8006a8e:	e7b9      	b.n	8006a04 <_printf_i+0x118>
 8006a90:	6813      	ldr	r3, [r2, #0]
 8006a92:	1d19      	adds	r1, r3, #4
 8006a94:	6011      	str	r1, [r2, #0]
 8006a96:	681d      	ldr	r5, [r3, #0]
 8006a98:	6862      	ldr	r2, [r4, #4]
 8006a9a:	2100      	movs	r1, #0
 8006a9c:	4628      	mov	r0, r5
 8006a9e:	f002 f831 	bl	8008b04 <memchr>
 8006aa2:	b108      	cbz	r0, 8006aa8 <_printf_i+0x1bc>
 8006aa4:	1b40      	subs	r0, r0, r5
 8006aa6:	6060      	str	r0, [r4, #4]
 8006aa8:	6863      	ldr	r3, [r4, #4]
 8006aaa:	6123      	str	r3, [r4, #16]
 8006aac:	2300      	movs	r3, #0
 8006aae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ab2:	e7a7      	b.n	8006a04 <_printf_i+0x118>
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	462a      	mov	r2, r5
 8006ab8:	4639      	mov	r1, r7
 8006aba:	4630      	mov	r0, r6
 8006abc:	47c0      	blx	r8
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d0aa      	beq.n	8006a18 <_printf_i+0x12c>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	079b      	lsls	r3, r3, #30
 8006ac6:	d413      	bmi.n	8006af0 <_printf_i+0x204>
 8006ac8:	68e0      	ldr	r0, [r4, #12]
 8006aca:	9b03      	ldr	r3, [sp, #12]
 8006acc:	4298      	cmp	r0, r3
 8006ace:	bfb8      	it	lt
 8006ad0:	4618      	movlt	r0, r3
 8006ad2:	e7a3      	b.n	8006a1c <_printf_i+0x130>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	464a      	mov	r2, r9
 8006ad8:	4639      	mov	r1, r7
 8006ada:	4630      	mov	r0, r6
 8006adc:	47c0      	blx	r8
 8006ade:	3001      	adds	r0, #1
 8006ae0:	d09a      	beq.n	8006a18 <_printf_i+0x12c>
 8006ae2:	3501      	adds	r5, #1
 8006ae4:	68e3      	ldr	r3, [r4, #12]
 8006ae6:	9a03      	ldr	r2, [sp, #12]
 8006ae8:	1a9b      	subs	r3, r3, r2
 8006aea:	42ab      	cmp	r3, r5
 8006aec:	dcf2      	bgt.n	8006ad4 <_printf_i+0x1e8>
 8006aee:	e7eb      	b.n	8006ac8 <_printf_i+0x1dc>
 8006af0:	2500      	movs	r5, #0
 8006af2:	f104 0919 	add.w	r9, r4, #25
 8006af6:	e7f5      	b.n	8006ae4 <_printf_i+0x1f8>
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1ac      	bne.n	8006a56 <_printf_i+0x16a>
 8006afc:	7803      	ldrb	r3, [r0, #0]
 8006afe:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b02:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b06:	e76c      	b.n	80069e2 <_printf_i+0xf6>
 8006b08:	080099ee 	.word	0x080099ee
 8006b0c:	080099ff 	.word	0x080099ff

08006b10 <siprintf>:
 8006b10:	b40e      	push	{r1, r2, r3}
 8006b12:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006b16:	b500      	push	{lr}
 8006b18:	b09c      	sub	sp, #112	; 0x70
 8006b1a:	ab1d      	add	r3, sp, #116	; 0x74
 8006b1c:	9002      	str	r0, [sp, #8]
 8006b1e:	9006      	str	r0, [sp, #24]
 8006b20:	9107      	str	r1, [sp, #28]
 8006b22:	9104      	str	r1, [sp, #16]
 8006b24:	4808      	ldr	r0, [pc, #32]	; (8006b48 <siprintf+0x38>)
 8006b26:	4909      	ldr	r1, [pc, #36]	; (8006b4c <siprintf+0x3c>)
 8006b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b2c:	9105      	str	r1, [sp, #20]
 8006b2e:	6800      	ldr	r0, [r0, #0]
 8006b30:	a902      	add	r1, sp, #8
 8006b32:	9301      	str	r3, [sp, #4]
 8006b34:	f002 fd06 	bl	8009544 <_svfiprintf_r>
 8006b38:	2200      	movs	r2, #0
 8006b3a:	9b02      	ldr	r3, [sp, #8]
 8006b3c:	701a      	strb	r2, [r3, #0]
 8006b3e:	b01c      	add	sp, #112	; 0x70
 8006b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b44:	b003      	add	sp, #12
 8006b46:	4770      	bx	lr
 8006b48:	20000018 	.word	0x20000018
 8006b4c:	ffff0208 	.word	0xffff0208

08006b50 <strncmp>:
 8006b50:	b510      	push	{r4, lr}
 8006b52:	b16a      	cbz	r2, 8006b70 <strncmp+0x20>
 8006b54:	3901      	subs	r1, #1
 8006b56:	1884      	adds	r4, r0, r2
 8006b58:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006b5c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d103      	bne.n	8006b6c <strncmp+0x1c>
 8006b64:	42a0      	cmp	r0, r4
 8006b66:	d001      	beq.n	8006b6c <strncmp+0x1c>
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1f5      	bne.n	8006b58 <strncmp+0x8>
 8006b6c:	1a98      	subs	r0, r3, r2
 8006b6e:	bd10      	pop	{r4, pc}
 8006b70:	4610      	mov	r0, r2
 8006b72:	e7fc      	b.n	8006b6e <strncmp+0x1e>

08006b74 <sulp>:
 8006b74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b78:	460f      	mov	r7, r1
 8006b7a:	4690      	mov	r8, r2
 8006b7c:	f002 faa6 	bl	80090cc <__ulp>
 8006b80:	4604      	mov	r4, r0
 8006b82:	460d      	mov	r5, r1
 8006b84:	f1b8 0f00 	cmp.w	r8, #0
 8006b88:	d011      	beq.n	8006bae <sulp+0x3a>
 8006b8a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006b8e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	dd0b      	ble.n	8006bae <sulp+0x3a>
 8006b96:	2400      	movs	r4, #0
 8006b98:	051b      	lsls	r3, r3, #20
 8006b9a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006b9e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006ba2:	4622      	mov	r2, r4
 8006ba4:	462b      	mov	r3, r5
 8006ba6:	f7f9 fc97 	bl	80004d8 <__aeabi_dmul>
 8006baa:	4604      	mov	r4, r0
 8006bac:	460d      	mov	r5, r1
 8006bae:	4620      	mov	r0, r4
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006bb8 <_strtod_l>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	461f      	mov	r7, r3
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	b0a1      	sub	sp, #132	; 0x84
 8006bc2:	4683      	mov	fp, r0
 8006bc4:	4638      	mov	r0, r7
 8006bc6:	460e      	mov	r6, r1
 8006bc8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006bca:	931c      	str	r3, [sp, #112]	; 0x70
 8006bcc:	f001 ff70 	bl	8008ab0 <__localeconv_l>
 8006bd0:	4680      	mov	r8, r0
 8006bd2:	6800      	ldr	r0, [r0, #0]
 8006bd4:	f7f9 fabc 	bl	8000150 <strlen>
 8006bd8:	f04f 0900 	mov.w	r9, #0
 8006bdc:	4604      	mov	r4, r0
 8006bde:	f04f 0a00 	mov.w	sl, #0
 8006be2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006be4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006be6:	781a      	ldrb	r2, [r3, #0]
 8006be8:	2a0d      	cmp	r2, #13
 8006bea:	d832      	bhi.n	8006c52 <_strtod_l+0x9a>
 8006bec:	2a09      	cmp	r2, #9
 8006bee:	d236      	bcs.n	8006c5e <_strtod_l+0xa6>
 8006bf0:	2a00      	cmp	r2, #0
 8006bf2:	d03e      	beq.n	8006c72 <_strtod_l+0xba>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	930d      	str	r3, [sp, #52]	; 0x34
 8006bf8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006bfa:	782b      	ldrb	r3, [r5, #0]
 8006bfc:	2b30      	cmp	r3, #48	; 0x30
 8006bfe:	f040 80ac 	bne.w	8006d5a <_strtod_l+0x1a2>
 8006c02:	786b      	ldrb	r3, [r5, #1]
 8006c04:	2b58      	cmp	r3, #88	; 0x58
 8006c06:	d001      	beq.n	8006c0c <_strtod_l+0x54>
 8006c08:	2b78      	cmp	r3, #120	; 0x78
 8006c0a:	d167      	bne.n	8006cdc <_strtod_l+0x124>
 8006c0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c0e:	9702      	str	r7, [sp, #8]
 8006c10:	9301      	str	r3, [sp, #4]
 8006c12:	ab1c      	add	r3, sp, #112	; 0x70
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	4a89      	ldr	r2, [pc, #548]	; (8006e3c <_strtod_l+0x284>)
 8006c18:	ab1d      	add	r3, sp, #116	; 0x74
 8006c1a:	a91b      	add	r1, sp, #108	; 0x6c
 8006c1c:	4658      	mov	r0, fp
 8006c1e:	f001 fc6f 	bl	8008500 <__gethex>
 8006c22:	f010 0407 	ands.w	r4, r0, #7
 8006c26:	4606      	mov	r6, r0
 8006c28:	d005      	beq.n	8006c36 <_strtod_l+0x7e>
 8006c2a:	2c06      	cmp	r4, #6
 8006c2c:	d12b      	bne.n	8006c86 <_strtod_l+0xce>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	3501      	adds	r5, #1
 8006c32:	951b      	str	r5, [sp, #108]	; 0x6c
 8006c34:	930d      	str	r3, [sp, #52]	; 0x34
 8006c36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f040 85a6 	bne.w	800778a <_strtod_l+0xbd2>
 8006c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c40:	b1e3      	cbz	r3, 8006c7c <_strtod_l+0xc4>
 8006c42:	464a      	mov	r2, r9
 8006c44:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8006c48:	4610      	mov	r0, r2
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	b021      	add	sp, #132	; 0x84
 8006c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c52:	2a2b      	cmp	r2, #43	; 0x2b
 8006c54:	d015      	beq.n	8006c82 <_strtod_l+0xca>
 8006c56:	2a2d      	cmp	r2, #45	; 0x2d
 8006c58:	d004      	beq.n	8006c64 <_strtod_l+0xac>
 8006c5a:	2a20      	cmp	r2, #32
 8006c5c:	d1ca      	bne.n	8006bf4 <_strtod_l+0x3c>
 8006c5e:	3301      	adds	r3, #1
 8006c60:	931b      	str	r3, [sp, #108]	; 0x6c
 8006c62:	e7bf      	b.n	8006be4 <_strtod_l+0x2c>
 8006c64:	2201      	movs	r2, #1
 8006c66:	920d      	str	r2, [sp, #52]	; 0x34
 8006c68:	1c5a      	adds	r2, r3, #1
 8006c6a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006c6c:	785b      	ldrb	r3, [r3, #1]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1c2      	bne.n	8006bf8 <_strtod_l+0x40>
 8006c72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c74:	961b      	str	r6, [sp, #108]	; 0x6c
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f040 8585 	bne.w	8007786 <_strtod_l+0xbce>
 8006c7c:	464a      	mov	r2, r9
 8006c7e:	4653      	mov	r3, sl
 8006c80:	e7e2      	b.n	8006c48 <_strtod_l+0x90>
 8006c82:	2200      	movs	r2, #0
 8006c84:	e7ef      	b.n	8006c66 <_strtod_l+0xae>
 8006c86:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006c88:	b13a      	cbz	r2, 8006c9a <_strtod_l+0xe2>
 8006c8a:	2135      	movs	r1, #53	; 0x35
 8006c8c:	a81e      	add	r0, sp, #120	; 0x78
 8006c8e:	f002 fb10 	bl	80092b2 <__copybits>
 8006c92:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006c94:	4658      	mov	r0, fp
 8006c96:	f001 ff82 	bl	8008b9e <_Bfree>
 8006c9a:	3c01      	subs	r4, #1
 8006c9c:	2c04      	cmp	r4, #4
 8006c9e:	d806      	bhi.n	8006cae <_strtod_l+0xf6>
 8006ca0:	e8df f004 	tbb	[pc, r4]
 8006ca4:	1714030a 	.word	0x1714030a
 8006ca8:	0a          	.byte	0x0a
 8006ca9:	00          	.byte	0x00
 8006caa:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 8006cae:	0731      	lsls	r1, r6, #28
 8006cb0:	d5c1      	bpl.n	8006c36 <_strtod_l+0x7e>
 8006cb2:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8006cb6:	e7be      	b.n	8006c36 <_strtod_l+0x7e>
 8006cb8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006cba:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 8006cbe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006cc2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006cc6:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8006cca:	e7f0      	b.n	8006cae <_strtod_l+0xf6>
 8006ccc:	f8df a170 	ldr.w	sl, [pc, #368]	; 8006e40 <_strtod_l+0x288>
 8006cd0:	e7ed      	b.n	8006cae <_strtod_l+0xf6>
 8006cd2:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8006cd6:	f04f 39ff 	mov.w	r9, #4294967295
 8006cda:	e7e8      	b.n	8006cae <_strtod_l+0xf6>
 8006cdc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	921b      	str	r2, [sp, #108]	; 0x6c
 8006ce2:	785b      	ldrb	r3, [r3, #1]
 8006ce4:	2b30      	cmp	r3, #48	; 0x30
 8006ce6:	d0f9      	beq.n	8006cdc <_strtod_l+0x124>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d0a4      	beq.n	8006c36 <_strtod_l+0x7e>
 8006cec:	2301      	movs	r3, #1
 8006cee:	2500      	movs	r5, #0
 8006cf0:	220a      	movs	r2, #10
 8006cf2:	9307      	str	r3, [sp, #28]
 8006cf4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006cf6:	9506      	str	r5, [sp, #24]
 8006cf8:	9308      	str	r3, [sp, #32]
 8006cfa:	9504      	str	r5, [sp, #16]
 8006cfc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006cfe:	7807      	ldrb	r7, [r0, #0]
 8006d00:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8006d04:	b2d9      	uxtb	r1, r3
 8006d06:	2909      	cmp	r1, #9
 8006d08:	d929      	bls.n	8006d5e <_strtod_l+0x1a6>
 8006d0a:	4622      	mov	r2, r4
 8006d0c:	f8d8 1000 	ldr.w	r1, [r8]
 8006d10:	f7ff ff1e 	bl	8006b50 <strncmp>
 8006d14:	2800      	cmp	r0, #0
 8006d16:	d031      	beq.n	8006d7c <_strtod_l+0x1c4>
 8006d18:	2000      	movs	r0, #0
 8006d1a:	463b      	mov	r3, r7
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	9c04      	ldr	r4, [sp, #16]
 8006d20:	9005      	str	r0, [sp, #20]
 8006d22:	2b65      	cmp	r3, #101	; 0x65
 8006d24:	d001      	beq.n	8006d2a <_strtod_l+0x172>
 8006d26:	2b45      	cmp	r3, #69	; 0x45
 8006d28:	d114      	bne.n	8006d54 <_strtod_l+0x19c>
 8006d2a:	b924      	cbnz	r4, 8006d36 <_strtod_l+0x17e>
 8006d2c:	b910      	cbnz	r0, 8006d34 <_strtod_l+0x17c>
 8006d2e:	9b07      	ldr	r3, [sp, #28]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d09e      	beq.n	8006c72 <_strtod_l+0xba>
 8006d34:	2400      	movs	r4, #0
 8006d36:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8006d38:	1c73      	adds	r3, r6, #1
 8006d3a:	931b      	str	r3, [sp, #108]	; 0x6c
 8006d3c:	7873      	ldrb	r3, [r6, #1]
 8006d3e:	2b2b      	cmp	r3, #43	; 0x2b
 8006d40:	d078      	beq.n	8006e34 <_strtod_l+0x27c>
 8006d42:	2b2d      	cmp	r3, #45	; 0x2d
 8006d44:	d070      	beq.n	8006e28 <_strtod_l+0x270>
 8006d46:	f04f 0c00 	mov.w	ip, #0
 8006d4a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8006d4e:	2f09      	cmp	r7, #9
 8006d50:	d97c      	bls.n	8006e4c <_strtod_l+0x294>
 8006d52:	961b      	str	r6, [sp, #108]	; 0x6c
 8006d54:	f04f 0e00 	mov.w	lr, #0
 8006d58:	e09a      	b.n	8006e90 <_strtod_l+0x2d8>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	e7c7      	b.n	8006cee <_strtod_l+0x136>
 8006d5e:	9904      	ldr	r1, [sp, #16]
 8006d60:	3001      	adds	r0, #1
 8006d62:	2908      	cmp	r1, #8
 8006d64:	bfd7      	itett	le
 8006d66:	9906      	ldrle	r1, [sp, #24]
 8006d68:	fb02 3505 	mlagt	r5, r2, r5, r3
 8006d6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006d70:	9306      	strle	r3, [sp, #24]
 8006d72:	9b04      	ldr	r3, [sp, #16]
 8006d74:	901b      	str	r0, [sp, #108]	; 0x6c
 8006d76:	3301      	adds	r3, #1
 8006d78:	9304      	str	r3, [sp, #16]
 8006d7a:	e7bf      	b.n	8006cfc <_strtod_l+0x144>
 8006d7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d7e:	191a      	adds	r2, r3, r4
 8006d80:	921b      	str	r2, [sp, #108]	; 0x6c
 8006d82:	9a04      	ldr	r2, [sp, #16]
 8006d84:	5d1b      	ldrb	r3, [r3, r4]
 8006d86:	2a00      	cmp	r2, #0
 8006d88:	d037      	beq.n	8006dfa <_strtod_l+0x242>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	9c04      	ldr	r4, [sp, #16]
 8006d8e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006d92:	2909      	cmp	r1, #9
 8006d94:	d913      	bls.n	8006dbe <_strtod_l+0x206>
 8006d96:	2101      	movs	r1, #1
 8006d98:	9105      	str	r1, [sp, #20]
 8006d9a:	e7c2      	b.n	8006d22 <_strtod_l+0x16a>
 8006d9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006d9e:	3001      	adds	r0, #1
 8006da0:	1c5a      	adds	r2, r3, #1
 8006da2:	921b      	str	r2, [sp, #108]	; 0x6c
 8006da4:	785b      	ldrb	r3, [r3, #1]
 8006da6:	2b30      	cmp	r3, #48	; 0x30
 8006da8:	d0f8      	beq.n	8006d9c <_strtod_l+0x1e4>
 8006daa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006dae:	2a08      	cmp	r2, #8
 8006db0:	f200 84f0 	bhi.w	8007794 <_strtod_l+0xbdc>
 8006db4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006db6:	9208      	str	r2, [sp, #32]
 8006db8:	4602      	mov	r2, r0
 8006dba:	2000      	movs	r0, #0
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8006dc2:	f100 0101 	add.w	r1, r0, #1
 8006dc6:	d012      	beq.n	8006dee <_strtod_l+0x236>
 8006dc8:	440a      	add	r2, r1
 8006dca:	270a      	movs	r7, #10
 8006dcc:	4621      	mov	r1, r4
 8006dce:	eb00 0c04 	add.w	ip, r0, r4
 8006dd2:	458c      	cmp	ip, r1
 8006dd4:	d113      	bne.n	8006dfe <_strtod_l+0x246>
 8006dd6:	1821      	adds	r1, r4, r0
 8006dd8:	2908      	cmp	r1, #8
 8006dda:	f104 0401 	add.w	r4, r4, #1
 8006dde:	4404      	add	r4, r0
 8006de0:	dc19      	bgt.n	8006e16 <_strtod_l+0x25e>
 8006de2:	210a      	movs	r1, #10
 8006de4:	9b06      	ldr	r3, [sp, #24]
 8006de6:	fb01 e303 	mla	r3, r1, r3, lr
 8006dea:	9306      	str	r3, [sp, #24]
 8006dec:	2100      	movs	r1, #0
 8006dee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006df0:	1c58      	adds	r0, r3, #1
 8006df2:	901b      	str	r0, [sp, #108]	; 0x6c
 8006df4:	785b      	ldrb	r3, [r3, #1]
 8006df6:	4608      	mov	r0, r1
 8006df8:	e7c9      	b.n	8006d8e <_strtod_l+0x1d6>
 8006dfa:	9804      	ldr	r0, [sp, #16]
 8006dfc:	e7d3      	b.n	8006da6 <_strtod_l+0x1ee>
 8006dfe:	2908      	cmp	r1, #8
 8006e00:	f101 0101 	add.w	r1, r1, #1
 8006e04:	dc03      	bgt.n	8006e0e <_strtod_l+0x256>
 8006e06:	9b06      	ldr	r3, [sp, #24]
 8006e08:	437b      	muls	r3, r7
 8006e0a:	9306      	str	r3, [sp, #24]
 8006e0c:	e7e1      	b.n	8006dd2 <_strtod_l+0x21a>
 8006e0e:	2910      	cmp	r1, #16
 8006e10:	bfd8      	it	le
 8006e12:	437d      	mulle	r5, r7
 8006e14:	e7dd      	b.n	8006dd2 <_strtod_l+0x21a>
 8006e16:	2c10      	cmp	r4, #16
 8006e18:	bfdc      	itt	le
 8006e1a:	210a      	movle	r1, #10
 8006e1c:	fb01 e505 	mlale	r5, r1, r5, lr
 8006e20:	e7e4      	b.n	8006dec <_strtod_l+0x234>
 8006e22:	2301      	movs	r3, #1
 8006e24:	9305      	str	r3, [sp, #20]
 8006e26:	e781      	b.n	8006d2c <_strtod_l+0x174>
 8006e28:	f04f 0c01 	mov.w	ip, #1
 8006e2c:	1cb3      	adds	r3, r6, #2
 8006e2e:	931b      	str	r3, [sp, #108]	; 0x6c
 8006e30:	78b3      	ldrb	r3, [r6, #2]
 8006e32:	e78a      	b.n	8006d4a <_strtod_l+0x192>
 8006e34:	f04f 0c00 	mov.w	ip, #0
 8006e38:	e7f8      	b.n	8006e2c <_strtod_l+0x274>
 8006e3a:	bf00      	nop
 8006e3c:	08009a10 	.word	0x08009a10
 8006e40:	7ff00000 	.word	0x7ff00000
 8006e44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e46:	1c5f      	adds	r7, r3, #1
 8006e48:	971b      	str	r7, [sp, #108]	; 0x6c
 8006e4a:	785b      	ldrb	r3, [r3, #1]
 8006e4c:	2b30      	cmp	r3, #48	; 0x30
 8006e4e:	d0f9      	beq.n	8006e44 <_strtod_l+0x28c>
 8006e50:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8006e54:	2f08      	cmp	r7, #8
 8006e56:	f63f af7d 	bhi.w	8006d54 <_strtod_l+0x19c>
 8006e5a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006e5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e60:	9309      	str	r3, [sp, #36]	; 0x24
 8006e62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006e64:	1c5f      	adds	r7, r3, #1
 8006e66:	971b      	str	r7, [sp, #108]	; 0x6c
 8006e68:	785b      	ldrb	r3, [r3, #1]
 8006e6a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8006e6e:	f1b8 0f09 	cmp.w	r8, #9
 8006e72:	d937      	bls.n	8006ee4 <_strtod_l+0x32c>
 8006e74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e76:	1a7f      	subs	r7, r7, r1
 8006e78:	2f08      	cmp	r7, #8
 8006e7a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006e7e:	dc37      	bgt.n	8006ef0 <_strtod_l+0x338>
 8006e80:	45be      	cmp	lr, r7
 8006e82:	bfa8      	it	ge
 8006e84:	46be      	movge	lr, r7
 8006e86:	f1bc 0f00 	cmp.w	ip, #0
 8006e8a:	d001      	beq.n	8006e90 <_strtod_l+0x2d8>
 8006e8c:	f1ce 0e00 	rsb	lr, lr, #0
 8006e90:	2c00      	cmp	r4, #0
 8006e92:	d151      	bne.n	8006f38 <_strtod_l+0x380>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	f47f aece 	bne.w	8006c36 <_strtod_l+0x7e>
 8006e9a:	9a07      	ldr	r2, [sp, #28]
 8006e9c:	2a00      	cmp	r2, #0
 8006e9e:	f47f aeca 	bne.w	8006c36 <_strtod_l+0x7e>
 8006ea2:	9a05      	ldr	r2, [sp, #20]
 8006ea4:	2a00      	cmp	r2, #0
 8006ea6:	f47f aee4 	bne.w	8006c72 <_strtod_l+0xba>
 8006eaa:	2b4e      	cmp	r3, #78	; 0x4e
 8006eac:	d027      	beq.n	8006efe <_strtod_l+0x346>
 8006eae:	dc21      	bgt.n	8006ef4 <_strtod_l+0x33c>
 8006eb0:	2b49      	cmp	r3, #73	; 0x49
 8006eb2:	f47f aede 	bne.w	8006c72 <_strtod_l+0xba>
 8006eb6:	49a4      	ldr	r1, [pc, #656]	; (8007148 <_strtod_l+0x590>)
 8006eb8:	a81b      	add	r0, sp, #108	; 0x6c
 8006eba:	f001 fd55 	bl	8008968 <__match>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	f43f aed7 	beq.w	8006c72 <_strtod_l+0xba>
 8006ec4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ec6:	49a1      	ldr	r1, [pc, #644]	; (800714c <_strtod_l+0x594>)
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	a81b      	add	r0, sp, #108	; 0x6c
 8006ecc:	931b      	str	r3, [sp, #108]	; 0x6c
 8006ece:	f001 fd4b 	bl	8008968 <__match>
 8006ed2:	b910      	cbnz	r0, 8006eda <_strtod_l+0x322>
 8006ed4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ed6:	3301      	adds	r3, #1
 8006ed8:	931b      	str	r3, [sp, #108]	; 0x6c
 8006eda:	f8df a284 	ldr.w	sl, [pc, #644]	; 8007160 <_strtod_l+0x5a8>
 8006ede:	f04f 0900 	mov.w	r9, #0
 8006ee2:	e6a8      	b.n	8006c36 <_strtod_l+0x7e>
 8006ee4:	210a      	movs	r1, #10
 8006ee6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006eea:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006eee:	e7b8      	b.n	8006e62 <_strtod_l+0x2aa>
 8006ef0:	46be      	mov	lr, r7
 8006ef2:	e7c8      	b.n	8006e86 <_strtod_l+0x2ce>
 8006ef4:	2b69      	cmp	r3, #105	; 0x69
 8006ef6:	d0de      	beq.n	8006eb6 <_strtod_l+0x2fe>
 8006ef8:	2b6e      	cmp	r3, #110	; 0x6e
 8006efa:	f47f aeba 	bne.w	8006c72 <_strtod_l+0xba>
 8006efe:	4994      	ldr	r1, [pc, #592]	; (8007150 <_strtod_l+0x598>)
 8006f00:	a81b      	add	r0, sp, #108	; 0x6c
 8006f02:	f001 fd31 	bl	8008968 <__match>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	f43f aeb3 	beq.w	8006c72 <_strtod_l+0xba>
 8006f0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	2b28      	cmp	r3, #40	; 0x28
 8006f12:	d10e      	bne.n	8006f32 <_strtod_l+0x37a>
 8006f14:	aa1e      	add	r2, sp, #120	; 0x78
 8006f16:	498f      	ldr	r1, [pc, #572]	; (8007154 <_strtod_l+0x59c>)
 8006f18:	a81b      	add	r0, sp, #108	; 0x6c
 8006f1a:	f001 fd39 	bl	8008990 <__hexnan>
 8006f1e:	2805      	cmp	r0, #5
 8006f20:	d107      	bne.n	8006f32 <_strtod_l+0x37a>
 8006f22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006f24:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8006f28:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8006f2c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8006f30:	e681      	b.n	8006c36 <_strtod_l+0x7e>
 8006f32:	f8df a234 	ldr.w	sl, [pc, #564]	; 8007168 <_strtod_l+0x5b0>
 8006f36:	e7d2      	b.n	8006ede <_strtod_l+0x326>
 8006f38:	ebae 0302 	sub.w	r3, lr, r2
 8006f3c:	9307      	str	r3, [sp, #28]
 8006f3e:	9b04      	ldr	r3, [sp, #16]
 8006f40:	9806      	ldr	r0, [sp, #24]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	bf08      	it	eq
 8006f46:	4623      	moveq	r3, r4
 8006f48:	2c10      	cmp	r4, #16
 8006f4a:	9304      	str	r3, [sp, #16]
 8006f4c:	46a0      	mov	r8, r4
 8006f4e:	bfa8      	it	ge
 8006f50:	f04f 0810 	movge.w	r8, #16
 8006f54:	f7f9 fa46 	bl	80003e4 <__aeabi_ui2d>
 8006f58:	2c09      	cmp	r4, #9
 8006f5a:	4681      	mov	r9, r0
 8006f5c:	468a      	mov	sl, r1
 8006f5e:	dc13      	bgt.n	8006f88 <_strtod_l+0x3d0>
 8006f60:	9b07      	ldr	r3, [sp, #28]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f43f ae67 	beq.w	8006c36 <_strtod_l+0x7e>
 8006f68:	9b07      	ldr	r3, [sp, #28]
 8006f6a:	dd7e      	ble.n	800706a <_strtod_l+0x4b2>
 8006f6c:	2b16      	cmp	r3, #22
 8006f6e:	dc65      	bgt.n	800703c <_strtod_l+0x484>
 8006f70:	4a79      	ldr	r2, [pc, #484]	; (8007158 <_strtod_l+0x5a0>)
 8006f72:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8006f76:	464a      	mov	r2, r9
 8006f78:	e9de 0100 	ldrd	r0, r1, [lr]
 8006f7c:	4653      	mov	r3, sl
 8006f7e:	f7f9 faab 	bl	80004d8 <__aeabi_dmul>
 8006f82:	4681      	mov	r9, r0
 8006f84:	468a      	mov	sl, r1
 8006f86:	e656      	b.n	8006c36 <_strtod_l+0x7e>
 8006f88:	4b73      	ldr	r3, [pc, #460]	; (8007158 <_strtod_l+0x5a0>)
 8006f8a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006f8e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006f92:	f7f9 faa1 	bl	80004d8 <__aeabi_dmul>
 8006f96:	4606      	mov	r6, r0
 8006f98:	4628      	mov	r0, r5
 8006f9a:	460f      	mov	r7, r1
 8006f9c:	f7f9 fa22 	bl	80003e4 <__aeabi_ui2d>
 8006fa0:	4602      	mov	r2, r0
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	f7f9 f8e0 	bl	800016c <__adddf3>
 8006fac:	2c0f      	cmp	r4, #15
 8006fae:	4681      	mov	r9, r0
 8006fb0:	468a      	mov	sl, r1
 8006fb2:	ddd5      	ble.n	8006f60 <_strtod_l+0x3a8>
 8006fb4:	9b07      	ldr	r3, [sp, #28]
 8006fb6:	eba4 0808 	sub.w	r8, r4, r8
 8006fba:	4498      	add	r8, r3
 8006fbc:	f1b8 0f00 	cmp.w	r8, #0
 8006fc0:	f340 809a 	ble.w	80070f8 <_strtod_l+0x540>
 8006fc4:	f018 030f 	ands.w	r3, r8, #15
 8006fc8:	d00a      	beq.n	8006fe0 <_strtod_l+0x428>
 8006fca:	4963      	ldr	r1, [pc, #396]	; (8007158 <_strtod_l+0x5a0>)
 8006fcc:	464a      	mov	r2, r9
 8006fce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006fd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006fd6:	4653      	mov	r3, sl
 8006fd8:	f7f9 fa7e 	bl	80004d8 <__aeabi_dmul>
 8006fdc:	4681      	mov	r9, r0
 8006fde:	468a      	mov	sl, r1
 8006fe0:	f038 080f 	bics.w	r8, r8, #15
 8006fe4:	d077      	beq.n	80070d6 <_strtod_l+0x51e>
 8006fe6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006fea:	dd4b      	ble.n	8007084 <_strtod_l+0x4cc>
 8006fec:	f04f 0800 	mov.w	r8, #0
 8006ff0:	f8cd 8010 	str.w	r8, [sp, #16]
 8006ff4:	f8cd 8020 	str.w	r8, [sp, #32]
 8006ff8:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ffc:	2322      	movs	r3, #34	; 0x22
 8006ffe:	f04f 0900 	mov.w	r9, #0
 8007002:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8007160 <_strtod_l+0x5a8>
 8007006:	f8cb 3000 	str.w	r3, [fp]
 800700a:	9b08      	ldr	r3, [sp, #32]
 800700c:	2b00      	cmp	r3, #0
 800700e:	f43f ae12 	beq.w	8006c36 <_strtod_l+0x7e>
 8007012:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007014:	4658      	mov	r0, fp
 8007016:	f001 fdc2 	bl	8008b9e <_Bfree>
 800701a:	9906      	ldr	r1, [sp, #24]
 800701c:	4658      	mov	r0, fp
 800701e:	f001 fdbe 	bl	8008b9e <_Bfree>
 8007022:	9904      	ldr	r1, [sp, #16]
 8007024:	4658      	mov	r0, fp
 8007026:	f001 fdba 	bl	8008b9e <_Bfree>
 800702a:	9908      	ldr	r1, [sp, #32]
 800702c:	4658      	mov	r0, fp
 800702e:	f001 fdb6 	bl	8008b9e <_Bfree>
 8007032:	4641      	mov	r1, r8
 8007034:	4658      	mov	r0, fp
 8007036:	f001 fdb2 	bl	8008b9e <_Bfree>
 800703a:	e5fc      	b.n	8006c36 <_strtod_l+0x7e>
 800703c:	9a07      	ldr	r2, [sp, #28]
 800703e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007042:	4293      	cmp	r3, r2
 8007044:	dbb6      	blt.n	8006fb4 <_strtod_l+0x3fc>
 8007046:	4d44      	ldr	r5, [pc, #272]	; (8007158 <_strtod_l+0x5a0>)
 8007048:	f1c4 040f 	rsb	r4, r4, #15
 800704c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007050:	464a      	mov	r2, r9
 8007052:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007056:	4653      	mov	r3, sl
 8007058:	f7f9 fa3e 	bl	80004d8 <__aeabi_dmul>
 800705c:	9b07      	ldr	r3, [sp, #28]
 800705e:	1b1c      	subs	r4, r3, r4
 8007060:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007064:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007068:	e789      	b.n	8006f7e <_strtod_l+0x3c6>
 800706a:	f113 0f16 	cmn.w	r3, #22
 800706e:	dba1      	blt.n	8006fb4 <_strtod_l+0x3fc>
 8007070:	4a39      	ldr	r2, [pc, #228]	; (8007158 <_strtod_l+0x5a0>)
 8007072:	4648      	mov	r0, r9
 8007074:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8007078:	e9d2 2300 	ldrd	r2, r3, [r2]
 800707c:	4651      	mov	r1, sl
 800707e:	f7f9 fb55 	bl	800072c <__aeabi_ddiv>
 8007082:	e77e      	b.n	8006f82 <_strtod_l+0x3ca>
 8007084:	2300      	movs	r3, #0
 8007086:	4648      	mov	r0, r9
 8007088:	4651      	mov	r1, sl
 800708a:	461d      	mov	r5, r3
 800708c:	4e33      	ldr	r6, [pc, #204]	; (800715c <_strtod_l+0x5a4>)
 800708e:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007092:	f1b8 0f01 	cmp.w	r8, #1
 8007096:	dc21      	bgt.n	80070dc <_strtod_l+0x524>
 8007098:	b10b      	cbz	r3, 800709e <_strtod_l+0x4e6>
 800709a:	4681      	mov	r9, r0
 800709c:	468a      	mov	sl, r1
 800709e:	4b2f      	ldr	r3, [pc, #188]	; (800715c <_strtod_l+0x5a4>)
 80070a0:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80070a4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80070a8:	464a      	mov	r2, r9
 80070aa:	e9d5 0100 	ldrd	r0, r1, [r5]
 80070ae:	4653      	mov	r3, sl
 80070b0:	f7f9 fa12 	bl	80004d8 <__aeabi_dmul>
 80070b4:	4b2a      	ldr	r3, [pc, #168]	; (8007160 <_strtod_l+0x5a8>)
 80070b6:	460a      	mov	r2, r1
 80070b8:	400b      	ands	r3, r1
 80070ba:	492a      	ldr	r1, [pc, #168]	; (8007164 <_strtod_l+0x5ac>)
 80070bc:	4681      	mov	r9, r0
 80070be:	428b      	cmp	r3, r1
 80070c0:	d894      	bhi.n	8006fec <_strtod_l+0x434>
 80070c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80070c6:	428b      	cmp	r3, r1
 80070c8:	bf86      	itte	hi
 80070ca:	f04f 39ff 	movhi.w	r9, #4294967295
 80070ce:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 800716c <_strtod_l+0x5b4>
 80070d2:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 80070d6:	2300      	movs	r3, #0
 80070d8:	9305      	str	r3, [sp, #20]
 80070da:	e07b      	b.n	80071d4 <_strtod_l+0x61c>
 80070dc:	f018 0f01 	tst.w	r8, #1
 80070e0:	d006      	beq.n	80070f0 <_strtod_l+0x538>
 80070e2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ea:	f7f9 f9f5 	bl	80004d8 <__aeabi_dmul>
 80070ee:	2301      	movs	r3, #1
 80070f0:	3501      	adds	r5, #1
 80070f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80070f6:	e7cc      	b.n	8007092 <_strtod_l+0x4da>
 80070f8:	d0ed      	beq.n	80070d6 <_strtod_l+0x51e>
 80070fa:	f1c8 0800 	rsb	r8, r8, #0
 80070fe:	f018 020f 	ands.w	r2, r8, #15
 8007102:	d00a      	beq.n	800711a <_strtod_l+0x562>
 8007104:	4b14      	ldr	r3, [pc, #80]	; (8007158 <_strtod_l+0x5a0>)
 8007106:	4648      	mov	r0, r9
 8007108:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800710c:	4651      	mov	r1, sl
 800710e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007112:	f7f9 fb0b 	bl	800072c <__aeabi_ddiv>
 8007116:	4681      	mov	r9, r0
 8007118:	468a      	mov	sl, r1
 800711a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800711e:	d0da      	beq.n	80070d6 <_strtod_l+0x51e>
 8007120:	f1b8 0f1f 	cmp.w	r8, #31
 8007124:	dd24      	ble.n	8007170 <_strtod_l+0x5b8>
 8007126:	f04f 0800 	mov.w	r8, #0
 800712a:	f8cd 8010 	str.w	r8, [sp, #16]
 800712e:	f8cd 8020 	str.w	r8, [sp, #32]
 8007132:	f8cd 8018 	str.w	r8, [sp, #24]
 8007136:	2322      	movs	r3, #34	; 0x22
 8007138:	f04f 0900 	mov.w	r9, #0
 800713c:	f04f 0a00 	mov.w	sl, #0
 8007140:	f8cb 3000 	str.w	r3, [fp]
 8007144:	e761      	b.n	800700a <_strtod_l+0x452>
 8007146:	bf00      	nop
 8007148:	080099e1 	.word	0x080099e1
 800714c:	08009a63 	.word	0x08009a63
 8007150:	080099e9 	.word	0x080099e9
 8007154:	08009a24 	.word	0x08009a24
 8007158:	08009aa0 	.word	0x08009aa0
 800715c:	08009a78 	.word	0x08009a78
 8007160:	7ff00000 	.word	0x7ff00000
 8007164:	7ca00000 	.word	0x7ca00000
 8007168:	fff80000 	.word	0xfff80000
 800716c:	7fefffff 	.word	0x7fefffff
 8007170:	f018 0310 	ands.w	r3, r8, #16
 8007174:	bf18      	it	ne
 8007176:	236a      	movne	r3, #106	; 0x6a
 8007178:	4648      	mov	r0, r9
 800717a:	9305      	str	r3, [sp, #20]
 800717c:	4651      	mov	r1, sl
 800717e:	2300      	movs	r3, #0
 8007180:	4da1      	ldr	r5, [pc, #644]	; (8007408 <_strtod_l+0x850>)
 8007182:	f1b8 0f00 	cmp.w	r8, #0
 8007186:	f300 8113 	bgt.w	80073b0 <_strtod_l+0x7f8>
 800718a:	b10b      	cbz	r3, 8007190 <_strtod_l+0x5d8>
 800718c:	4681      	mov	r9, r0
 800718e:	468a      	mov	sl, r1
 8007190:	9b05      	ldr	r3, [sp, #20]
 8007192:	b1bb      	cbz	r3, 80071c4 <_strtod_l+0x60c>
 8007194:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8007198:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800719c:	2b00      	cmp	r3, #0
 800719e:	4651      	mov	r1, sl
 80071a0:	dd10      	ble.n	80071c4 <_strtod_l+0x60c>
 80071a2:	2b1f      	cmp	r3, #31
 80071a4:	f340 8110 	ble.w	80073c8 <_strtod_l+0x810>
 80071a8:	2b34      	cmp	r3, #52	; 0x34
 80071aa:	bfd8      	it	le
 80071ac:	f04f 32ff 	movle.w	r2, #4294967295
 80071b0:	f04f 0900 	mov.w	r9, #0
 80071b4:	bfcf      	iteee	gt
 80071b6:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80071ba:	3b20      	suble	r3, #32
 80071bc:	fa02 f303 	lslle.w	r3, r2, r3
 80071c0:	ea03 0a01 	andle.w	sl, r3, r1
 80071c4:	2200      	movs	r2, #0
 80071c6:	2300      	movs	r3, #0
 80071c8:	4648      	mov	r0, r9
 80071ca:	4651      	mov	r1, sl
 80071cc:	f7f9 fbec 	bl	80009a8 <__aeabi_dcmpeq>
 80071d0:	2800      	cmp	r0, #0
 80071d2:	d1a8      	bne.n	8007126 <_strtod_l+0x56e>
 80071d4:	9b06      	ldr	r3, [sp, #24]
 80071d6:	9a04      	ldr	r2, [sp, #16]
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	9908      	ldr	r1, [sp, #32]
 80071dc:	4623      	mov	r3, r4
 80071de:	4658      	mov	r0, fp
 80071e0:	f001 fd2f 	bl	8008c42 <__s2b>
 80071e4:	9008      	str	r0, [sp, #32]
 80071e6:	2800      	cmp	r0, #0
 80071e8:	f43f af00 	beq.w	8006fec <_strtod_l+0x434>
 80071ec:	9a07      	ldr	r2, [sp, #28]
 80071ee:	9b07      	ldr	r3, [sp, #28]
 80071f0:	2a00      	cmp	r2, #0
 80071f2:	f1c3 0300 	rsb	r3, r3, #0
 80071f6:	bfa8      	it	ge
 80071f8:	2300      	movge	r3, #0
 80071fa:	f04f 0800 	mov.w	r8, #0
 80071fe:	930e      	str	r3, [sp, #56]	; 0x38
 8007200:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007204:	9316      	str	r3, [sp, #88]	; 0x58
 8007206:	f8cd 8010 	str.w	r8, [sp, #16]
 800720a:	9b08      	ldr	r3, [sp, #32]
 800720c:	4658      	mov	r0, fp
 800720e:	6859      	ldr	r1, [r3, #4]
 8007210:	f001 fc91 	bl	8008b36 <_Balloc>
 8007214:	9006      	str	r0, [sp, #24]
 8007216:	2800      	cmp	r0, #0
 8007218:	f43f aef0 	beq.w	8006ffc <_strtod_l+0x444>
 800721c:	9b08      	ldr	r3, [sp, #32]
 800721e:	300c      	adds	r0, #12
 8007220:	691a      	ldr	r2, [r3, #16]
 8007222:	f103 010c 	add.w	r1, r3, #12
 8007226:	3202      	adds	r2, #2
 8007228:	0092      	lsls	r2, r2, #2
 800722a:	f001 fc79 	bl	8008b20 <memcpy>
 800722e:	ab1e      	add	r3, sp, #120	; 0x78
 8007230:	9301      	str	r3, [sp, #4]
 8007232:	ab1d      	add	r3, sp, #116	; 0x74
 8007234:	9300      	str	r3, [sp, #0]
 8007236:	464a      	mov	r2, r9
 8007238:	4653      	mov	r3, sl
 800723a:	4658      	mov	r0, fp
 800723c:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8007240:	f001 ffba 	bl	80091b8 <__d2b>
 8007244:	901c      	str	r0, [sp, #112]	; 0x70
 8007246:	2800      	cmp	r0, #0
 8007248:	f43f aed8 	beq.w	8006ffc <_strtod_l+0x444>
 800724c:	2101      	movs	r1, #1
 800724e:	4658      	mov	r0, fp
 8007250:	f001 fd83 	bl	8008d5a <__i2b>
 8007254:	9004      	str	r0, [sp, #16]
 8007256:	4603      	mov	r3, r0
 8007258:	2800      	cmp	r0, #0
 800725a:	f43f aecf 	beq.w	8006ffc <_strtod_l+0x444>
 800725e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007260:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007262:	2d00      	cmp	r5, #0
 8007264:	bfab      	itete	ge
 8007266:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007268:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800726a:	18ee      	addge	r6, r5, r3
 800726c:	1b5c      	sublt	r4, r3, r5
 800726e:	9b05      	ldr	r3, [sp, #20]
 8007270:	bfa8      	it	ge
 8007272:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 8007274:	eba5 0503 	sub.w	r5, r5, r3
 8007278:	4415      	add	r5, r2
 800727a:	4b64      	ldr	r3, [pc, #400]	; (800740c <_strtod_l+0x854>)
 800727c:	f105 35ff 	add.w	r5, r5, #4294967295
 8007280:	bfb8      	it	lt
 8007282:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007284:	429d      	cmp	r5, r3
 8007286:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800728a:	f280 80af 	bge.w	80073ec <_strtod_l+0x834>
 800728e:	1b5b      	subs	r3, r3, r5
 8007290:	2b1f      	cmp	r3, #31
 8007292:	eba2 0203 	sub.w	r2, r2, r3
 8007296:	f04f 0701 	mov.w	r7, #1
 800729a:	f300 809c 	bgt.w	80073d6 <_strtod_l+0x81e>
 800729e:	2500      	movs	r5, #0
 80072a0:	fa07 f303 	lsl.w	r3, r7, r3
 80072a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80072a6:	18b7      	adds	r7, r6, r2
 80072a8:	9b05      	ldr	r3, [sp, #20]
 80072aa:	42be      	cmp	r6, r7
 80072ac:	4414      	add	r4, r2
 80072ae:	441c      	add	r4, r3
 80072b0:	4633      	mov	r3, r6
 80072b2:	bfa8      	it	ge
 80072b4:	463b      	movge	r3, r7
 80072b6:	42a3      	cmp	r3, r4
 80072b8:	bfa8      	it	ge
 80072ba:	4623      	movge	r3, r4
 80072bc:	2b00      	cmp	r3, #0
 80072be:	bfc2      	ittt	gt
 80072c0:	1aff      	subgt	r7, r7, r3
 80072c2:	1ae4      	subgt	r4, r4, r3
 80072c4:	1af6      	subgt	r6, r6, r3
 80072c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072c8:	b1bb      	cbz	r3, 80072fa <_strtod_l+0x742>
 80072ca:	461a      	mov	r2, r3
 80072cc:	9904      	ldr	r1, [sp, #16]
 80072ce:	4658      	mov	r0, fp
 80072d0:	f001 fde2 	bl	8008e98 <__pow5mult>
 80072d4:	9004      	str	r0, [sp, #16]
 80072d6:	2800      	cmp	r0, #0
 80072d8:	f43f ae90 	beq.w	8006ffc <_strtod_l+0x444>
 80072dc:	4601      	mov	r1, r0
 80072de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80072e0:	4658      	mov	r0, fp
 80072e2:	f001 fd43 	bl	8008d6c <__multiply>
 80072e6:	9009      	str	r0, [sp, #36]	; 0x24
 80072e8:	2800      	cmp	r0, #0
 80072ea:	f43f ae87 	beq.w	8006ffc <_strtod_l+0x444>
 80072ee:	991c      	ldr	r1, [sp, #112]	; 0x70
 80072f0:	4658      	mov	r0, fp
 80072f2:	f001 fc54 	bl	8008b9e <_Bfree>
 80072f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f8:	931c      	str	r3, [sp, #112]	; 0x70
 80072fa:	2f00      	cmp	r7, #0
 80072fc:	dc7a      	bgt.n	80073f4 <_strtod_l+0x83c>
 80072fe:	9b07      	ldr	r3, [sp, #28]
 8007300:	2b00      	cmp	r3, #0
 8007302:	dd08      	ble.n	8007316 <_strtod_l+0x75e>
 8007304:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007306:	9906      	ldr	r1, [sp, #24]
 8007308:	4658      	mov	r0, fp
 800730a:	f001 fdc5 	bl	8008e98 <__pow5mult>
 800730e:	9006      	str	r0, [sp, #24]
 8007310:	2800      	cmp	r0, #0
 8007312:	f43f ae73 	beq.w	8006ffc <_strtod_l+0x444>
 8007316:	2c00      	cmp	r4, #0
 8007318:	dd08      	ble.n	800732c <_strtod_l+0x774>
 800731a:	4622      	mov	r2, r4
 800731c:	9906      	ldr	r1, [sp, #24]
 800731e:	4658      	mov	r0, fp
 8007320:	f001 fe08 	bl	8008f34 <__lshift>
 8007324:	9006      	str	r0, [sp, #24]
 8007326:	2800      	cmp	r0, #0
 8007328:	f43f ae68 	beq.w	8006ffc <_strtod_l+0x444>
 800732c:	2e00      	cmp	r6, #0
 800732e:	dd08      	ble.n	8007342 <_strtod_l+0x78a>
 8007330:	4632      	mov	r2, r6
 8007332:	9904      	ldr	r1, [sp, #16]
 8007334:	4658      	mov	r0, fp
 8007336:	f001 fdfd 	bl	8008f34 <__lshift>
 800733a:	9004      	str	r0, [sp, #16]
 800733c:	2800      	cmp	r0, #0
 800733e:	f43f ae5d 	beq.w	8006ffc <_strtod_l+0x444>
 8007342:	9a06      	ldr	r2, [sp, #24]
 8007344:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007346:	4658      	mov	r0, fp
 8007348:	f001 fe62 	bl	8009010 <__mdiff>
 800734c:	4680      	mov	r8, r0
 800734e:	2800      	cmp	r0, #0
 8007350:	f43f ae54 	beq.w	8006ffc <_strtod_l+0x444>
 8007354:	2400      	movs	r4, #0
 8007356:	68c3      	ldr	r3, [r0, #12]
 8007358:	9904      	ldr	r1, [sp, #16]
 800735a:	60c4      	str	r4, [r0, #12]
 800735c:	930c      	str	r3, [sp, #48]	; 0x30
 800735e:	f001 fe3d 	bl	8008fdc <__mcmp>
 8007362:	42a0      	cmp	r0, r4
 8007364:	da54      	bge.n	8007410 <_strtod_l+0x858>
 8007366:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007368:	b9f3      	cbnz	r3, 80073a8 <_strtod_l+0x7f0>
 800736a:	f1b9 0f00 	cmp.w	r9, #0
 800736e:	d11b      	bne.n	80073a8 <_strtod_l+0x7f0>
 8007370:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8007374:	b9c3      	cbnz	r3, 80073a8 <_strtod_l+0x7f0>
 8007376:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800737a:	0d1b      	lsrs	r3, r3, #20
 800737c:	051b      	lsls	r3, r3, #20
 800737e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007382:	d911      	bls.n	80073a8 <_strtod_l+0x7f0>
 8007384:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8007388:	b91b      	cbnz	r3, 8007392 <_strtod_l+0x7da>
 800738a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800738e:	2b01      	cmp	r3, #1
 8007390:	dd0a      	ble.n	80073a8 <_strtod_l+0x7f0>
 8007392:	4641      	mov	r1, r8
 8007394:	2201      	movs	r2, #1
 8007396:	4658      	mov	r0, fp
 8007398:	f001 fdcc 	bl	8008f34 <__lshift>
 800739c:	9904      	ldr	r1, [sp, #16]
 800739e:	4680      	mov	r8, r0
 80073a0:	f001 fe1c 	bl	8008fdc <__mcmp>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	dc68      	bgt.n	800747a <_strtod_l+0x8c2>
 80073a8:	9b05      	ldr	r3, [sp, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d172      	bne.n	8007494 <_strtod_l+0x8dc>
 80073ae:	e630      	b.n	8007012 <_strtod_l+0x45a>
 80073b0:	f018 0f01 	tst.w	r8, #1
 80073b4:	d004      	beq.n	80073c0 <_strtod_l+0x808>
 80073b6:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073ba:	f7f9 f88d 	bl	80004d8 <__aeabi_dmul>
 80073be:	2301      	movs	r3, #1
 80073c0:	ea4f 0868 	mov.w	r8, r8, asr #1
 80073c4:	3508      	adds	r5, #8
 80073c6:	e6dc      	b.n	8007182 <_strtod_l+0x5ca>
 80073c8:	f04f 32ff 	mov.w	r2, #4294967295
 80073cc:	fa02 f303 	lsl.w	r3, r2, r3
 80073d0:	ea03 0909 	and.w	r9, r3, r9
 80073d4:	e6f6      	b.n	80071c4 <_strtod_l+0x60c>
 80073d6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80073da:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80073de:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80073e2:	35e2      	adds	r5, #226	; 0xe2
 80073e4:	fa07 f505 	lsl.w	r5, r7, r5
 80073e8:	970f      	str	r7, [sp, #60]	; 0x3c
 80073ea:	e75c      	b.n	80072a6 <_strtod_l+0x6ee>
 80073ec:	2301      	movs	r3, #1
 80073ee:	2500      	movs	r5, #0
 80073f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80073f2:	e758      	b.n	80072a6 <_strtod_l+0x6ee>
 80073f4:	463a      	mov	r2, r7
 80073f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80073f8:	4658      	mov	r0, fp
 80073fa:	f001 fd9b 	bl	8008f34 <__lshift>
 80073fe:	901c      	str	r0, [sp, #112]	; 0x70
 8007400:	2800      	cmp	r0, #0
 8007402:	f47f af7c 	bne.w	80072fe <_strtod_l+0x746>
 8007406:	e5f9      	b.n	8006ffc <_strtod_l+0x444>
 8007408:	08009a38 	.word	0x08009a38
 800740c:	fffffc02 	.word	0xfffffc02
 8007410:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8007414:	f040 8089 	bne.w	800752a <_strtod_l+0x972>
 8007418:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800741a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 800741e:	b342      	cbz	r2, 8007472 <_strtod_l+0x8ba>
 8007420:	4aaf      	ldr	r2, [pc, #700]	; (80076e0 <_strtod_l+0xb28>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d156      	bne.n	80074d4 <_strtod_l+0x91c>
 8007426:	9b05      	ldr	r3, [sp, #20]
 8007428:	4648      	mov	r0, r9
 800742a:	b1eb      	cbz	r3, 8007468 <_strtod_l+0x8b0>
 800742c:	4653      	mov	r3, sl
 800742e:	4aad      	ldr	r2, [pc, #692]	; (80076e4 <_strtod_l+0xb2c>)
 8007430:	f04f 31ff 	mov.w	r1, #4294967295
 8007434:	401a      	ands	r2, r3
 8007436:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800743a:	d818      	bhi.n	800746e <_strtod_l+0x8b6>
 800743c:	0d12      	lsrs	r2, r2, #20
 800743e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007442:	fa01 f303 	lsl.w	r3, r1, r3
 8007446:	4298      	cmp	r0, r3
 8007448:	d144      	bne.n	80074d4 <_strtod_l+0x91c>
 800744a:	4ba7      	ldr	r3, [pc, #668]	; (80076e8 <_strtod_l+0xb30>)
 800744c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800744e:	429a      	cmp	r2, r3
 8007450:	d102      	bne.n	8007458 <_strtod_l+0x8a0>
 8007452:	3001      	adds	r0, #1
 8007454:	f43f add2 	beq.w	8006ffc <_strtod_l+0x444>
 8007458:	4ba2      	ldr	r3, [pc, #648]	; (80076e4 <_strtod_l+0xb2c>)
 800745a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800745c:	f04f 0900 	mov.w	r9, #0
 8007460:	401a      	ands	r2, r3
 8007462:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8007466:	e79f      	b.n	80073a8 <_strtod_l+0x7f0>
 8007468:	f04f 33ff 	mov.w	r3, #4294967295
 800746c:	e7eb      	b.n	8007446 <_strtod_l+0x88e>
 800746e:	460b      	mov	r3, r1
 8007470:	e7e9      	b.n	8007446 <_strtod_l+0x88e>
 8007472:	bb7b      	cbnz	r3, 80074d4 <_strtod_l+0x91c>
 8007474:	f1b9 0f00 	cmp.w	r9, #0
 8007478:	d12c      	bne.n	80074d4 <_strtod_l+0x91c>
 800747a:	9905      	ldr	r1, [sp, #20]
 800747c:	4653      	mov	r3, sl
 800747e:	4a99      	ldr	r2, [pc, #612]	; (80076e4 <_strtod_l+0xb2c>)
 8007480:	b1f1      	cbz	r1, 80074c0 <_strtod_l+0x908>
 8007482:	ea02 010a 	and.w	r1, r2, sl
 8007486:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800748a:	dc19      	bgt.n	80074c0 <_strtod_l+0x908>
 800748c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007490:	f77f ae51 	ble.w	8007136 <_strtod_l+0x57e>
 8007494:	2300      	movs	r3, #0
 8007496:	4a95      	ldr	r2, [pc, #596]	; (80076ec <_strtod_l+0xb34>)
 8007498:	4648      	mov	r0, r9
 800749a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800749e:	4651      	mov	r1, sl
 80074a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80074a4:	f7f9 f818 	bl	80004d8 <__aeabi_dmul>
 80074a8:	4681      	mov	r9, r0
 80074aa:	468a      	mov	sl, r1
 80074ac:	2900      	cmp	r1, #0
 80074ae:	f47f adb0 	bne.w	8007012 <_strtod_l+0x45a>
 80074b2:	2800      	cmp	r0, #0
 80074b4:	f47f adad 	bne.w	8007012 <_strtod_l+0x45a>
 80074b8:	2322      	movs	r3, #34	; 0x22
 80074ba:	f8cb 3000 	str.w	r3, [fp]
 80074be:	e5a8      	b.n	8007012 <_strtod_l+0x45a>
 80074c0:	4013      	ands	r3, r2
 80074c2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80074c6:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 80074ca:	f04f 39ff 	mov.w	r9, #4294967295
 80074ce:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 80074d2:	e769      	b.n	80073a8 <_strtod_l+0x7f0>
 80074d4:	b19d      	cbz	r5, 80074fe <_strtod_l+0x946>
 80074d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d8:	421d      	tst	r5, r3
 80074da:	f43f af65 	beq.w	80073a8 <_strtod_l+0x7f0>
 80074de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074e0:	9a05      	ldr	r2, [sp, #20]
 80074e2:	4648      	mov	r0, r9
 80074e4:	4651      	mov	r1, sl
 80074e6:	b173      	cbz	r3, 8007506 <_strtod_l+0x94e>
 80074e8:	f7ff fb44 	bl	8006b74 <sulp>
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074f4:	f7f8 fe3a 	bl	800016c <__adddf3>
 80074f8:	4681      	mov	r9, r0
 80074fa:	468a      	mov	sl, r1
 80074fc:	e754      	b.n	80073a8 <_strtod_l+0x7f0>
 80074fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007500:	ea13 0f09 	tst.w	r3, r9
 8007504:	e7e9      	b.n	80074da <_strtod_l+0x922>
 8007506:	f7ff fb35 	bl	8006b74 <sulp>
 800750a:	4602      	mov	r2, r0
 800750c:	460b      	mov	r3, r1
 800750e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007512:	f7f8 fe29 	bl	8000168 <__aeabi_dsub>
 8007516:	2200      	movs	r2, #0
 8007518:	2300      	movs	r3, #0
 800751a:	4681      	mov	r9, r0
 800751c:	468a      	mov	sl, r1
 800751e:	f7f9 fa43 	bl	80009a8 <__aeabi_dcmpeq>
 8007522:	2800      	cmp	r0, #0
 8007524:	f47f ae07 	bne.w	8007136 <_strtod_l+0x57e>
 8007528:	e73e      	b.n	80073a8 <_strtod_l+0x7f0>
 800752a:	9904      	ldr	r1, [sp, #16]
 800752c:	4640      	mov	r0, r8
 800752e:	f001 fe92 	bl	8009256 <__ratio>
 8007532:	2200      	movs	r2, #0
 8007534:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007538:	4606      	mov	r6, r0
 800753a:	460f      	mov	r7, r1
 800753c:	f7f9 fa48 	bl	80009d0 <__aeabi_dcmple>
 8007540:	2800      	cmp	r0, #0
 8007542:	d075      	beq.n	8007630 <_strtod_l+0xa78>
 8007544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007546:	2b00      	cmp	r3, #0
 8007548:	d047      	beq.n	80075da <_strtod_l+0xa22>
 800754a:	2600      	movs	r6, #0
 800754c:	4f68      	ldr	r7, [pc, #416]	; (80076f0 <_strtod_l+0xb38>)
 800754e:	4d68      	ldr	r5, [pc, #416]	; (80076f0 <_strtod_l+0xb38>)
 8007550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007552:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007556:	0d1b      	lsrs	r3, r3, #20
 8007558:	051b      	lsls	r3, r3, #20
 800755a:	930f      	str	r3, [sp, #60]	; 0x3c
 800755c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800755e:	4b65      	ldr	r3, [pc, #404]	; (80076f4 <_strtod_l+0xb3c>)
 8007560:	429a      	cmp	r2, r3
 8007562:	f040 80cf 	bne.w	8007704 <_strtod_l+0xb4c>
 8007566:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800756a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800756e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007570:	4648      	mov	r0, r9
 8007572:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8007576:	4651      	mov	r1, sl
 8007578:	f001 fda8 	bl	80090cc <__ulp>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4630      	mov	r0, r6
 8007582:	4639      	mov	r1, r7
 8007584:	f7f8 ffa8 	bl	80004d8 <__aeabi_dmul>
 8007588:	464a      	mov	r2, r9
 800758a:	4653      	mov	r3, sl
 800758c:	f7f8 fdee 	bl	800016c <__adddf3>
 8007590:	460b      	mov	r3, r1
 8007592:	4954      	ldr	r1, [pc, #336]	; (80076e4 <_strtod_l+0xb2c>)
 8007594:	4a58      	ldr	r2, [pc, #352]	; (80076f8 <_strtod_l+0xb40>)
 8007596:	4019      	ands	r1, r3
 8007598:	4291      	cmp	r1, r2
 800759a:	4681      	mov	r9, r0
 800759c:	d95e      	bls.n	800765c <_strtod_l+0xaa4>
 800759e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075a0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d103      	bne.n	80075b0 <_strtod_l+0x9f8>
 80075a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075aa:	3301      	adds	r3, #1
 80075ac:	f43f ad26 	beq.w	8006ffc <_strtod_l+0x444>
 80075b0:	f04f 39ff 	mov.w	r9, #4294967295
 80075b4:	f8df a130 	ldr.w	sl, [pc, #304]	; 80076e8 <_strtod_l+0xb30>
 80075b8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80075ba:	4658      	mov	r0, fp
 80075bc:	f001 faef 	bl	8008b9e <_Bfree>
 80075c0:	9906      	ldr	r1, [sp, #24]
 80075c2:	4658      	mov	r0, fp
 80075c4:	f001 faeb 	bl	8008b9e <_Bfree>
 80075c8:	9904      	ldr	r1, [sp, #16]
 80075ca:	4658      	mov	r0, fp
 80075cc:	f001 fae7 	bl	8008b9e <_Bfree>
 80075d0:	4641      	mov	r1, r8
 80075d2:	4658      	mov	r0, fp
 80075d4:	f001 fae3 	bl	8008b9e <_Bfree>
 80075d8:	e617      	b.n	800720a <_strtod_l+0x652>
 80075da:	f1b9 0f00 	cmp.w	r9, #0
 80075de:	d119      	bne.n	8007614 <_strtod_l+0xa5c>
 80075e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075e6:	b9e3      	cbnz	r3, 8007622 <_strtod_l+0xa6a>
 80075e8:	2200      	movs	r2, #0
 80075ea:	4b41      	ldr	r3, [pc, #260]	; (80076f0 <_strtod_l+0xb38>)
 80075ec:	4630      	mov	r0, r6
 80075ee:	4639      	mov	r1, r7
 80075f0:	f7f9 f9e4 	bl	80009bc <__aeabi_dcmplt>
 80075f4:	b9c8      	cbnz	r0, 800762a <_strtod_l+0xa72>
 80075f6:	2200      	movs	r2, #0
 80075f8:	4b40      	ldr	r3, [pc, #256]	; (80076fc <_strtod_l+0xb44>)
 80075fa:	4630      	mov	r0, r6
 80075fc:	4639      	mov	r1, r7
 80075fe:	f7f8 ff6b 	bl	80004d8 <__aeabi_dmul>
 8007602:	4604      	mov	r4, r0
 8007604:	460d      	mov	r5, r1
 8007606:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800760a:	9418      	str	r4, [sp, #96]	; 0x60
 800760c:	9319      	str	r3, [sp, #100]	; 0x64
 800760e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8007612:	e79d      	b.n	8007550 <_strtod_l+0x998>
 8007614:	f1b9 0f01 	cmp.w	r9, #1
 8007618:	d103      	bne.n	8007622 <_strtod_l+0xa6a>
 800761a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800761c:	2b00      	cmp	r3, #0
 800761e:	f43f ad8a 	beq.w	8007136 <_strtod_l+0x57e>
 8007622:	2600      	movs	r6, #0
 8007624:	4f36      	ldr	r7, [pc, #216]	; (8007700 <_strtod_l+0xb48>)
 8007626:	2400      	movs	r4, #0
 8007628:	e791      	b.n	800754e <_strtod_l+0x996>
 800762a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800762c:	4d33      	ldr	r5, [pc, #204]	; (80076fc <_strtod_l+0xb44>)
 800762e:	e7ea      	b.n	8007606 <_strtod_l+0xa4e>
 8007630:	4b32      	ldr	r3, [pc, #200]	; (80076fc <_strtod_l+0xb44>)
 8007632:	2200      	movs	r2, #0
 8007634:	4630      	mov	r0, r6
 8007636:	4639      	mov	r1, r7
 8007638:	f7f8 ff4e 	bl	80004d8 <__aeabi_dmul>
 800763c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800763e:	4604      	mov	r4, r0
 8007640:	460d      	mov	r5, r1
 8007642:	b933      	cbnz	r3, 8007652 <_strtod_l+0xa9a>
 8007644:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007648:	9010      	str	r0, [sp, #64]	; 0x40
 800764a:	9311      	str	r3, [sp, #68]	; 0x44
 800764c:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007650:	e77e      	b.n	8007550 <_strtod_l+0x998>
 8007652:	4602      	mov	r2, r0
 8007654:	460b      	mov	r3, r1
 8007656:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800765a:	e7f7      	b.n	800764c <_strtod_l+0xa94>
 800765c:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8007660:	9b05      	ldr	r3, [sp, #20]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1a8      	bne.n	80075b8 <_strtod_l+0xa00>
 8007666:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800766a:	0d1b      	lsrs	r3, r3, #20
 800766c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800766e:	051b      	lsls	r3, r3, #20
 8007670:	429a      	cmp	r2, r3
 8007672:	4656      	mov	r6, sl
 8007674:	d1a0      	bne.n	80075b8 <_strtod_l+0xa00>
 8007676:	4629      	mov	r1, r5
 8007678:	4620      	mov	r0, r4
 800767a:	f7f9 f9dd 	bl	8000a38 <__aeabi_d2iz>
 800767e:	f7f8 fec1 	bl	8000404 <__aeabi_i2d>
 8007682:	460b      	mov	r3, r1
 8007684:	4602      	mov	r2, r0
 8007686:	4629      	mov	r1, r5
 8007688:	4620      	mov	r0, r4
 800768a:	f7f8 fd6d 	bl	8000168 <__aeabi_dsub>
 800768e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007690:	4604      	mov	r4, r0
 8007692:	460d      	mov	r5, r1
 8007694:	b933      	cbnz	r3, 80076a4 <_strtod_l+0xaec>
 8007696:	f1b9 0f00 	cmp.w	r9, #0
 800769a:	d103      	bne.n	80076a4 <_strtod_l+0xaec>
 800769c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 80076a0:	2e00      	cmp	r6, #0
 80076a2:	d06a      	beq.n	800777a <_strtod_l+0xbc2>
 80076a4:	a30a      	add	r3, pc, #40	; (adr r3, 80076d0 <_strtod_l+0xb18>)
 80076a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076aa:	4620      	mov	r0, r4
 80076ac:	4629      	mov	r1, r5
 80076ae:	f7f9 f985 	bl	80009bc <__aeabi_dcmplt>
 80076b2:	2800      	cmp	r0, #0
 80076b4:	f47f acad 	bne.w	8007012 <_strtod_l+0x45a>
 80076b8:	a307      	add	r3, pc, #28	; (adr r3, 80076d8 <_strtod_l+0xb20>)
 80076ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076be:	4620      	mov	r0, r4
 80076c0:	4629      	mov	r1, r5
 80076c2:	f7f9 f999 	bl	80009f8 <__aeabi_dcmpgt>
 80076c6:	2800      	cmp	r0, #0
 80076c8:	f43f af76 	beq.w	80075b8 <_strtod_l+0xa00>
 80076cc:	e4a1      	b.n	8007012 <_strtod_l+0x45a>
 80076ce:	bf00      	nop
 80076d0:	94a03595 	.word	0x94a03595
 80076d4:	3fdfffff 	.word	0x3fdfffff
 80076d8:	35afe535 	.word	0x35afe535
 80076dc:	3fe00000 	.word	0x3fe00000
 80076e0:	000fffff 	.word	0x000fffff
 80076e4:	7ff00000 	.word	0x7ff00000
 80076e8:	7fefffff 	.word	0x7fefffff
 80076ec:	39500000 	.word	0x39500000
 80076f0:	3ff00000 	.word	0x3ff00000
 80076f4:	7fe00000 	.word	0x7fe00000
 80076f8:	7c9fffff 	.word	0x7c9fffff
 80076fc:	3fe00000 	.word	0x3fe00000
 8007700:	bff00000 	.word	0xbff00000
 8007704:	9b05      	ldr	r3, [sp, #20]
 8007706:	b313      	cbz	r3, 800774e <_strtod_l+0xb96>
 8007708:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800770a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800770e:	d81e      	bhi.n	800774e <_strtod_l+0xb96>
 8007710:	a325      	add	r3, pc, #148	; (adr r3, 80077a8 <_strtod_l+0xbf0>)
 8007712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007716:	4620      	mov	r0, r4
 8007718:	4629      	mov	r1, r5
 800771a:	f7f9 f959 	bl	80009d0 <__aeabi_dcmple>
 800771e:	b190      	cbz	r0, 8007746 <_strtod_l+0xb8e>
 8007720:	4629      	mov	r1, r5
 8007722:	4620      	mov	r0, r4
 8007724:	f7f9 f9b0 	bl	8000a88 <__aeabi_d2uiz>
 8007728:	2800      	cmp	r0, #0
 800772a:	bf08      	it	eq
 800772c:	2001      	moveq	r0, #1
 800772e:	f7f8 fe59 	bl	80003e4 <__aeabi_ui2d>
 8007732:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007734:	4604      	mov	r4, r0
 8007736:	460d      	mov	r5, r1
 8007738:	b9d3      	cbnz	r3, 8007770 <_strtod_l+0xbb8>
 800773a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800773e:	9012      	str	r0, [sp, #72]	; 0x48
 8007740:	9313      	str	r3, [sp, #76]	; 0x4c
 8007742:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007746:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007748:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800774c:	1a9f      	subs	r7, r3, r2
 800774e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007752:	f001 fcbb 	bl	80090cc <__ulp>
 8007756:	4602      	mov	r2, r0
 8007758:	460b      	mov	r3, r1
 800775a:	4630      	mov	r0, r6
 800775c:	4639      	mov	r1, r7
 800775e:	f7f8 febb 	bl	80004d8 <__aeabi_dmul>
 8007762:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007766:	f7f8 fd01 	bl	800016c <__adddf3>
 800776a:	4681      	mov	r9, r0
 800776c:	468a      	mov	sl, r1
 800776e:	e777      	b.n	8007660 <_strtod_l+0xaa8>
 8007770:	4602      	mov	r2, r0
 8007772:	460b      	mov	r3, r1
 8007774:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007778:	e7e3      	b.n	8007742 <_strtod_l+0xb8a>
 800777a:	a30d      	add	r3, pc, #52	; (adr r3, 80077b0 <_strtod_l+0xbf8>)
 800777c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007780:	f7f9 f91c 	bl	80009bc <__aeabi_dcmplt>
 8007784:	e79f      	b.n	80076c6 <_strtod_l+0xb0e>
 8007786:	2300      	movs	r3, #0
 8007788:	930d      	str	r3, [sp, #52]	; 0x34
 800778a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800778c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800778e:	6013      	str	r3, [r2, #0]
 8007790:	f7ff ba55 	b.w	8006c3e <_strtod_l+0x86>
 8007794:	2b65      	cmp	r3, #101	; 0x65
 8007796:	f04f 0200 	mov.w	r2, #0
 800779a:	f43f ab42 	beq.w	8006e22 <_strtod_l+0x26a>
 800779e:	2101      	movs	r1, #1
 80077a0:	4614      	mov	r4, r2
 80077a2:	9105      	str	r1, [sp, #20]
 80077a4:	f7ff babf 	b.w	8006d26 <_strtod_l+0x16e>
 80077a8:	ffc00000 	.word	0xffc00000
 80077ac:	41dfffff 	.word	0x41dfffff
 80077b0:	94a03595 	.word	0x94a03595
 80077b4:	3fcfffff 	.word	0x3fcfffff

080077b8 <strtod>:
 80077b8:	4b06      	ldr	r3, [pc, #24]	; (80077d4 <strtod+0x1c>)
 80077ba:	b410      	push	{r4}
 80077bc:	681c      	ldr	r4, [r3, #0]
 80077be:	4a06      	ldr	r2, [pc, #24]	; (80077d8 <strtod+0x20>)
 80077c0:	6a23      	ldr	r3, [r4, #32]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	bf08      	it	eq
 80077c6:	4613      	moveq	r3, r2
 80077c8:	460a      	mov	r2, r1
 80077ca:	4601      	mov	r1, r0
 80077cc:	4620      	mov	r0, r4
 80077ce:	bc10      	pop	{r4}
 80077d0:	f7ff b9f2 	b.w	8006bb8 <_strtod_l>
 80077d4:	20000018 	.word	0x20000018
 80077d8:	2000007c 	.word	0x2000007c

080077dc <quorem>:
 80077dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	6903      	ldr	r3, [r0, #16]
 80077e2:	690c      	ldr	r4, [r1, #16]
 80077e4:	4680      	mov	r8, r0
 80077e6:	42a3      	cmp	r3, r4
 80077e8:	f2c0 8084 	blt.w	80078f4 <quorem+0x118>
 80077ec:	3c01      	subs	r4, #1
 80077ee:	f101 0714 	add.w	r7, r1, #20
 80077f2:	f100 0614 	add.w	r6, r0, #20
 80077f6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80077fa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80077fe:	3501      	adds	r5, #1
 8007800:	fbb0 f5f5 	udiv	r5, r0, r5
 8007804:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007808:	eb06 030c 	add.w	r3, r6, ip
 800780c:	eb07 090c 	add.w	r9, r7, ip
 8007810:	9301      	str	r3, [sp, #4]
 8007812:	b39d      	cbz	r5, 800787c <quorem+0xa0>
 8007814:	f04f 0a00 	mov.w	sl, #0
 8007818:	4638      	mov	r0, r7
 800781a:	46b6      	mov	lr, r6
 800781c:	46d3      	mov	fp, sl
 800781e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007822:	b293      	uxth	r3, r2
 8007824:	fb05 a303 	mla	r3, r5, r3, sl
 8007828:	0c12      	lsrs	r2, r2, #16
 800782a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800782e:	fb05 a202 	mla	r2, r5, r2, sl
 8007832:	b29b      	uxth	r3, r3
 8007834:	ebab 0303 	sub.w	r3, fp, r3
 8007838:	f8de b000 	ldr.w	fp, [lr]
 800783c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007840:	fa1f fb8b 	uxth.w	fp, fp
 8007844:	445b      	add	r3, fp
 8007846:	fa1f fb82 	uxth.w	fp, r2
 800784a:	f8de 2000 	ldr.w	r2, [lr]
 800784e:	4581      	cmp	r9, r0
 8007850:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007854:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007858:	b29b      	uxth	r3, r3
 800785a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800785e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007862:	f84e 3b04 	str.w	r3, [lr], #4
 8007866:	d2da      	bcs.n	800781e <quorem+0x42>
 8007868:	f856 300c 	ldr.w	r3, [r6, ip]
 800786c:	b933      	cbnz	r3, 800787c <quorem+0xa0>
 800786e:	9b01      	ldr	r3, [sp, #4]
 8007870:	3b04      	subs	r3, #4
 8007872:	429e      	cmp	r6, r3
 8007874:	461a      	mov	r2, r3
 8007876:	d331      	bcc.n	80078dc <quorem+0x100>
 8007878:	f8c8 4010 	str.w	r4, [r8, #16]
 800787c:	4640      	mov	r0, r8
 800787e:	f001 fbad 	bl	8008fdc <__mcmp>
 8007882:	2800      	cmp	r0, #0
 8007884:	db26      	blt.n	80078d4 <quorem+0xf8>
 8007886:	4630      	mov	r0, r6
 8007888:	f04f 0c00 	mov.w	ip, #0
 800788c:	3501      	adds	r5, #1
 800788e:	f857 1b04 	ldr.w	r1, [r7], #4
 8007892:	f8d0 e000 	ldr.w	lr, [r0]
 8007896:	b28b      	uxth	r3, r1
 8007898:	ebac 0303 	sub.w	r3, ip, r3
 800789c:	fa1f f28e 	uxth.w	r2, lr
 80078a0:	4413      	add	r3, r2
 80078a2:	0c0a      	lsrs	r2, r1, #16
 80078a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80078a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078ac:	b29b      	uxth	r3, r3
 80078ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078b2:	45b9      	cmp	r9, r7
 80078b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078b8:	f840 3b04 	str.w	r3, [r0], #4
 80078bc:	d2e7      	bcs.n	800788e <quorem+0xb2>
 80078be:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80078c2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80078c6:	b92a      	cbnz	r2, 80078d4 <quorem+0xf8>
 80078c8:	3b04      	subs	r3, #4
 80078ca:	429e      	cmp	r6, r3
 80078cc:	461a      	mov	r2, r3
 80078ce:	d30b      	bcc.n	80078e8 <quorem+0x10c>
 80078d0:	f8c8 4010 	str.w	r4, [r8, #16]
 80078d4:	4628      	mov	r0, r5
 80078d6:	b003      	add	sp, #12
 80078d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078dc:	6812      	ldr	r2, [r2, #0]
 80078de:	3b04      	subs	r3, #4
 80078e0:	2a00      	cmp	r2, #0
 80078e2:	d1c9      	bne.n	8007878 <quorem+0x9c>
 80078e4:	3c01      	subs	r4, #1
 80078e6:	e7c4      	b.n	8007872 <quorem+0x96>
 80078e8:	6812      	ldr	r2, [r2, #0]
 80078ea:	3b04      	subs	r3, #4
 80078ec:	2a00      	cmp	r2, #0
 80078ee:	d1ef      	bne.n	80078d0 <quorem+0xf4>
 80078f0:	3c01      	subs	r4, #1
 80078f2:	e7ea      	b.n	80078ca <quorem+0xee>
 80078f4:	2000      	movs	r0, #0
 80078f6:	e7ee      	b.n	80078d6 <quorem+0xfa>

080078f8 <_dtoa_r>:
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	4616      	mov	r6, r2
 80078fe:	461f      	mov	r7, r3
 8007900:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007902:	b095      	sub	sp, #84	; 0x54
 8007904:	4604      	mov	r4, r0
 8007906:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800790a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800790e:	b93d      	cbnz	r5, 8007920 <_dtoa_r+0x28>
 8007910:	2010      	movs	r0, #16
 8007912:	f001 f8dd 	bl	8008ad0 <malloc>
 8007916:	6260      	str	r0, [r4, #36]	; 0x24
 8007918:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800791c:	6005      	str	r5, [r0, #0]
 800791e:	60c5      	str	r5, [r0, #12]
 8007920:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007922:	6819      	ldr	r1, [r3, #0]
 8007924:	b151      	cbz	r1, 800793c <_dtoa_r+0x44>
 8007926:	685a      	ldr	r2, [r3, #4]
 8007928:	2301      	movs	r3, #1
 800792a:	4093      	lsls	r3, r2
 800792c:	604a      	str	r2, [r1, #4]
 800792e:	608b      	str	r3, [r1, #8]
 8007930:	4620      	mov	r0, r4
 8007932:	f001 f934 	bl	8008b9e <_Bfree>
 8007936:	2200      	movs	r2, #0
 8007938:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800793a:	601a      	str	r2, [r3, #0]
 800793c:	1e3b      	subs	r3, r7, #0
 800793e:	bfaf      	iteee	ge
 8007940:	2300      	movge	r3, #0
 8007942:	2201      	movlt	r2, #1
 8007944:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007948:	9303      	strlt	r3, [sp, #12]
 800794a:	bfac      	ite	ge
 800794c:	f8c8 3000 	strge.w	r3, [r8]
 8007950:	f8c8 2000 	strlt.w	r2, [r8]
 8007954:	4bae      	ldr	r3, [pc, #696]	; (8007c10 <_dtoa_r+0x318>)
 8007956:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800795a:	ea33 0308 	bics.w	r3, r3, r8
 800795e:	d11b      	bne.n	8007998 <_dtoa_r+0xa0>
 8007960:	f242 730f 	movw	r3, #9999	; 0x270f
 8007964:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007966:	6013      	str	r3, [r2, #0]
 8007968:	9b02      	ldr	r3, [sp, #8]
 800796a:	b923      	cbnz	r3, 8007976 <_dtoa_r+0x7e>
 800796c:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007970:	2800      	cmp	r0, #0
 8007972:	f000 8545 	beq.w	8008400 <_dtoa_r+0xb08>
 8007976:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007978:	b953      	cbnz	r3, 8007990 <_dtoa_r+0x98>
 800797a:	4ba6      	ldr	r3, [pc, #664]	; (8007c14 <_dtoa_r+0x31c>)
 800797c:	e021      	b.n	80079c2 <_dtoa_r+0xca>
 800797e:	4ba6      	ldr	r3, [pc, #664]	; (8007c18 <_dtoa_r+0x320>)
 8007980:	9306      	str	r3, [sp, #24]
 8007982:	3308      	adds	r3, #8
 8007984:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007986:	6013      	str	r3, [r2, #0]
 8007988:	9806      	ldr	r0, [sp, #24]
 800798a:	b015      	add	sp, #84	; 0x54
 800798c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007990:	4ba0      	ldr	r3, [pc, #640]	; (8007c14 <_dtoa_r+0x31c>)
 8007992:	9306      	str	r3, [sp, #24]
 8007994:	3303      	adds	r3, #3
 8007996:	e7f5      	b.n	8007984 <_dtoa_r+0x8c>
 8007998:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800799c:	2200      	movs	r2, #0
 800799e:	2300      	movs	r3, #0
 80079a0:	4630      	mov	r0, r6
 80079a2:	4639      	mov	r1, r7
 80079a4:	f7f9 f800 	bl	80009a8 <__aeabi_dcmpeq>
 80079a8:	4682      	mov	sl, r0
 80079aa:	b160      	cbz	r0, 80079c6 <_dtoa_r+0xce>
 80079ac:	2301      	movs	r3, #1
 80079ae:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079b0:	6013      	str	r3, [r2, #0]
 80079b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f000 8520 	beq.w	80083fa <_dtoa_r+0xb02>
 80079ba:	4b98      	ldr	r3, [pc, #608]	; (8007c1c <_dtoa_r+0x324>)
 80079bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80079be:	6013      	str	r3, [r2, #0]
 80079c0:	3b01      	subs	r3, #1
 80079c2:	9306      	str	r3, [sp, #24]
 80079c4:	e7e0      	b.n	8007988 <_dtoa_r+0x90>
 80079c6:	ab12      	add	r3, sp, #72	; 0x48
 80079c8:	9301      	str	r3, [sp, #4]
 80079ca:	ab13      	add	r3, sp, #76	; 0x4c
 80079cc:	9300      	str	r3, [sp, #0]
 80079ce:	4632      	mov	r2, r6
 80079d0:	463b      	mov	r3, r7
 80079d2:	4620      	mov	r0, r4
 80079d4:	f001 fbf0 	bl	80091b8 <__d2b>
 80079d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079dc:	4683      	mov	fp, r0
 80079de:	2d00      	cmp	r5, #0
 80079e0:	d07d      	beq.n	8007ade <_dtoa_r+0x1e6>
 80079e2:	46b0      	mov	r8, r6
 80079e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079e8:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 80079ec:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 80079f0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079f4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 80079f8:	2200      	movs	r2, #0
 80079fa:	4b89      	ldr	r3, [pc, #548]	; (8007c20 <_dtoa_r+0x328>)
 80079fc:	4640      	mov	r0, r8
 80079fe:	4649      	mov	r1, r9
 8007a00:	f7f8 fbb2 	bl	8000168 <__aeabi_dsub>
 8007a04:	a37c      	add	r3, pc, #496	; (adr r3, 8007bf8 <_dtoa_r+0x300>)
 8007a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0a:	f7f8 fd65 	bl	80004d8 <__aeabi_dmul>
 8007a0e:	a37c      	add	r3, pc, #496	; (adr r3, 8007c00 <_dtoa_r+0x308>)
 8007a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a14:	f7f8 fbaa 	bl	800016c <__adddf3>
 8007a18:	4606      	mov	r6, r0
 8007a1a:	4628      	mov	r0, r5
 8007a1c:	460f      	mov	r7, r1
 8007a1e:	f7f8 fcf1 	bl	8000404 <__aeabi_i2d>
 8007a22:	a379      	add	r3, pc, #484	; (adr r3, 8007c08 <_dtoa_r+0x310>)
 8007a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a28:	f7f8 fd56 	bl	80004d8 <__aeabi_dmul>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	460b      	mov	r3, r1
 8007a30:	4630      	mov	r0, r6
 8007a32:	4639      	mov	r1, r7
 8007a34:	f7f8 fb9a 	bl	800016c <__adddf3>
 8007a38:	4606      	mov	r6, r0
 8007a3a:	460f      	mov	r7, r1
 8007a3c:	f7f8 fffc 	bl	8000a38 <__aeabi_d2iz>
 8007a40:	2200      	movs	r2, #0
 8007a42:	4682      	mov	sl, r0
 8007a44:	2300      	movs	r3, #0
 8007a46:	4630      	mov	r0, r6
 8007a48:	4639      	mov	r1, r7
 8007a4a:	f7f8 ffb7 	bl	80009bc <__aeabi_dcmplt>
 8007a4e:	b148      	cbz	r0, 8007a64 <_dtoa_r+0x16c>
 8007a50:	4650      	mov	r0, sl
 8007a52:	f7f8 fcd7 	bl	8000404 <__aeabi_i2d>
 8007a56:	4632      	mov	r2, r6
 8007a58:	463b      	mov	r3, r7
 8007a5a:	f7f8 ffa5 	bl	80009a8 <__aeabi_dcmpeq>
 8007a5e:	b908      	cbnz	r0, 8007a64 <_dtoa_r+0x16c>
 8007a60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a64:	f1ba 0f16 	cmp.w	sl, #22
 8007a68:	d85a      	bhi.n	8007b20 <_dtoa_r+0x228>
 8007a6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a6e:	496d      	ldr	r1, [pc, #436]	; (8007c24 <_dtoa_r+0x32c>)
 8007a70:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007a74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a78:	f7f8 ffbe 	bl	80009f8 <__aeabi_dcmpgt>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	d051      	beq.n	8007b24 <_dtoa_r+0x22c>
 8007a80:	2300      	movs	r3, #0
 8007a82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a86:	930d      	str	r3, [sp, #52]	; 0x34
 8007a88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a8a:	1b5d      	subs	r5, r3, r5
 8007a8c:	1e6b      	subs	r3, r5, #1
 8007a8e:	9307      	str	r3, [sp, #28]
 8007a90:	bf43      	ittte	mi
 8007a92:	2300      	movmi	r3, #0
 8007a94:	f1c5 0901 	rsbmi	r9, r5, #1
 8007a98:	9307      	strmi	r3, [sp, #28]
 8007a9a:	f04f 0900 	movpl.w	r9, #0
 8007a9e:	f1ba 0f00 	cmp.w	sl, #0
 8007aa2:	db41      	blt.n	8007b28 <_dtoa_r+0x230>
 8007aa4:	9b07      	ldr	r3, [sp, #28]
 8007aa6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007aaa:	4453      	add	r3, sl
 8007aac:	9307      	str	r3, [sp, #28]
 8007aae:	2300      	movs	r3, #0
 8007ab0:	9308      	str	r3, [sp, #32]
 8007ab2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007ab4:	2b09      	cmp	r3, #9
 8007ab6:	f200 808f 	bhi.w	8007bd8 <_dtoa_r+0x2e0>
 8007aba:	2b05      	cmp	r3, #5
 8007abc:	bfc4      	itt	gt
 8007abe:	3b04      	subgt	r3, #4
 8007ac0:	931e      	strgt	r3, [sp, #120]	; 0x78
 8007ac2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007ac4:	bfc8      	it	gt
 8007ac6:	2500      	movgt	r5, #0
 8007ac8:	f1a3 0302 	sub.w	r3, r3, #2
 8007acc:	bfd8      	it	le
 8007ace:	2501      	movle	r5, #1
 8007ad0:	2b03      	cmp	r3, #3
 8007ad2:	f200 808d 	bhi.w	8007bf0 <_dtoa_r+0x2f8>
 8007ad6:	e8df f003 	tbb	[pc, r3]
 8007ada:	7d7b      	.short	0x7d7b
 8007adc:	6f2f      	.short	0x6f2f
 8007ade:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ae2:	441d      	add	r5, r3
 8007ae4:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8007ae8:	2820      	cmp	r0, #32
 8007aea:	dd13      	ble.n	8007b14 <_dtoa_r+0x21c>
 8007aec:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8007af0:	9b02      	ldr	r3, [sp, #8]
 8007af2:	fa08 f800 	lsl.w	r8, r8, r0
 8007af6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007afa:	fa23 f000 	lsr.w	r0, r3, r0
 8007afe:	ea48 0000 	orr.w	r0, r8, r0
 8007b02:	f7f8 fc6f 	bl	80003e4 <__aeabi_ui2d>
 8007b06:	2301      	movs	r3, #1
 8007b08:	4680      	mov	r8, r0
 8007b0a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8007b0e:	3d01      	subs	r5, #1
 8007b10:	9310      	str	r3, [sp, #64]	; 0x40
 8007b12:	e771      	b.n	80079f8 <_dtoa_r+0x100>
 8007b14:	9b02      	ldr	r3, [sp, #8]
 8007b16:	f1c0 0020 	rsb	r0, r0, #32
 8007b1a:	fa03 f000 	lsl.w	r0, r3, r0
 8007b1e:	e7f0      	b.n	8007b02 <_dtoa_r+0x20a>
 8007b20:	2301      	movs	r3, #1
 8007b22:	e7b0      	b.n	8007a86 <_dtoa_r+0x18e>
 8007b24:	900d      	str	r0, [sp, #52]	; 0x34
 8007b26:	e7af      	b.n	8007a88 <_dtoa_r+0x190>
 8007b28:	f1ca 0300 	rsb	r3, sl, #0
 8007b2c:	9308      	str	r3, [sp, #32]
 8007b2e:	2300      	movs	r3, #0
 8007b30:	eba9 090a 	sub.w	r9, r9, sl
 8007b34:	930c      	str	r3, [sp, #48]	; 0x30
 8007b36:	e7bc      	b.n	8007ab2 <_dtoa_r+0x1ba>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b3c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	dd74      	ble.n	8007c2c <_dtoa_r+0x334>
 8007b42:	4698      	mov	r8, r3
 8007b44:	9304      	str	r3, [sp, #16]
 8007b46:	2200      	movs	r2, #0
 8007b48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b4a:	6072      	str	r2, [r6, #4]
 8007b4c:	2204      	movs	r2, #4
 8007b4e:	f102 0014 	add.w	r0, r2, #20
 8007b52:	4298      	cmp	r0, r3
 8007b54:	6871      	ldr	r1, [r6, #4]
 8007b56:	d96e      	bls.n	8007c36 <_dtoa_r+0x33e>
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f000 ffec 	bl	8008b36 <_Balloc>
 8007b5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b60:	6030      	str	r0, [r6, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f1b8 0f0e 	cmp.w	r8, #14
 8007b68:	9306      	str	r3, [sp, #24]
 8007b6a:	f200 80ed 	bhi.w	8007d48 <_dtoa_r+0x450>
 8007b6e:	2d00      	cmp	r5, #0
 8007b70:	f000 80ea 	beq.w	8007d48 <_dtoa_r+0x450>
 8007b74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b78:	f1ba 0f00 	cmp.w	sl, #0
 8007b7c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007b80:	dd77      	ble.n	8007c72 <_dtoa_r+0x37a>
 8007b82:	4a28      	ldr	r2, [pc, #160]	; (8007c24 <_dtoa_r+0x32c>)
 8007b84:	f00a 030f 	and.w	r3, sl, #15
 8007b88:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007b8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b90:	06f0      	lsls	r0, r6, #27
 8007b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b96:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007b9a:	d568      	bpl.n	8007c6e <_dtoa_r+0x376>
 8007b9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007ba0:	4b21      	ldr	r3, [pc, #132]	; (8007c28 <_dtoa_r+0x330>)
 8007ba2:	2503      	movs	r5, #3
 8007ba4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ba8:	f7f8 fdc0 	bl	800072c <__aeabi_ddiv>
 8007bac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bb0:	f006 060f 	and.w	r6, r6, #15
 8007bb4:	4f1c      	ldr	r7, [pc, #112]	; (8007c28 <_dtoa_r+0x330>)
 8007bb6:	e04f      	b.n	8007c58 <_dtoa_r+0x360>
 8007bb8:	2301      	movs	r3, #1
 8007bba:	9309      	str	r3, [sp, #36]	; 0x24
 8007bbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007bbe:	4453      	add	r3, sl
 8007bc0:	f103 0801 	add.w	r8, r3, #1
 8007bc4:	9304      	str	r3, [sp, #16]
 8007bc6:	4643      	mov	r3, r8
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	bfb8      	it	lt
 8007bcc:	2301      	movlt	r3, #1
 8007bce:	e7ba      	b.n	8007b46 <_dtoa_r+0x24e>
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	e7b2      	b.n	8007b3a <_dtoa_r+0x242>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	e7f0      	b.n	8007bba <_dtoa_r+0x2c2>
 8007bd8:	2501      	movs	r5, #1
 8007bda:	2300      	movs	r3, #0
 8007bdc:	9509      	str	r5, [sp, #36]	; 0x24
 8007bde:	931e      	str	r3, [sp, #120]	; 0x78
 8007be0:	f04f 33ff 	mov.w	r3, #4294967295
 8007be4:	2200      	movs	r2, #0
 8007be6:	9304      	str	r3, [sp, #16]
 8007be8:	4698      	mov	r8, r3
 8007bea:	2312      	movs	r3, #18
 8007bec:	921f      	str	r2, [sp, #124]	; 0x7c
 8007bee:	e7aa      	b.n	8007b46 <_dtoa_r+0x24e>
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf4:	e7f4      	b.n	8007be0 <_dtoa_r+0x2e8>
 8007bf6:	bf00      	nop
 8007bf8:	636f4361 	.word	0x636f4361
 8007bfc:	3fd287a7 	.word	0x3fd287a7
 8007c00:	8b60c8b3 	.word	0x8b60c8b3
 8007c04:	3fc68a28 	.word	0x3fc68a28
 8007c08:	509f79fb 	.word	0x509f79fb
 8007c0c:	3fd34413 	.word	0x3fd34413
 8007c10:	7ff00000 	.word	0x7ff00000
 8007c14:	08009a69 	.word	0x08009a69
 8007c18:	08009a60 	.word	0x08009a60
 8007c1c:	080099ed 	.word	0x080099ed
 8007c20:	3ff80000 	.word	0x3ff80000
 8007c24:	08009aa0 	.word	0x08009aa0
 8007c28:	08009a78 	.word	0x08009a78
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	9304      	str	r3, [sp, #16]
 8007c30:	4698      	mov	r8, r3
 8007c32:	461a      	mov	r2, r3
 8007c34:	e7da      	b.n	8007bec <_dtoa_r+0x2f4>
 8007c36:	3101      	adds	r1, #1
 8007c38:	6071      	str	r1, [r6, #4]
 8007c3a:	0052      	lsls	r2, r2, #1
 8007c3c:	e787      	b.n	8007b4e <_dtoa_r+0x256>
 8007c3e:	07f1      	lsls	r1, r6, #31
 8007c40:	d508      	bpl.n	8007c54 <_dtoa_r+0x35c>
 8007c42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c4a:	f7f8 fc45 	bl	80004d8 <__aeabi_dmul>
 8007c4e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007c52:	3501      	adds	r5, #1
 8007c54:	1076      	asrs	r6, r6, #1
 8007c56:	3708      	adds	r7, #8
 8007c58:	2e00      	cmp	r6, #0
 8007c5a:	d1f0      	bne.n	8007c3e <_dtoa_r+0x346>
 8007c5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007c60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c64:	f7f8 fd62 	bl	800072c <__aeabi_ddiv>
 8007c68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c6c:	e01b      	b.n	8007ca6 <_dtoa_r+0x3ae>
 8007c6e:	2502      	movs	r5, #2
 8007c70:	e7a0      	b.n	8007bb4 <_dtoa_r+0x2bc>
 8007c72:	f000 80a4 	beq.w	8007dbe <_dtoa_r+0x4c6>
 8007c76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007c7a:	f1ca 0600 	rsb	r6, sl, #0
 8007c7e:	4ba0      	ldr	r3, [pc, #640]	; (8007f00 <_dtoa_r+0x608>)
 8007c80:	f006 020f 	and.w	r2, r6, #15
 8007c84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8c:	f7f8 fc24 	bl	80004d8 <__aeabi_dmul>
 8007c90:	2502      	movs	r5, #2
 8007c92:	2300      	movs	r3, #0
 8007c94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c98:	4f9a      	ldr	r7, [pc, #616]	; (8007f04 <_dtoa_r+0x60c>)
 8007c9a:	1136      	asrs	r6, r6, #4
 8007c9c:	2e00      	cmp	r6, #0
 8007c9e:	f040 8083 	bne.w	8007da8 <_dtoa_r+0x4b0>
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1e0      	bne.n	8007c68 <_dtoa_r+0x370>
 8007ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f000 808a 	beq.w	8007dc2 <_dtoa_r+0x4ca>
 8007cae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cb2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007cb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cba:	2200      	movs	r2, #0
 8007cbc:	4b92      	ldr	r3, [pc, #584]	; (8007f08 <_dtoa_r+0x610>)
 8007cbe:	f7f8 fe7d 	bl	80009bc <__aeabi_dcmplt>
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d07d      	beq.n	8007dc2 <_dtoa_r+0x4ca>
 8007cc6:	f1b8 0f00 	cmp.w	r8, #0
 8007cca:	d07a      	beq.n	8007dc2 <_dtoa_r+0x4ca>
 8007ccc:	9b04      	ldr	r3, [sp, #16]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	dd36      	ble.n	8007d40 <_dtoa_r+0x448>
 8007cd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	4b8c      	ldr	r3, [pc, #560]	; (8007f0c <_dtoa_r+0x614>)
 8007cda:	f7f8 fbfd 	bl	80004d8 <__aeabi_dmul>
 8007cde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ce2:	9e04      	ldr	r6, [sp, #16]
 8007ce4:	f10a 37ff 	add.w	r7, sl, #4294967295
 8007ce8:	3501      	adds	r5, #1
 8007cea:	4628      	mov	r0, r5
 8007cec:	f7f8 fb8a 	bl	8000404 <__aeabi_i2d>
 8007cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cf4:	f7f8 fbf0 	bl	80004d8 <__aeabi_dmul>
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	4b85      	ldr	r3, [pc, #532]	; (8007f10 <_dtoa_r+0x618>)
 8007cfc:	f7f8 fa36 	bl	800016c <__adddf3>
 8007d00:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8007d04:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007d08:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d0a:	2e00      	cmp	r6, #0
 8007d0c:	d15c      	bne.n	8007dc8 <_dtoa_r+0x4d0>
 8007d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d12:	2200      	movs	r2, #0
 8007d14:	4b7f      	ldr	r3, [pc, #508]	; (8007f14 <_dtoa_r+0x61c>)
 8007d16:	f7f8 fa27 	bl	8000168 <__aeabi_dsub>
 8007d1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d1c:	462b      	mov	r3, r5
 8007d1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d22:	f7f8 fe69 	bl	80009f8 <__aeabi_dcmpgt>
 8007d26:	2800      	cmp	r0, #0
 8007d28:	f040 8281 	bne.w	800822e <_dtoa_r+0x936>
 8007d2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d32:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007d36:	f7f8 fe41 	bl	80009bc <__aeabi_dcmplt>
 8007d3a:	2800      	cmp	r0, #0
 8007d3c:	f040 8275 	bne.w	800822a <_dtoa_r+0x932>
 8007d40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007d44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	f2c0 814b 	blt.w	8007fe6 <_dtoa_r+0x6ee>
 8007d50:	f1ba 0f0e 	cmp.w	sl, #14
 8007d54:	f300 8147 	bgt.w	8007fe6 <_dtoa_r+0x6ee>
 8007d58:	4b69      	ldr	r3, [pc, #420]	; (8007f00 <_dtoa_r+0x608>)
 8007d5a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d66:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f280 80d7 	bge.w	8007f1c <_dtoa_r+0x624>
 8007d6e:	f1b8 0f00 	cmp.w	r8, #0
 8007d72:	f300 80d3 	bgt.w	8007f1c <_dtoa_r+0x624>
 8007d76:	f040 8257 	bne.w	8008228 <_dtoa_r+0x930>
 8007d7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	4b64      	ldr	r3, [pc, #400]	; (8007f14 <_dtoa_r+0x61c>)
 8007d82:	f7f8 fba9 	bl	80004d8 <__aeabi_dmul>
 8007d86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d8a:	f7f8 fe2b 	bl	80009e4 <__aeabi_dcmpge>
 8007d8e:	4646      	mov	r6, r8
 8007d90:	4647      	mov	r7, r8
 8007d92:	2800      	cmp	r0, #0
 8007d94:	f040 822d 	bne.w	80081f2 <_dtoa_r+0x8fa>
 8007d98:	9b06      	ldr	r3, [sp, #24]
 8007d9a:	9a06      	ldr	r2, [sp, #24]
 8007d9c:	1c5d      	adds	r5, r3, #1
 8007d9e:	2331      	movs	r3, #49	; 0x31
 8007da0:	f10a 0a01 	add.w	sl, sl, #1
 8007da4:	7013      	strb	r3, [r2, #0]
 8007da6:	e228      	b.n	80081fa <_dtoa_r+0x902>
 8007da8:	07f2      	lsls	r2, r6, #31
 8007daa:	d505      	bpl.n	8007db8 <_dtoa_r+0x4c0>
 8007dac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007db0:	f7f8 fb92 	bl	80004d8 <__aeabi_dmul>
 8007db4:	2301      	movs	r3, #1
 8007db6:	3501      	adds	r5, #1
 8007db8:	1076      	asrs	r6, r6, #1
 8007dba:	3708      	adds	r7, #8
 8007dbc:	e76e      	b.n	8007c9c <_dtoa_r+0x3a4>
 8007dbe:	2502      	movs	r5, #2
 8007dc0:	e771      	b.n	8007ca6 <_dtoa_r+0x3ae>
 8007dc2:	4657      	mov	r7, sl
 8007dc4:	4646      	mov	r6, r8
 8007dc6:	e790      	b.n	8007cea <_dtoa_r+0x3f2>
 8007dc8:	4b4d      	ldr	r3, [pc, #308]	; (8007f00 <_dtoa_r+0x608>)
 8007dca:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007dce:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d048      	beq.n	8007e6a <_dtoa_r+0x572>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	460b      	mov	r3, r1
 8007ddc:	2000      	movs	r0, #0
 8007dde:	494e      	ldr	r1, [pc, #312]	; (8007f18 <_dtoa_r+0x620>)
 8007de0:	f7f8 fca4 	bl	800072c <__aeabi_ddiv>
 8007de4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007de8:	f7f8 f9be 	bl	8000168 <__aeabi_dsub>
 8007dec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007df0:	9d06      	ldr	r5, [sp, #24]
 8007df2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007df6:	f7f8 fe1f 	bl	8000a38 <__aeabi_d2iz>
 8007dfa:	9011      	str	r0, [sp, #68]	; 0x44
 8007dfc:	f7f8 fb02 	bl	8000404 <__aeabi_i2d>
 8007e00:	4602      	mov	r2, r0
 8007e02:	460b      	mov	r3, r1
 8007e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e08:	f7f8 f9ae 	bl	8000168 <__aeabi_dsub>
 8007e0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e12:	3330      	adds	r3, #48	; 0x30
 8007e14:	f805 3b01 	strb.w	r3, [r5], #1
 8007e18:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e1c:	f7f8 fdce 	bl	80009bc <__aeabi_dcmplt>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d163      	bne.n	8007eec <_dtoa_r+0x5f4>
 8007e24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e28:	2000      	movs	r0, #0
 8007e2a:	4937      	ldr	r1, [pc, #220]	; (8007f08 <_dtoa_r+0x610>)
 8007e2c:	f7f8 f99c 	bl	8000168 <__aeabi_dsub>
 8007e30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e34:	f7f8 fdc2 	bl	80009bc <__aeabi_dcmplt>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f040 80b5 	bne.w	8007fa8 <_dtoa_r+0x6b0>
 8007e3e:	9b06      	ldr	r3, [sp, #24]
 8007e40:	1aeb      	subs	r3, r5, r3
 8007e42:	429e      	cmp	r6, r3
 8007e44:	f77f af7c 	ble.w	8007d40 <_dtoa_r+0x448>
 8007e48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	4b2f      	ldr	r3, [pc, #188]	; (8007f0c <_dtoa_r+0x614>)
 8007e50:	f7f8 fb42 	bl	80004d8 <__aeabi_dmul>
 8007e54:	2200      	movs	r2, #0
 8007e56:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e5e:	4b2b      	ldr	r3, [pc, #172]	; (8007f0c <_dtoa_r+0x614>)
 8007e60:	f7f8 fb3a 	bl	80004d8 <__aeabi_dmul>
 8007e64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e68:	e7c3      	b.n	8007df2 <_dtoa_r+0x4fa>
 8007e6a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e6e:	f7f8 fb33 	bl	80004d8 <__aeabi_dmul>
 8007e72:	9b06      	ldr	r3, [sp, #24]
 8007e74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e78:	199d      	adds	r5, r3, r6
 8007e7a:	461e      	mov	r6, r3
 8007e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e80:	f7f8 fdda 	bl	8000a38 <__aeabi_d2iz>
 8007e84:	9011      	str	r0, [sp, #68]	; 0x44
 8007e86:	f7f8 fabd 	bl	8000404 <__aeabi_i2d>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e92:	f7f8 f969 	bl	8000168 <__aeabi_dsub>
 8007e96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e9c:	3330      	adds	r3, #48	; 0x30
 8007e9e:	f806 3b01 	strb.w	r3, [r6], #1
 8007ea2:	42ae      	cmp	r6, r5
 8007ea4:	f04f 0200 	mov.w	r2, #0
 8007ea8:	d124      	bne.n	8007ef4 <_dtoa_r+0x5fc>
 8007eaa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007eae:	4b1a      	ldr	r3, [pc, #104]	; (8007f18 <_dtoa_r+0x620>)
 8007eb0:	f7f8 f95c 	bl	800016c <__adddf3>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ebc:	f7f8 fd9c 	bl	80009f8 <__aeabi_dcmpgt>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	d171      	bne.n	8007fa8 <_dtoa_r+0x6b0>
 8007ec4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007ec8:	2000      	movs	r0, #0
 8007eca:	4913      	ldr	r1, [pc, #76]	; (8007f18 <_dtoa_r+0x620>)
 8007ecc:	f7f8 f94c 	bl	8000168 <__aeabi_dsub>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ed8:	f7f8 fd70 	bl	80009bc <__aeabi_dcmplt>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	f43f af2f 	beq.w	8007d40 <_dtoa_r+0x448>
 8007ee2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ee6:	1e6a      	subs	r2, r5, #1
 8007ee8:	2b30      	cmp	r3, #48	; 0x30
 8007eea:	d001      	beq.n	8007ef0 <_dtoa_r+0x5f8>
 8007eec:	46ba      	mov	sl, r7
 8007eee:	e04a      	b.n	8007f86 <_dtoa_r+0x68e>
 8007ef0:	4615      	mov	r5, r2
 8007ef2:	e7f6      	b.n	8007ee2 <_dtoa_r+0x5ea>
 8007ef4:	4b05      	ldr	r3, [pc, #20]	; (8007f0c <_dtoa_r+0x614>)
 8007ef6:	f7f8 faef 	bl	80004d8 <__aeabi_dmul>
 8007efa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007efe:	e7bd      	b.n	8007e7c <_dtoa_r+0x584>
 8007f00:	08009aa0 	.word	0x08009aa0
 8007f04:	08009a78 	.word	0x08009a78
 8007f08:	3ff00000 	.word	0x3ff00000
 8007f0c:	40240000 	.word	0x40240000
 8007f10:	401c0000 	.word	0x401c0000
 8007f14:	40140000 	.word	0x40140000
 8007f18:	3fe00000 	.word	0x3fe00000
 8007f1c:	9d06      	ldr	r5, [sp, #24]
 8007f1e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f26:	4630      	mov	r0, r6
 8007f28:	4639      	mov	r1, r7
 8007f2a:	f7f8 fbff 	bl	800072c <__aeabi_ddiv>
 8007f2e:	f7f8 fd83 	bl	8000a38 <__aeabi_d2iz>
 8007f32:	4681      	mov	r9, r0
 8007f34:	f7f8 fa66 	bl	8000404 <__aeabi_i2d>
 8007f38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f3c:	f7f8 facc 	bl	80004d8 <__aeabi_dmul>
 8007f40:	4602      	mov	r2, r0
 8007f42:	460b      	mov	r3, r1
 8007f44:	4630      	mov	r0, r6
 8007f46:	4639      	mov	r1, r7
 8007f48:	f7f8 f90e 	bl	8000168 <__aeabi_dsub>
 8007f4c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8007f50:	f805 6b01 	strb.w	r6, [r5], #1
 8007f54:	9e06      	ldr	r6, [sp, #24]
 8007f56:	4602      	mov	r2, r0
 8007f58:	1bae      	subs	r6, r5, r6
 8007f5a:	45b0      	cmp	r8, r6
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	d135      	bne.n	8007fcc <_dtoa_r+0x6d4>
 8007f60:	f7f8 f904 	bl	800016c <__adddf3>
 8007f64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f68:	4606      	mov	r6, r0
 8007f6a:	460f      	mov	r7, r1
 8007f6c:	f7f8 fd44 	bl	80009f8 <__aeabi_dcmpgt>
 8007f70:	b9c8      	cbnz	r0, 8007fa6 <_dtoa_r+0x6ae>
 8007f72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f76:	4630      	mov	r0, r6
 8007f78:	4639      	mov	r1, r7
 8007f7a:	f7f8 fd15 	bl	80009a8 <__aeabi_dcmpeq>
 8007f7e:	b110      	cbz	r0, 8007f86 <_dtoa_r+0x68e>
 8007f80:	f019 0f01 	tst.w	r9, #1
 8007f84:	d10f      	bne.n	8007fa6 <_dtoa_r+0x6ae>
 8007f86:	4659      	mov	r1, fp
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f000 fe08 	bl	8008b9e <_Bfree>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007f92:	702b      	strb	r3, [r5, #0]
 8007f94:	f10a 0301 	add.w	r3, sl, #1
 8007f98:	6013      	str	r3, [r2, #0]
 8007f9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	f43f acf3 	beq.w	8007988 <_dtoa_r+0x90>
 8007fa2:	601d      	str	r5, [r3, #0]
 8007fa4:	e4f0      	b.n	8007988 <_dtoa_r+0x90>
 8007fa6:	4657      	mov	r7, sl
 8007fa8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fac:	1e6b      	subs	r3, r5, #1
 8007fae:	2a39      	cmp	r2, #57	; 0x39
 8007fb0:	d106      	bne.n	8007fc0 <_dtoa_r+0x6c8>
 8007fb2:	9a06      	ldr	r2, [sp, #24]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d107      	bne.n	8007fc8 <_dtoa_r+0x6d0>
 8007fb8:	2330      	movs	r3, #48	; 0x30
 8007fba:	7013      	strb	r3, [r2, #0]
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	3701      	adds	r7, #1
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	3201      	adds	r2, #1
 8007fc4:	701a      	strb	r2, [r3, #0]
 8007fc6:	e791      	b.n	8007eec <_dtoa_r+0x5f4>
 8007fc8:	461d      	mov	r5, r3
 8007fca:	e7ed      	b.n	8007fa8 <_dtoa_r+0x6b0>
 8007fcc:	2200      	movs	r2, #0
 8007fce:	4b99      	ldr	r3, [pc, #612]	; (8008234 <_dtoa_r+0x93c>)
 8007fd0:	f7f8 fa82 	bl	80004d8 <__aeabi_dmul>
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	4606      	mov	r6, r0
 8007fda:	460f      	mov	r7, r1
 8007fdc:	f7f8 fce4 	bl	80009a8 <__aeabi_dcmpeq>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d09e      	beq.n	8007f22 <_dtoa_r+0x62a>
 8007fe4:	e7cf      	b.n	8007f86 <_dtoa_r+0x68e>
 8007fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fe8:	2a00      	cmp	r2, #0
 8007fea:	f000 8088 	beq.w	80080fe <_dtoa_r+0x806>
 8007fee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007ff0:	2a01      	cmp	r2, #1
 8007ff2:	dc6d      	bgt.n	80080d0 <_dtoa_r+0x7d8>
 8007ff4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007ff6:	2a00      	cmp	r2, #0
 8007ff8:	d066      	beq.n	80080c8 <_dtoa_r+0x7d0>
 8007ffa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007ffe:	464d      	mov	r5, r9
 8008000:	9e08      	ldr	r6, [sp, #32]
 8008002:	9a07      	ldr	r2, [sp, #28]
 8008004:	2101      	movs	r1, #1
 8008006:	441a      	add	r2, r3
 8008008:	4620      	mov	r0, r4
 800800a:	4499      	add	r9, r3
 800800c:	9207      	str	r2, [sp, #28]
 800800e:	f000 fea4 	bl	8008d5a <__i2b>
 8008012:	4607      	mov	r7, r0
 8008014:	2d00      	cmp	r5, #0
 8008016:	dd0b      	ble.n	8008030 <_dtoa_r+0x738>
 8008018:	9b07      	ldr	r3, [sp, #28]
 800801a:	2b00      	cmp	r3, #0
 800801c:	dd08      	ble.n	8008030 <_dtoa_r+0x738>
 800801e:	42ab      	cmp	r3, r5
 8008020:	bfa8      	it	ge
 8008022:	462b      	movge	r3, r5
 8008024:	9a07      	ldr	r2, [sp, #28]
 8008026:	eba9 0903 	sub.w	r9, r9, r3
 800802a:	1aed      	subs	r5, r5, r3
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	9307      	str	r3, [sp, #28]
 8008030:	9b08      	ldr	r3, [sp, #32]
 8008032:	b1eb      	cbz	r3, 8008070 <_dtoa_r+0x778>
 8008034:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008036:	2b00      	cmp	r3, #0
 8008038:	d065      	beq.n	8008106 <_dtoa_r+0x80e>
 800803a:	b18e      	cbz	r6, 8008060 <_dtoa_r+0x768>
 800803c:	4639      	mov	r1, r7
 800803e:	4632      	mov	r2, r6
 8008040:	4620      	mov	r0, r4
 8008042:	f000 ff29 	bl	8008e98 <__pow5mult>
 8008046:	465a      	mov	r2, fp
 8008048:	4601      	mov	r1, r0
 800804a:	4607      	mov	r7, r0
 800804c:	4620      	mov	r0, r4
 800804e:	f000 fe8d 	bl	8008d6c <__multiply>
 8008052:	4659      	mov	r1, fp
 8008054:	900a      	str	r0, [sp, #40]	; 0x28
 8008056:	4620      	mov	r0, r4
 8008058:	f000 fda1 	bl	8008b9e <_Bfree>
 800805c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800805e:	469b      	mov	fp, r3
 8008060:	9b08      	ldr	r3, [sp, #32]
 8008062:	1b9a      	subs	r2, r3, r6
 8008064:	d004      	beq.n	8008070 <_dtoa_r+0x778>
 8008066:	4659      	mov	r1, fp
 8008068:	4620      	mov	r0, r4
 800806a:	f000 ff15 	bl	8008e98 <__pow5mult>
 800806e:	4683      	mov	fp, r0
 8008070:	2101      	movs	r1, #1
 8008072:	4620      	mov	r0, r4
 8008074:	f000 fe71 	bl	8008d5a <__i2b>
 8008078:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800807a:	4606      	mov	r6, r0
 800807c:	2b00      	cmp	r3, #0
 800807e:	f000 81c6 	beq.w	800840e <_dtoa_r+0xb16>
 8008082:	461a      	mov	r2, r3
 8008084:	4601      	mov	r1, r0
 8008086:	4620      	mov	r0, r4
 8008088:	f000 ff06 	bl	8008e98 <__pow5mult>
 800808c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800808e:	4606      	mov	r6, r0
 8008090:	2b01      	cmp	r3, #1
 8008092:	dc3e      	bgt.n	8008112 <_dtoa_r+0x81a>
 8008094:	9b02      	ldr	r3, [sp, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d137      	bne.n	800810a <_dtoa_r+0x812>
 800809a:	9b03      	ldr	r3, [sp, #12]
 800809c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d134      	bne.n	800810e <_dtoa_r+0x816>
 80080a4:	9b03      	ldr	r3, [sp, #12]
 80080a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080aa:	0d1b      	lsrs	r3, r3, #20
 80080ac:	051b      	lsls	r3, r3, #20
 80080ae:	b12b      	cbz	r3, 80080bc <_dtoa_r+0x7c4>
 80080b0:	9b07      	ldr	r3, [sp, #28]
 80080b2:	f109 0901 	add.w	r9, r9, #1
 80080b6:	3301      	adds	r3, #1
 80080b8:	9307      	str	r3, [sp, #28]
 80080ba:	2301      	movs	r3, #1
 80080bc:	9308      	str	r3, [sp, #32]
 80080be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d128      	bne.n	8008116 <_dtoa_r+0x81e>
 80080c4:	2001      	movs	r0, #1
 80080c6:	e02e      	b.n	8008126 <_dtoa_r+0x82e>
 80080c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80080ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080ce:	e796      	b.n	8007ffe <_dtoa_r+0x706>
 80080d0:	9b08      	ldr	r3, [sp, #32]
 80080d2:	f108 36ff 	add.w	r6, r8, #4294967295
 80080d6:	42b3      	cmp	r3, r6
 80080d8:	bfb7      	itett	lt
 80080da:	9b08      	ldrlt	r3, [sp, #32]
 80080dc:	1b9e      	subge	r6, r3, r6
 80080de:	1af2      	sublt	r2, r6, r3
 80080e0:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 80080e2:	bfbf      	itttt	lt
 80080e4:	9608      	strlt	r6, [sp, #32]
 80080e6:	189b      	addlt	r3, r3, r2
 80080e8:	930c      	strlt	r3, [sp, #48]	; 0x30
 80080ea:	2600      	movlt	r6, #0
 80080ec:	f1b8 0f00 	cmp.w	r8, #0
 80080f0:	bfb9      	ittee	lt
 80080f2:	eba9 0508 	sublt.w	r5, r9, r8
 80080f6:	2300      	movlt	r3, #0
 80080f8:	464d      	movge	r5, r9
 80080fa:	4643      	movge	r3, r8
 80080fc:	e781      	b.n	8008002 <_dtoa_r+0x70a>
 80080fe:	9e08      	ldr	r6, [sp, #32]
 8008100:	464d      	mov	r5, r9
 8008102:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008104:	e786      	b.n	8008014 <_dtoa_r+0x71c>
 8008106:	9a08      	ldr	r2, [sp, #32]
 8008108:	e7ad      	b.n	8008066 <_dtoa_r+0x76e>
 800810a:	2300      	movs	r3, #0
 800810c:	e7d6      	b.n	80080bc <_dtoa_r+0x7c4>
 800810e:	9b02      	ldr	r3, [sp, #8]
 8008110:	e7d4      	b.n	80080bc <_dtoa_r+0x7c4>
 8008112:	2300      	movs	r3, #0
 8008114:	9308      	str	r3, [sp, #32]
 8008116:	6933      	ldr	r3, [r6, #16]
 8008118:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800811c:	6918      	ldr	r0, [r3, #16]
 800811e:	f000 fdce 	bl	8008cbe <__hi0bits>
 8008122:	f1c0 0020 	rsb	r0, r0, #32
 8008126:	9b07      	ldr	r3, [sp, #28]
 8008128:	4418      	add	r0, r3
 800812a:	f010 001f 	ands.w	r0, r0, #31
 800812e:	d047      	beq.n	80081c0 <_dtoa_r+0x8c8>
 8008130:	f1c0 0320 	rsb	r3, r0, #32
 8008134:	2b04      	cmp	r3, #4
 8008136:	dd3b      	ble.n	80081b0 <_dtoa_r+0x8b8>
 8008138:	9b07      	ldr	r3, [sp, #28]
 800813a:	f1c0 001c 	rsb	r0, r0, #28
 800813e:	4481      	add	r9, r0
 8008140:	4405      	add	r5, r0
 8008142:	4403      	add	r3, r0
 8008144:	9307      	str	r3, [sp, #28]
 8008146:	f1b9 0f00 	cmp.w	r9, #0
 800814a:	dd05      	ble.n	8008158 <_dtoa_r+0x860>
 800814c:	4659      	mov	r1, fp
 800814e:	464a      	mov	r2, r9
 8008150:	4620      	mov	r0, r4
 8008152:	f000 feef 	bl	8008f34 <__lshift>
 8008156:	4683      	mov	fp, r0
 8008158:	9b07      	ldr	r3, [sp, #28]
 800815a:	2b00      	cmp	r3, #0
 800815c:	dd05      	ble.n	800816a <_dtoa_r+0x872>
 800815e:	4631      	mov	r1, r6
 8008160:	461a      	mov	r2, r3
 8008162:	4620      	mov	r0, r4
 8008164:	f000 fee6 	bl	8008f34 <__lshift>
 8008168:	4606      	mov	r6, r0
 800816a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800816c:	b353      	cbz	r3, 80081c4 <_dtoa_r+0x8cc>
 800816e:	4631      	mov	r1, r6
 8008170:	4658      	mov	r0, fp
 8008172:	f000 ff33 	bl	8008fdc <__mcmp>
 8008176:	2800      	cmp	r0, #0
 8008178:	da24      	bge.n	80081c4 <_dtoa_r+0x8cc>
 800817a:	2300      	movs	r3, #0
 800817c:	4659      	mov	r1, fp
 800817e:	220a      	movs	r2, #10
 8008180:	4620      	mov	r0, r4
 8008182:	f000 fd23 	bl	8008bcc <__multadd>
 8008186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008188:	f10a 3aff 	add.w	sl, sl, #4294967295
 800818c:	4683      	mov	fp, r0
 800818e:	2b00      	cmp	r3, #0
 8008190:	f000 8144 	beq.w	800841c <_dtoa_r+0xb24>
 8008194:	2300      	movs	r3, #0
 8008196:	4639      	mov	r1, r7
 8008198:	220a      	movs	r2, #10
 800819a:	4620      	mov	r0, r4
 800819c:	f000 fd16 	bl	8008bcc <__multadd>
 80081a0:	9b04      	ldr	r3, [sp, #16]
 80081a2:	4607      	mov	r7, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	dc4d      	bgt.n	8008244 <_dtoa_r+0x94c>
 80081a8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80081aa:	2b02      	cmp	r3, #2
 80081ac:	dd4a      	ble.n	8008244 <_dtoa_r+0x94c>
 80081ae:	e011      	b.n	80081d4 <_dtoa_r+0x8dc>
 80081b0:	d0c9      	beq.n	8008146 <_dtoa_r+0x84e>
 80081b2:	9a07      	ldr	r2, [sp, #28]
 80081b4:	331c      	adds	r3, #28
 80081b6:	441a      	add	r2, r3
 80081b8:	4499      	add	r9, r3
 80081ba:	441d      	add	r5, r3
 80081bc:	4613      	mov	r3, r2
 80081be:	e7c1      	b.n	8008144 <_dtoa_r+0x84c>
 80081c0:	4603      	mov	r3, r0
 80081c2:	e7f6      	b.n	80081b2 <_dtoa_r+0x8ba>
 80081c4:	f1b8 0f00 	cmp.w	r8, #0
 80081c8:	dc36      	bgt.n	8008238 <_dtoa_r+0x940>
 80081ca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	dd33      	ble.n	8008238 <_dtoa_r+0x940>
 80081d0:	f8cd 8010 	str.w	r8, [sp, #16]
 80081d4:	9b04      	ldr	r3, [sp, #16]
 80081d6:	b963      	cbnz	r3, 80081f2 <_dtoa_r+0x8fa>
 80081d8:	4631      	mov	r1, r6
 80081da:	2205      	movs	r2, #5
 80081dc:	4620      	mov	r0, r4
 80081de:	f000 fcf5 	bl	8008bcc <__multadd>
 80081e2:	4601      	mov	r1, r0
 80081e4:	4606      	mov	r6, r0
 80081e6:	4658      	mov	r0, fp
 80081e8:	f000 fef8 	bl	8008fdc <__mcmp>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	f73f add3 	bgt.w	8007d98 <_dtoa_r+0x4a0>
 80081f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80081f4:	9d06      	ldr	r5, [sp, #24]
 80081f6:	ea6f 0a03 	mvn.w	sl, r3
 80081fa:	f04f 0900 	mov.w	r9, #0
 80081fe:	4631      	mov	r1, r6
 8008200:	4620      	mov	r0, r4
 8008202:	f000 fccc 	bl	8008b9e <_Bfree>
 8008206:	2f00      	cmp	r7, #0
 8008208:	f43f aebd 	beq.w	8007f86 <_dtoa_r+0x68e>
 800820c:	f1b9 0f00 	cmp.w	r9, #0
 8008210:	d005      	beq.n	800821e <_dtoa_r+0x926>
 8008212:	45b9      	cmp	r9, r7
 8008214:	d003      	beq.n	800821e <_dtoa_r+0x926>
 8008216:	4649      	mov	r1, r9
 8008218:	4620      	mov	r0, r4
 800821a:	f000 fcc0 	bl	8008b9e <_Bfree>
 800821e:	4639      	mov	r1, r7
 8008220:	4620      	mov	r0, r4
 8008222:	f000 fcbc 	bl	8008b9e <_Bfree>
 8008226:	e6ae      	b.n	8007f86 <_dtoa_r+0x68e>
 8008228:	2600      	movs	r6, #0
 800822a:	4637      	mov	r7, r6
 800822c:	e7e1      	b.n	80081f2 <_dtoa_r+0x8fa>
 800822e:	46ba      	mov	sl, r7
 8008230:	4637      	mov	r7, r6
 8008232:	e5b1      	b.n	8007d98 <_dtoa_r+0x4a0>
 8008234:	40240000 	.word	0x40240000
 8008238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800823a:	f8cd 8010 	str.w	r8, [sp, #16]
 800823e:	2b00      	cmp	r3, #0
 8008240:	f000 80f3 	beq.w	800842a <_dtoa_r+0xb32>
 8008244:	2d00      	cmp	r5, #0
 8008246:	dd05      	ble.n	8008254 <_dtoa_r+0x95c>
 8008248:	4639      	mov	r1, r7
 800824a:	462a      	mov	r2, r5
 800824c:	4620      	mov	r0, r4
 800824e:	f000 fe71 	bl	8008f34 <__lshift>
 8008252:	4607      	mov	r7, r0
 8008254:	9b08      	ldr	r3, [sp, #32]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d04c      	beq.n	80082f4 <_dtoa_r+0x9fc>
 800825a:	6879      	ldr	r1, [r7, #4]
 800825c:	4620      	mov	r0, r4
 800825e:	f000 fc6a 	bl	8008b36 <_Balloc>
 8008262:	4605      	mov	r5, r0
 8008264:	693a      	ldr	r2, [r7, #16]
 8008266:	f107 010c 	add.w	r1, r7, #12
 800826a:	3202      	adds	r2, #2
 800826c:	0092      	lsls	r2, r2, #2
 800826e:	300c      	adds	r0, #12
 8008270:	f000 fc56 	bl	8008b20 <memcpy>
 8008274:	2201      	movs	r2, #1
 8008276:	4629      	mov	r1, r5
 8008278:	4620      	mov	r0, r4
 800827a:	f000 fe5b 	bl	8008f34 <__lshift>
 800827e:	46b9      	mov	r9, r7
 8008280:	4607      	mov	r7, r0
 8008282:	9b06      	ldr	r3, [sp, #24]
 8008284:	9307      	str	r3, [sp, #28]
 8008286:	9b02      	ldr	r3, [sp, #8]
 8008288:	f003 0301 	and.w	r3, r3, #1
 800828c:	9308      	str	r3, [sp, #32]
 800828e:	4631      	mov	r1, r6
 8008290:	4658      	mov	r0, fp
 8008292:	f7ff faa3 	bl	80077dc <quorem>
 8008296:	4649      	mov	r1, r9
 8008298:	4605      	mov	r5, r0
 800829a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800829e:	4658      	mov	r0, fp
 80082a0:	f000 fe9c 	bl	8008fdc <__mcmp>
 80082a4:	463a      	mov	r2, r7
 80082a6:	9002      	str	r0, [sp, #8]
 80082a8:	4631      	mov	r1, r6
 80082aa:	4620      	mov	r0, r4
 80082ac:	f000 feb0 	bl	8009010 <__mdiff>
 80082b0:	68c3      	ldr	r3, [r0, #12]
 80082b2:	4602      	mov	r2, r0
 80082b4:	bb03      	cbnz	r3, 80082f8 <_dtoa_r+0xa00>
 80082b6:	4601      	mov	r1, r0
 80082b8:	9009      	str	r0, [sp, #36]	; 0x24
 80082ba:	4658      	mov	r0, fp
 80082bc:	f000 fe8e 	bl	8008fdc <__mcmp>
 80082c0:	4603      	mov	r3, r0
 80082c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082c4:	4611      	mov	r1, r2
 80082c6:	4620      	mov	r0, r4
 80082c8:	9309      	str	r3, [sp, #36]	; 0x24
 80082ca:	f000 fc68 	bl	8008b9e <_Bfree>
 80082ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082d0:	b9a3      	cbnz	r3, 80082fc <_dtoa_r+0xa04>
 80082d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80082d4:	b992      	cbnz	r2, 80082fc <_dtoa_r+0xa04>
 80082d6:	9a08      	ldr	r2, [sp, #32]
 80082d8:	b982      	cbnz	r2, 80082fc <_dtoa_r+0xa04>
 80082da:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80082de:	d029      	beq.n	8008334 <_dtoa_r+0xa3c>
 80082e0:	9b02      	ldr	r3, [sp, #8]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	dd01      	ble.n	80082ea <_dtoa_r+0x9f2>
 80082e6:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80082ea:	9b07      	ldr	r3, [sp, #28]
 80082ec:	1c5d      	adds	r5, r3, #1
 80082ee:	f883 8000 	strb.w	r8, [r3]
 80082f2:	e784      	b.n	80081fe <_dtoa_r+0x906>
 80082f4:	4638      	mov	r0, r7
 80082f6:	e7c2      	b.n	800827e <_dtoa_r+0x986>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e7e3      	b.n	80082c4 <_dtoa_r+0x9cc>
 80082fc:	9a02      	ldr	r2, [sp, #8]
 80082fe:	2a00      	cmp	r2, #0
 8008300:	db04      	blt.n	800830c <_dtoa_r+0xa14>
 8008302:	d123      	bne.n	800834c <_dtoa_r+0xa54>
 8008304:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008306:	bb0a      	cbnz	r2, 800834c <_dtoa_r+0xa54>
 8008308:	9a08      	ldr	r2, [sp, #32]
 800830a:	b9fa      	cbnz	r2, 800834c <_dtoa_r+0xa54>
 800830c:	2b00      	cmp	r3, #0
 800830e:	ddec      	ble.n	80082ea <_dtoa_r+0x9f2>
 8008310:	4659      	mov	r1, fp
 8008312:	2201      	movs	r2, #1
 8008314:	4620      	mov	r0, r4
 8008316:	f000 fe0d 	bl	8008f34 <__lshift>
 800831a:	4631      	mov	r1, r6
 800831c:	4683      	mov	fp, r0
 800831e:	f000 fe5d 	bl	8008fdc <__mcmp>
 8008322:	2800      	cmp	r0, #0
 8008324:	dc03      	bgt.n	800832e <_dtoa_r+0xa36>
 8008326:	d1e0      	bne.n	80082ea <_dtoa_r+0x9f2>
 8008328:	f018 0f01 	tst.w	r8, #1
 800832c:	d0dd      	beq.n	80082ea <_dtoa_r+0x9f2>
 800832e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008332:	d1d8      	bne.n	80082e6 <_dtoa_r+0x9ee>
 8008334:	9b07      	ldr	r3, [sp, #28]
 8008336:	9a07      	ldr	r2, [sp, #28]
 8008338:	1c5d      	adds	r5, r3, #1
 800833a:	2339      	movs	r3, #57	; 0x39
 800833c:	7013      	strb	r3, [r2, #0]
 800833e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008342:	1e6a      	subs	r2, r5, #1
 8008344:	2b39      	cmp	r3, #57	; 0x39
 8008346:	d04d      	beq.n	80083e4 <_dtoa_r+0xaec>
 8008348:	3301      	adds	r3, #1
 800834a:	e052      	b.n	80083f2 <_dtoa_r+0xafa>
 800834c:	9a07      	ldr	r2, [sp, #28]
 800834e:	2b00      	cmp	r3, #0
 8008350:	f102 0501 	add.w	r5, r2, #1
 8008354:	dd06      	ble.n	8008364 <_dtoa_r+0xa6c>
 8008356:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800835a:	d0eb      	beq.n	8008334 <_dtoa_r+0xa3c>
 800835c:	f108 0801 	add.w	r8, r8, #1
 8008360:	9b07      	ldr	r3, [sp, #28]
 8008362:	e7c4      	b.n	80082ee <_dtoa_r+0x9f6>
 8008364:	9b06      	ldr	r3, [sp, #24]
 8008366:	9a04      	ldr	r2, [sp, #16]
 8008368:	1aeb      	subs	r3, r5, r3
 800836a:	4293      	cmp	r3, r2
 800836c:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008370:	d021      	beq.n	80083b6 <_dtoa_r+0xabe>
 8008372:	4659      	mov	r1, fp
 8008374:	2300      	movs	r3, #0
 8008376:	220a      	movs	r2, #10
 8008378:	4620      	mov	r0, r4
 800837a:	f000 fc27 	bl	8008bcc <__multadd>
 800837e:	45b9      	cmp	r9, r7
 8008380:	4683      	mov	fp, r0
 8008382:	f04f 0300 	mov.w	r3, #0
 8008386:	f04f 020a 	mov.w	r2, #10
 800838a:	4649      	mov	r1, r9
 800838c:	4620      	mov	r0, r4
 800838e:	d105      	bne.n	800839c <_dtoa_r+0xaa4>
 8008390:	f000 fc1c 	bl	8008bcc <__multadd>
 8008394:	4681      	mov	r9, r0
 8008396:	4607      	mov	r7, r0
 8008398:	9507      	str	r5, [sp, #28]
 800839a:	e778      	b.n	800828e <_dtoa_r+0x996>
 800839c:	f000 fc16 	bl	8008bcc <__multadd>
 80083a0:	4639      	mov	r1, r7
 80083a2:	4681      	mov	r9, r0
 80083a4:	2300      	movs	r3, #0
 80083a6:	220a      	movs	r2, #10
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 fc0f 	bl	8008bcc <__multadd>
 80083ae:	4607      	mov	r7, r0
 80083b0:	e7f2      	b.n	8008398 <_dtoa_r+0xaa0>
 80083b2:	f04f 0900 	mov.w	r9, #0
 80083b6:	4659      	mov	r1, fp
 80083b8:	2201      	movs	r2, #1
 80083ba:	4620      	mov	r0, r4
 80083bc:	f000 fdba 	bl	8008f34 <__lshift>
 80083c0:	4631      	mov	r1, r6
 80083c2:	4683      	mov	fp, r0
 80083c4:	f000 fe0a 	bl	8008fdc <__mcmp>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	dcb8      	bgt.n	800833e <_dtoa_r+0xa46>
 80083cc:	d102      	bne.n	80083d4 <_dtoa_r+0xadc>
 80083ce:	f018 0f01 	tst.w	r8, #1
 80083d2:	d1b4      	bne.n	800833e <_dtoa_r+0xa46>
 80083d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083d8:	1e6a      	subs	r2, r5, #1
 80083da:	2b30      	cmp	r3, #48	; 0x30
 80083dc:	f47f af0f 	bne.w	80081fe <_dtoa_r+0x906>
 80083e0:	4615      	mov	r5, r2
 80083e2:	e7f7      	b.n	80083d4 <_dtoa_r+0xadc>
 80083e4:	9b06      	ldr	r3, [sp, #24]
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d105      	bne.n	80083f6 <_dtoa_r+0xafe>
 80083ea:	2331      	movs	r3, #49	; 0x31
 80083ec:	9a06      	ldr	r2, [sp, #24]
 80083ee:	f10a 0a01 	add.w	sl, sl, #1
 80083f2:	7013      	strb	r3, [r2, #0]
 80083f4:	e703      	b.n	80081fe <_dtoa_r+0x906>
 80083f6:	4615      	mov	r5, r2
 80083f8:	e7a1      	b.n	800833e <_dtoa_r+0xa46>
 80083fa:	4b17      	ldr	r3, [pc, #92]	; (8008458 <_dtoa_r+0xb60>)
 80083fc:	f7ff bae1 	b.w	80079c2 <_dtoa_r+0xca>
 8008400:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008402:	2b00      	cmp	r3, #0
 8008404:	f47f aabb 	bne.w	800797e <_dtoa_r+0x86>
 8008408:	4b14      	ldr	r3, [pc, #80]	; (800845c <_dtoa_r+0xb64>)
 800840a:	f7ff bada 	b.w	80079c2 <_dtoa_r+0xca>
 800840e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008410:	2b01      	cmp	r3, #1
 8008412:	f77f ae3f 	ble.w	8008094 <_dtoa_r+0x79c>
 8008416:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008418:	9308      	str	r3, [sp, #32]
 800841a:	e653      	b.n	80080c4 <_dtoa_r+0x7cc>
 800841c:	9b04      	ldr	r3, [sp, #16]
 800841e:	2b00      	cmp	r3, #0
 8008420:	dc03      	bgt.n	800842a <_dtoa_r+0xb32>
 8008422:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008424:	2b02      	cmp	r3, #2
 8008426:	f73f aed5 	bgt.w	80081d4 <_dtoa_r+0x8dc>
 800842a:	9d06      	ldr	r5, [sp, #24]
 800842c:	4631      	mov	r1, r6
 800842e:	4658      	mov	r0, fp
 8008430:	f7ff f9d4 	bl	80077dc <quorem>
 8008434:	9b06      	ldr	r3, [sp, #24]
 8008436:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800843a:	f805 8b01 	strb.w	r8, [r5], #1
 800843e:	9a04      	ldr	r2, [sp, #16]
 8008440:	1aeb      	subs	r3, r5, r3
 8008442:	429a      	cmp	r2, r3
 8008444:	ddb5      	ble.n	80083b2 <_dtoa_r+0xaba>
 8008446:	4659      	mov	r1, fp
 8008448:	2300      	movs	r3, #0
 800844a:	220a      	movs	r2, #10
 800844c:	4620      	mov	r0, r4
 800844e:	f000 fbbd 	bl	8008bcc <__multadd>
 8008452:	4683      	mov	fp, r0
 8008454:	e7ea      	b.n	800842c <_dtoa_r+0xb34>
 8008456:	bf00      	nop
 8008458:	080099ec 	.word	0x080099ec
 800845c:	08009a60 	.word	0x08009a60

08008460 <rshift>:
 8008460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008462:	6906      	ldr	r6, [r0, #16]
 8008464:	114b      	asrs	r3, r1, #5
 8008466:	429e      	cmp	r6, r3
 8008468:	f100 0414 	add.w	r4, r0, #20
 800846c:	dd31      	ble.n	80084d2 <rshift+0x72>
 800846e:	f011 011f 	ands.w	r1, r1, #31
 8008472:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008476:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800847a:	d108      	bne.n	800848e <rshift+0x2e>
 800847c:	4621      	mov	r1, r4
 800847e:	42b2      	cmp	r2, r6
 8008480:	460b      	mov	r3, r1
 8008482:	d211      	bcs.n	80084a8 <rshift+0x48>
 8008484:	f852 3b04 	ldr.w	r3, [r2], #4
 8008488:	f841 3b04 	str.w	r3, [r1], #4
 800848c:	e7f7      	b.n	800847e <rshift+0x1e>
 800848e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008492:	4623      	mov	r3, r4
 8008494:	f1c1 0c20 	rsb	ip, r1, #32
 8008498:	40cd      	lsrs	r5, r1
 800849a:	3204      	adds	r2, #4
 800849c:	42b2      	cmp	r2, r6
 800849e:	4617      	mov	r7, r2
 80084a0:	d30d      	bcc.n	80084be <rshift+0x5e>
 80084a2:	601d      	str	r5, [r3, #0]
 80084a4:	b105      	cbz	r5, 80084a8 <rshift+0x48>
 80084a6:	3304      	adds	r3, #4
 80084a8:	42a3      	cmp	r3, r4
 80084aa:	eba3 0204 	sub.w	r2, r3, r4
 80084ae:	bf08      	it	eq
 80084b0:	2300      	moveq	r3, #0
 80084b2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80084b6:	6102      	str	r2, [r0, #16]
 80084b8:	bf08      	it	eq
 80084ba:	6143      	streq	r3, [r0, #20]
 80084bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084be:	683f      	ldr	r7, [r7, #0]
 80084c0:	fa07 f70c 	lsl.w	r7, r7, ip
 80084c4:	433d      	orrs	r5, r7
 80084c6:	f843 5b04 	str.w	r5, [r3], #4
 80084ca:	f852 5b04 	ldr.w	r5, [r2], #4
 80084ce:	40cd      	lsrs	r5, r1
 80084d0:	e7e4      	b.n	800849c <rshift+0x3c>
 80084d2:	4623      	mov	r3, r4
 80084d4:	e7e8      	b.n	80084a8 <rshift+0x48>

080084d6 <__hexdig_fun>:
 80084d6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80084da:	2b09      	cmp	r3, #9
 80084dc:	d802      	bhi.n	80084e4 <__hexdig_fun+0xe>
 80084de:	3820      	subs	r0, #32
 80084e0:	b2c0      	uxtb	r0, r0
 80084e2:	4770      	bx	lr
 80084e4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80084e8:	2b05      	cmp	r3, #5
 80084ea:	d801      	bhi.n	80084f0 <__hexdig_fun+0x1a>
 80084ec:	3847      	subs	r0, #71	; 0x47
 80084ee:	e7f7      	b.n	80084e0 <__hexdig_fun+0xa>
 80084f0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80084f4:	2b05      	cmp	r3, #5
 80084f6:	d801      	bhi.n	80084fc <__hexdig_fun+0x26>
 80084f8:	3827      	subs	r0, #39	; 0x27
 80084fa:	e7f1      	b.n	80084e0 <__hexdig_fun+0xa>
 80084fc:	2000      	movs	r0, #0
 80084fe:	4770      	bx	lr

08008500 <__gethex>:
 8008500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	b08b      	sub	sp, #44	; 0x2c
 8008506:	9002      	str	r0, [sp, #8]
 8008508:	9816      	ldr	r0, [sp, #88]	; 0x58
 800850a:	468a      	mov	sl, r1
 800850c:	4690      	mov	r8, r2
 800850e:	9306      	str	r3, [sp, #24]
 8008510:	f000 face 	bl	8008ab0 <__localeconv_l>
 8008514:	6803      	ldr	r3, [r0, #0]
 8008516:	f04f 0b00 	mov.w	fp, #0
 800851a:	4618      	mov	r0, r3
 800851c:	9303      	str	r3, [sp, #12]
 800851e:	f7f7 fe17 	bl	8000150 <strlen>
 8008522:	9b03      	ldr	r3, [sp, #12]
 8008524:	9001      	str	r0, [sp, #4]
 8008526:	4403      	add	r3, r0
 8008528:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800852c:	9307      	str	r3, [sp, #28]
 800852e:	f8da 3000 	ldr.w	r3, [sl]
 8008532:	3302      	adds	r3, #2
 8008534:	461f      	mov	r7, r3
 8008536:	f813 0b01 	ldrb.w	r0, [r3], #1
 800853a:	2830      	cmp	r0, #48	; 0x30
 800853c:	d06c      	beq.n	8008618 <__gethex+0x118>
 800853e:	f7ff ffca 	bl	80084d6 <__hexdig_fun>
 8008542:	4604      	mov	r4, r0
 8008544:	2800      	cmp	r0, #0
 8008546:	d16a      	bne.n	800861e <__gethex+0x11e>
 8008548:	9a01      	ldr	r2, [sp, #4]
 800854a:	9903      	ldr	r1, [sp, #12]
 800854c:	4638      	mov	r0, r7
 800854e:	f7fe faff 	bl	8006b50 <strncmp>
 8008552:	2800      	cmp	r0, #0
 8008554:	d166      	bne.n	8008624 <__gethex+0x124>
 8008556:	9b01      	ldr	r3, [sp, #4]
 8008558:	5cf8      	ldrb	r0, [r7, r3]
 800855a:	18fe      	adds	r6, r7, r3
 800855c:	f7ff ffbb 	bl	80084d6 <__hexdig_fun>
 8008560:	2800      	cmp	r0, #0
 8008562:	d062      	beq.n	800862a <__gethex+0x12a>
 8008564:	4633      	mov	r3, r6
 8008566:	7818      	ldrb	r0, [r3, #0]
 8008568:	461f      	mov	r7, r3
 800856a:	2830      	cmp	r0, #48	; 0x30
 800856c:	f103 0301 	add.w	r3, r3, #1
 8008570:	d0f9      	beq.n	8008566 <__gethex+0x66>
 8008572:	f7ff ffb0 	bl	80084d6 <__hexdig_fun>
 8008576:	fab0 f580 	clz	r5, r0
 800857a:	4634      	mov	r4, r6
 800857c:	f04f 0b01 	mov.w	fp, #1
 8008580:	096d      	lsrs	r5, r5, #5
 8008582:	463a      	mov	r2, r7
 8008584:	4616      	mov	r6, r2
 8008586:	7830      	ldrb	r0, [r6, #0]
 8008588:	3201      	adds	r2, #1
 800858a:	f7ff ffa4 	bl	80084d6 <__hexdig_fun>
 800858e:	2800      	cmp	r0, #0
 8008590:	d1f8      	bne.n	8008584 <__gethex+0x84>
 8008592:	9a01      	ldr	r2, [sp, #4]
 8008594:	9903      	ldr	r1, [sp, #12]
 8008596:	4630      	mov	r0, r6
 8008598:	f7fe fada 	bl	8006b50 <strncmp>
 800859c:	b950      	cbnz	r0, 80085b4 <__gethex+0xb4>
 800859e:	b954      	cbnz	r4, 80085b6 <__gethex+0xb6>
 80085a0:	9b01      	ldr	r3, [sp, #4]
 80085a2:	18f4      	adds	r4, r6, r3
 80085a4:	4622      	mov	r2, r4
 80085a6:	4616      	mov	r6, r2
 80085a8:	7830      	ldrb	r0, [r6, #0]
 80085aa:	3201      	adds	r2, #1
 80085ac:	f7ff ff93 	bl	80084d6 <__hexdig_fun>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	d1f8      	bne.n	80085a6 <__gethex+0xa6>
 80085b4:	b10c      	cbz	r4, 80085ba <__gethex+0xba>
 80085b6:	1ba4      	subs	r4, r4, r6
 80085b8:	00a4      	lsls	r4, r4, #2
 80085ba:	7833      	ldrb	r3, [r6, #0]
 80085bc:	2b50      	cmp	r3, #80	; 0x50
 80085be:	d001      	beq.n	80085c4 <__gethex+0xc4>
 80085c0:	2b70      	cmp	r3, #112	; 0x70
 80085c2:	d140      	bne.n	8008646 <__gethex+0x146>
 80085c4:	7873      	ldrb	r3, [r6, #1]
 80085c6:	2b2b      	cmp	r3, #43	; 0x2b
 80085c8:	d031      	beq.n	800862e <__gethex+0x12e>
 80085ca:	2b2d      	cmp	r3, #45	; 0x2d
 80085cc:	d033      	beq.n	8008636 <__gethex+0x136>
 80085ce:	f04f 0900 	mov.w	r9, #0
 80085d2:	1c71      	adds	r1, r6, #1
 80085d4:	7808      	ldrb	r0, [r1, #0]
 80085d6:	f7ff ff7e 	bl	80084d6 <__hexdig_fun>
 80085da:	1e43      	subs	r3, r0, #1
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b18      	cmp	r3, #24
 80085e0:	d831      	bhi.n	8008646 <__gethex+0x146>
 80085e2:	f1a0 0210 	sub.w	r2, r0, #16
 80085e6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80085ea:	f7ff ff74 	bl	80084d6 <__hexdig_fun>
 80085ee:	1e43      	subs	r3, r0, #1
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	2b18      	cmp	r3, #24
 80085f4:	d922      	bls.n	800863c <__gethex+0x13c>
 80085f6:	f1b9 0f00 	cmp.w	r9, #0
 80085fa:	d000      	beq.n	80085fe <__gethex+0xfe>
 80085fc:	4252      	negs	r2, r2
 80085fe:	4414      	add	r4, r2
 8008600:	f8ca 1000 	str.w	r1, [sl]
 8008604:	b30d      	cbz	r5, 800864a <__gethex+0x14a>
 8008606:	f1bb 0f00 	cmp.w	fp, #0
 800860a:	bf0c      	ite	eq
 800860c:	2706      	moveq	r7, #6
 800860e:	2700      	movne	r7, #0
 8008610:	4638      	mov	r0, r7
 8008612:	b00b      	add	sp, #44	; 0x2c
 8008614:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008618:	f10b 0b01 	add.w	fp, fp, #1
 800861c:	e78a      	b.n	8008534 <__gethex+0x34>
 800861e:	2500      	movs	r5, #0
 8008620:	462c      	mov	r4, r5
 8008622:	e7ae      	b.n	8008582 <__gethex+0x82>
 8008624:	463e      	mov	r6, r7
 8008626:	2501      	movs	r5, #1
 8008628:	e7c7      	b.n	80085ba <__gethex+0xba>
 800862a:	4604      	mov	r4, r0
 800862c:	e7fb      	b.n	8008626 <__gethex+0x126>
 800862e:	f04f 0900 	mov.w	r9, #0
 8008632:	1cb1      	adds	r1, r6, #2
 8008634:	e7ce      	b.n	80085d4 <__gethex+0xd4>
 8008636:	f04f 0901 	mov.w	r9, #1
 800863a:	e7fa      	b.n	8008632 <__gethex+0x132>
 800863c:	230a      	movs	r3, #10
 800863e:	fb03 0202 	mla	r2, r3, r2, r0
 8008642:	3a10      	subs	r2, #16
 8008644:	e7cf      	b.n	80085e6 <__gethex+0xe6>
 8008646:	4631      	mov	r1, r6
 8008648:	e7da      	b.n	8008600 <__gethex+0x100>
 800864a:	4629      	mov	r1, r5
 800864c:	1bf3      	subs	r3, r6, r7
 800864e:	3b01      	subs	r3, #1
 8008650:	2b07      	cmp	r3, #7
 8008652:	dc49      	bgt.n	80086e8 <__gethex+0x1e8>
 8008654:	9802      	ldr	r0, [sp, #8]
 8008656:	f000 fa6e 	bl	8008b36 <_Balloc>
 800865a:	f04f 0b00 	mov.w	fp, #0
 800865e:	4605      	mov	r5, r0
 8008660:	46da      	mov	sl, fp
 8008662:	9b01      	ldr	r3, [sp, #4]
 8008664:	f100 0914 	add.w	r9, r0, #20
 8008668:	f1c3 0301 	rsb	r3, r3, #1
 800866c:	f8cd 9010 	str.w	r9, [sp, #16]
 8008670:	9308      	str	r3, [sp, #32]
 8008672:	42b7      	cmp	r7, r6
 8008674:	d33b      	bcc.n	80086ee <__gethex+0x1ee>
 8008676:	9804      	ldr	r0, [sp, #16]
 8008678:	f840 ab04 	str.w	sl, [r0], #4
 800867c:	eba0 0009 	sub.w	r0, r0, r9
 8008680:	1080      	asrs	r0, r0, #2
 8008682:	6128      	str	r0, [r5, #16]
 8008684:	0147      	lsls	r7, r0, #5
 8008686:	4650      	mov	r0, sl
 8008688:	f000 fb19 	bl	8008cbe <__hi0bits>
 800868c:	f8d8 6000 	ldr.w	r6, [r8]
 8008690:	1a3f      	subs	r7, r7, r0
 8008692:	42b7      	cmp	r7, r6
 8008694:	dd64      	ble.n	8008760 <__gethex+0x260>
 8008696:	1bbf      	subs	r7, r7, r6
 8008698:	4639      	mov	r1, r7
 800869a:	4628      	mov	r0, r5
 800869c:	f000 fe23 	bl	80092e6 <__any_on>
 80086a0:	4682      	mov	sl, r0
 80086a2:	b178      	cbz	r0, 80086c4 <__gethex+0x1c4>
 80086a4:	f04f 0a01 	mov.w	sl, #1
 80086a8:	1e7b      	subs	r3, r7, #1
 80086aa:	1159      	asrs	r1, r3, #5
 80086ac:	f003 021f 	and.w	r2, r3, #31
 80086b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80086b4:	fa0a f202 	lsl.w	r2, sl, r2
 80086b8:	420a      	tst	r2, r1
 80086ba:	d003      	beq.n	80086c4 <__gethex+0x1c4>
 80086bc:	4553      	cmp	r3, sl
 80086be:	dc46      	bgt.n	800874e <__gethex+0x24e>
 80086c0:	f04f 0a02 	mov.w	sl, #2
 80086c4:	4639      	mov	r1, r7
 80086c6:	4628      	mov	r0, r5
 80086c8:	f7ff feca 	bl	8008460 <rshift>
 80086cc:	443c      	add	r4, r7
 80086ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086d2:	42a3      	cmp	r3, r4
 80086d4:	da52      	bge.n	800877c <__gethex+0x27c>
 80086d6:	4629      	mov	r1, r5
 80086d8:	9802      	ldr	r0, [sp, #8]
 80086da:	f000 fa60 	bl	8008b9e <_Bfree>
 80086de:	2300      	movs	r3, #0
 80086e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80086e2:	27a3      	movs	r7, #163	; 0xa3
 80086e4:	6013      	str	r3, [r2, #0]
 80086e6:	e793      	b.n	8008610 <__gethex+0x110>
 80086e8:	3101      	adds	r1, #1
 80086ea:	105b      	asrs	r3, r3, #1
 80086ec:	e7b0      	b.n	8008650 <__gethex+0x150>
 80086ee:	1e73      	subs	r3, r6, #1
 80086f0:	9305      	str	r3, [sp, #20]
 80086f2:	9a07      	ldr	r2, [sp, #28]
 80086f4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d018      	beq.n	800872e <__gethex+0x22e>
 80086fc:	f1bb 0f20 	cmp.w	fp, #32
 8008700:	d107      	bne.n	8008712 <__gethex+0x212>
 8008702:	9b04      	ldr	r3, [sp, #16]
 8008704:	f8c3 a000 	str.w	sl, [r3]
 8008708:	f04f 0a00 	mov.w	sl, #0
 800870c:	46d3      	mov	fp, sl
 800870e:	3304      	adds	r3, #4
 8008710:	9304      	str	r3, [sp, #16]
 8008712:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008716:	f7ff fede 	bl	80084d6 <__hexdig_fun>
 800871a:	f000 000f 	and.w	r0, r0, #15
 800871e:	fa00 f00b 	lsl.w	r0, r0, fp
 8008722:	ea4a 0a00 	orr.w	sl, sl, r0
 8008726:	f10b 0b04 	add.w	fp, fp, #4
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	e00d      	b.n	800874a <__gethex+0x24a>
 800872e:	9b05      	ldr	r3, [sp, #20]
 8008730:	9a08      	ldr	r2, [sp, #32]
 8008732:	4413      	add	r3, r2
 8008734:	42bb      	cmp	r3, r7
 8008736:	d3e1      	bcc.n	80086fc <__gethex+0x1fc>
 8008738:	4618      	mov	r0, r3
 800873a:	9a01      	ldr	r2, [sp, #4]
 800873c:	9903      	ldr	r1, [sp, #12]
 800873e:	9309      	str	r3, [sp, #36]	; 0x24
 8008740:	f7fe fa06 	bl	8006b50 <strncmp>
 8008744:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008746:	2800      	cmp	r0, #0
 8008748:	d1d8      	bne.n	80086fc <__gethex+0x1fc>
 800874a:	461e      	mov	r6, r3
 800874c:	e791      	b.n	8008672 <__gethex+0x172>
 800874e:	1eb9      	subs	r1, r7, #2
 8008750:	4628      	mov	r0, r5
 8008752:	f000 fdc8 	bl	80092e6 <__any_on>
 8008756:	2800      	cmp	r0, #0
 8008758:	d0b2      	beq.n	80086c0 <__gethex+0x1c0>
 800875a:	f04f 0a03 	mov.w	sl, #3
 800875e:	e7b1      	b.n	80086c4 <__gethex+0x1c4>
 8008760:	da09      	bge.n	8008776 <__gethex+0x276>
 8008762:	1bf7      	subs	r7, r6, r7
 8008764:	4629      	mov	r1, r5
 8008766:	463a      	mov	r2, r7
 8008768:	9802      	ldr	r0, [sp, #8]
 800876a:	f000 fbe3 	bl	8008f34 <__lshift>
 800876e:	4605      	mov	r5, r0
 8008770:	1be4      	subs	r4, r4, r7
 8008772:	f100 0914 	add.w	r9, r0, #20
 8008776:	f04f 0a00 	mov.w	sl, #0
 800877a:	e7a8      	b.n	80086ce <__gethex+0x1ce>
 800877c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008780:	42a0      	cmp	r0, r4
 8008782:	dd6b      	ble.n	800885c <__gethex+0x35c>
 8008784:	1b04      	subs	r4, r0, r4
 8008786:	42a6      	cmp	r6, r4
 8008788:	dc2e      	bgt.n	80087e8 <__gethex+0x2e8>
 800878a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800878e:	2b02      	cmp	r3, #2
 8008790:	d022      	beq.n	80087d8 <__gethex+0x2d8>
 8008792:	2b03      	cmp	r3, #3
 8008794:	d024      	beq.n	80087e0 <__gethex+0x2e0>
 8008796:	2b01      	cmp	r3, #1
 8008798:	d115      	bne.n	80087c6 <__gethex+0x2c6>
 800879a:	42a6      	cmp	r6, r4
 800879c:	d113      	bne.n	80087c6 <__gethex+0x2c6>
 800879e:	2e01      	cmp	r6, #1
 80087a0:	dc0b      	bgt.n	80087ba <__gethex+0x2ba>
 80087a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80087a6:	9a06      	ldr	r2, [sp, #24]
 80087a8:	2762      	movs	r7, #98	; 0x62
 80087aa:	6013      	str	r3, [r2, #0]
 80087ac:	2301      	movs	r3, #1
 80087ae:	612b      	str	r3, [r5, #16]
 80087b0:	f8c9 3000 	str.w	r3, [r9]
 80087b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80087b6:	601d      	str	r5, [r3, #0]
 80087b8:	e72a      	b.n	8008610 <__gethex+0x110>
 80087ba:	1e71      	subs	r1, r6, #1
 80087bc:	4628      	mov	r0, r5
 80087be:	f000 fd92 	bl	80092e6 <__any_on>
 80087c2:	2800      	cmp	r0, #0
 80087c4:	d1ed      	bne.n	80087a2 <__gethex+0x2a2>
 80087c6:	4629      	mov	r1, r5
 80087c8:	9802      	ldr	r0, [sp, #8]
 80087ca:	f000 f9e8 	bl	8008b9e <_Bfree>
 80087ce:	2300      	movs	r3, #0
 80087d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80087d2:	2750      	movs	r7, #80	; 0x50
 80087d4:	6013      	str	r3, [r2, #0]
 80087d6:	e71b      	b.n	8008610 <__gethex+0x110>
 80087d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d0e1      	beq.n	80087a2 <__gethex+0x2a2>
 80087de:	e7f2      	b.n	80087c6 <__gethex+0x2c6>
 80087e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1dd      	bne.n	80087a2 <__gethex+0x2a2>
 80087e6:	e7ee      	b.n	80087c6 <__gethex+0x2c6>
 80087e8:	1e67      	subs	r7, r4, #1
 80087ea:	f1ba 0f00 	cmp.w	sl, #0
 80087ee:	d132      	bne.n	8008856 <__gethex+0x356>
 80087f0:	b127      	cbz	r7, 80087fc <__gethex+0x2fc>
 80087f2:	4639      	mov	r1, r7
 80087f4:	4628      	mov	r0, r5
 80087f6:	f000 fd76 	bl	80092e6 <__any_on>
 80087fa:	4682      	mov	sl, r0
 80087fc:	2301      	movs	r3, #1
 80087fe:	117a      	asrs	r2, r7, #5
 8008800:	f007 071f 	and.w	r7, r7, #31
 8008804:	fa03 f707 	lsl.w	r7, r3, r7
 8008808:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800880c:	4621      	mov	r1, r4
 800880e:	421f      	tst	r7, r3
 8008810:	f04f 0702 	mov.w	r7, #2
 8008814:	4628      	mov	r0, r5
 8008816:	bf18      	it	ne
 8008818:	f04a 0a02 	orrne.w	sl, sl, #2
 800881c:	1b36      	subs	r6, r6, r4
 800881e:	f7ff fe1f 	bl	8008460 <rshift>
 8008822:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008826:	f1ba 0f00 	cmp.w	sl, #0
 800882a:	d048      	beq.n	80088be <__gethex+0x3be>
 800882c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008830:	2b02      	cmp	r3, #2
 8008832:	d015      	beq.n	8008860 <__gethex+0x360>
 8008834:	2b03      	cmp	r3, #3
 8008836:	d017      	beq.n	8008868 <__gethex+0x368>
 8008838:	2b01      	cmp	r3, #1
 800883a:	d109      	bne.n	8008850 <__gethex+0x350>
 800883c:	f01a 0f02 	tst.w	sl, #2
 8008840:	d006      	beq.n	8008850 <__gethex+0x350>
 8008842:	f8d9 3000 	ldr.w	r3, [r9]
 8008846:	ea4a 0a03 	orr.w	sl, sl, r3
 800884a:	f01a 0f01 	tst.w	sl, #1
 800884e:	d10e      	bne.n	800886e <__gethex+0x36e>
 8008850:	f047 0710 	orr.w	r7, r7, #16
 8008854:	e033      	b.n	80088be <__gethex+0x3be>
 8008856:	f04f 0a01 	mov.w	sl, #1
 800885a:	e7cf      	b.n	80087fc <__gethex+0x2fc>
 800885c:	2701      	movs	r7, #1
 800885e:	e7e2      	b.n	8008826 <__gethex+0x326>
 8008860:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008862:	f1c3 0301 	rsb	r3, r3, #1
 8008866:	9315      	str	r3, [sp, #84]	; 0x54
 8008868:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800886a:	2b00      	cmp	r3, #0
 800886c:	d0f0      	beq.n	8008850 <__gethex+0x350>
 800886e:	f04f 0c00 	mov.w	ip, #0
 8008872:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008876:	f105 0314 	add.w	r3, r5, #20
 800887a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800887e:	eb03 010a 	add.w	r1, r3, sl
 8008882:	4618      	mov	r0, r3
 8008884:	f853 2b04 	ldr.w	r2, [r3], #4
 8008888:	f1b2 3fff 	cmp.w	r2, #4294967295
 800888c:	d01c      	beq.n	80088c8 <__gethex+0x3c8>
 800888e:	3201      	adds	r2, #1
 8008890:	6002      	str	r2, [r0, #0]
 8008892:	2f02      	cmp	r7, #2
 8008894:	f105 0314 	add.w	r3, r5, #20
 8008898:	d138      	bne.n	800890c <__gethex+0x40c>
 800889a:	f8d8 2000 	ldr.w	r2, [r8]
 800889e:	3a01      	subs	r2, #1
 80088a0:	42b2      	cmp	r2, r6
 80088a2:	d10a      	bne.n	80088ba <__gethex+0x3ba>
 80088a4:	2201      	movs	r2, #1
 80088a6:	1171      	asrs	r1, r6, #5
 80088a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80088ac:	f006 061f 	and.w	r6, r6, #31
 80088b0:	fa02 f606 	lsl.w	r6, r2, r6
 80088b4:	421e      	tst	r6, r3
 80088b6:	bf18      	it	ne
 80088b8:	4617      	movne	r7, r2
 80088ba:	f047 0720 	orr.w	r7, r7, #32
 80088be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088c0:	601d      	str	r5, [r3, #0]
 80088c2:	9b06      	ldr	r3, [sp, #24]
 80088c4:	601c      	str	r4, [r3, #0]
 80088c6:	e6a3      	b.n	8008610 <__gethex+0x110>
 80088c8:	4299      	cmp	r1, r3
 80088ca:	f843 cc04 	str.w	ip, [r3, #-4]
 80088ce:	d8d8      	bhi.n	8008882 <__gethex+0x382>
 80088d0:	68ab      	ldr	r3, [r5, #8]
 80088d2:	4599      	cmp	r9, r3
 80088d4:	db12      	blt.n	80088fc <__gethex+0x3fc>
 80088d6:	6869      	ldr	r1, [r5, #4]
 80088d8:	9802      	ldr	r0, [sp, #8]
 80088da:	3101      	adds	r1, #1
 80088dc:	f000 f92b 	bl	8008b36 <_Balloc>
 80088e0:	4683      	mov	fp, r0
 80088e2:	692a      	ldr	r2, [r5, #16]
 80088e4:	f105 010c 	add.w	r1, r5, #12
 80088e8:	3202      	adds	r2, #2
 80088ea:	0092      	lsls	r2, r2, #2
 80088ec:	300c      	adds	r0, #12
 80088ee:	f000 f917 	bl	8008b20 <memcpy>
 80088f2:	4629      	mov	r1, r5
 80088f4:	9802      	ldr	r0, [sp, #8]
 80088f6:	f000 f952 	bl	8008b9e <_Bfree>
 80088fa:	465d      	mov	r5, fp
 80088fc:	692b      	ldr	r3, [r5, #16]
 80088fe:	1c5a      	adds	r2, r3, #1
 8008900:	612a      	str	r2, [r5, #16]
 8008902:	2201      	movs	r2, #1
 8008904:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008908:	615a      	str	r2, [r3, #20]
 800890a:	e7c2      	b.n	8008892 <__gethex+0x392>
 800890c:	692a      	ldr	r2, [r5, #16]
 800890e:	454a      	cmp	r2, r9
 8008910:	dd0b      	ble.n	800892a <__gethex+0x42a>
 8008912:	2101      	movs	r1, #1
 8008914:	4628      	mov	r0, r5
 8008916:	f7ff fda3 	bl	8008460 <rshift>
 800891a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800891e:	3401      	adds	r4, #1
 8008920:	42a3      	cmp	r3, r4
 8008922:	f6ff aed8 	blt.w	80086d6 <__gethex+0x1d6>
 8008926:	2701      	movs	r7, #1
 8008928:	e7c7      	b.n	80088ba <__gethex+0x3ba>
 800892a:	f016 061f 	ands.w	r6, r6, #31
 800892e:	d0fa      	beq.n	8008926 <__gethex+0x426>
 8008930:	449a      	add	sl, r3
 8008932:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008936:	f000 f9c2 	bl	8008cbe <__hi0bits>
 800893a:	f1c6 0620 	rsb	r6, r6, #32
 800893e:	42b0      	cmp	r0, r6
 8008940:	dbe7      	blt.n	8008912 <__gethex+0x412>
 8008942:	e7f0      	b.n	8008926 <__gethex+0x426>

08008944 <L_shift>:
 8008944:	f1c2 0208 	rsb	r2, r2, #8
 8008948:	0092      	lsls	r2, r2, #2
 800894a:	b570      	push	{r4, r5, r6, lr}
 800894c:	f1c2 0620 	rsb	r6, r2, #32
 8008950:	6843      	ldr	r3, [r0, #4]
 8008952:	6804      	ldr	r4, [r0, #0]
 8008954:	fa03 f506 	lsl.w	r5, r3, r6
 8008958:	432c      	orrs	r4, r5
 800895a:	40d3      	lsrs	r3, r2
 800895c:	6004      	str	r4, [r0, #0]
 800895e:	f840 3f04 	str.w	r3, [r0, #4]!
 8008962:	4288      	cmp	r0, r1
 8008964:	d3f4      	bcc.n	8008950 <L_shift+0xc>
 8008966:	bd70      	pop	{r4, r5, r6, pc}

08008968 <__match>:
 8008968:	b530      	push	{r4, r5, lr}
 800896a:	6803      	ldr	r3, [r0, #0]
 800896c:	3301      	adds	r3, #1
 800896e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008972:	b914      	cbnz	r4, 800897a <__match+0x12>
 8008974:	6003      	str	r3, [r0, #0]
 8008976:	2001      	movs	r0, #1
 8008978:	bd30      	pop	{r4, r5, pc}
 800897a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800897e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008982:	2d19      	cmp	r5, #25
 8008984:	bf98      	it	ls
 8008986:	3220      	addls	r2, #32
 8008988:	42a2      	cmp	r2, r4
 800898a:	d0f0      	beq.n	800896e <__match+0x6>
 800898c:	2000      	movs	r0, #0
 800898e:	e7f3      	b.n	8008978 <__match+0x10>

08008990 <__hexnan>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	2500      	movs	r5, #0
 8008996:	680b      	ldr	r3, [r1, #0]
 8008998:	4682      	mov	sl, r0
 800899a:	115f      	asrs	r7, r3, #5
 800899c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80089a0:	f013 031f 	ands.w	r3, r3, #31
 80089a4:	bf18      	it	ne
 80089a6:	3704      	addne	r7, #4
 80089a8:	1f3e      	subs	r6, r7, #4
 80089aa:	4690      	mov	r8, r2
 80089ac:	46b1      	mov	r9, r6
 80089ae:	4634      	mov	r4, r6
 80089b0:	46ab      	mov	fp, r5
 80089b2:	b087      	sub	sp, #28
 80089b4:	6801      	ldr	r1, [r0, #0]
 80089b6:	9301      	str	r3, [sp, #4]
 80089b8:	f847 5c04 	str.w	r5, [r7, #-4]
 80089bc:	9502      	str	r5, [sp, #8]
 80089be:	784a      	ldrb	r2, [r1, #1]
 80089c0:	1c4b      	adds	r3, r1, #1
 80089c2:	9303      	str	r3, [sp, #12]
 80089c4:	b342      	cbz	r2, 8008a18 <__hexnan+0x88>
 80089c6:	4610      	mov	r0, r2
 80089c8:	9105      	str	r1, [sp, #20]
 80089ca:	9204      	str	r2, [sp, #16]
 80089cc:	f7ff fd83 	bl	80084d6 <__hexdig_fun>
 80089d0:	2800      	cmp	r0, #0
 80089d2:	d143      	bne.n	8008a5c <__hexnan+0xcc>
 80089d4:	9a04      	ldr	r2, [sp, #16]
 80089d6:	9905      	ldr	r1, [sp, #20]
 80089d8:	2a20      	cmp	r2, #32
 80089da:	d818      	bhi.n	8008a0e <__hexnan+0x7e>
 80089dc:	9b02      	ldr	r3, [sp, #8]
 80089de:	459b      	cmp	fp, r3
 80089e0:	dd13      	ble.n	8008a0a <__hexnan+0x7a>
 80089e2:	454c      	cmp	r4, r9
 80089e4:	d206      	bcs.n	80089f4 <__hexnan+0x64>
 80089e6:	2d07      	cmp	r5, #7
 80089e8:	dc04      	bgt.n	80089f4 <__hexnan+0x64>
 80089ea:	462a      	mov	r2, r5
 80089ec:	4649      	mov	r1, r9
 80089ee:	4620      	mov	r0, r4
 80089f0:	f7ff ffa8 	bl	8008944 <L_shift>
 80089f4:	4544      	cmp	r4, r8
 80089f6:	d944      	bls.n	8008a82 <__hexnan+0xf2>
 80089f8:	2300      	movs	r3, #0
 80089fa:	f1a4 0904 	sub.w	r9, r4, #4
 80089fe:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a02:	461d      	mov	r5, r3
 8008a04:	464c      	mov	r4, r9
 8008a06:	f8cd b008 	str.w	fp, [sp, #8]
 8008a0a:	9903      	ldr	r1, [sp, #12]
 8008a0c:	e7d7      	b.n	80089be <__hexnan+0x2e>
 8008a0e:	2a29      	cmp	r2, #41	; 0x29
 8008a10:	d14a      	bne.n	8008aa8 <__hexnan+0x118>
 8008a12:	3102      	adds	r1, #2
 8008a14:	f8ca 1000 	str.w	r1, [sl]
 8008a18:	f1bb 0f00 	cmp.w	fp, #0
 8008a1c:	d044      	beq.n	8008aa8 <__hexnan+0x118>
 8008a1e:	454c      	cmp	r4, r9
 8008a20:	d206      	bcs.n	8008a30 <__hexnan+0xa0>
 8008a22:	2d07      	cmp	r5, #7
 8008a24:	dc04      	bgt.n	8008a30 <__hexnan+0xa0>
 8008a26:	462a      	mov	r2, r5
 8008a28:	4649      	mov	r1, r9
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f7ff ff8a 	bl	8008944 <L_shift>
 8008a30:	4544      	cmp	r4, r8
 8008a32:	d928      	bls.n	8008a86 <__hexnan+0xf6>
 8008a34:	4643      	mov	r3, r8
 8008a36:	f854 2b04 	ldr.w	r2, [r4], #4
 8008a3a:	42a6      	cmp	r6, r4
 8008a3c:	f843 2b04 	str.w	r2, [r3], #4
 8008a40:	d2f9      	bcs.n	8008a36 <__hexnan+0xa6>
 8008a42:	2200      	movs	r2, #0
 8008a44:	f843 2b04 	str.w	r2, [r3], #4
 8008a48:	429e      	cmp	r6, r3
 8008a4a:	d2fb      	bcs.n	8008a44 <__hexnan+0xb4>
 8008a4c:	6833      	ldr	r3, [r6, #0]
 8008a4e:	b91b      	cbnz	r3, 8008a58 <__hexnan+0xc8>
 8008a50:	4546      	cmp	r6, r8
 8008a52:	d127      	bne.n	8008aa4 <__hexnan+0x114>
 8008a54:	2301      	movs	r3, #1
 8008a56:	6033      	str	r3, [r6, #0]
 8008a58:	2005      	movs	r0, #5
 8008a5a:	e026      	b.n	8008aaa <__hexnan+0x11a>
 8008a5c:	3501      	adds	r5, #1
 8008a5e:	2d08      	cmp	r5, #8
 8008a60:	f10b 0b01 	add.w	fp, fp, #1
 8008a64:	dd06      	ble.n	8008a74 <__hexnan+0xe4>
 8008a66:	4544      	cmp	r4, r8
 8008a68:	d9cf      	bls.n	8008a0a <__hexnan+0x7a>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	2501      	movs	r5, #1
 8008a6e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a72:	3c04      	subs	r4, #4
 8008a74:	6822      	ldr	r2, [r4, #0]
 8008a76:	f000 000f 	and.w	r0, r0, #15
 8008a7a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008a7e:	6020      	str	r0, [r4, #0]
 8008a80:	e7c3      	b.n	8008a0a <__hexnan+0x7a>
 8008a82:	2508      	movs	r5, #8
 8008a84:	e7c1      	b.n	8008a0a <__hexnan+0x7a>
 8008a86:	9b01      	ldr	r3, [sp, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d0df      	beq.n	8008a4c <__hexnan+0xbc>
 8008a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a90:	f1c3 0320 	rsb	r3, r3, #32
 8008a94:	fa22 f303 	lsr.w	r3, r2, r3
 8008a98:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008a9c:	401a      	ands	r2, r3
 8008a9e:	f847 2c04 	str.w	r2, [r7, #-4]
 8008aa2:	e7d3      	b.n	8008a4c <__hexnan+0xbc>
 8008aa4:	3e04      	subs	r6, #4
 8008aa6:	e7d1      	b.n	8008a4c <__hexnan+0xbc>
 8008aa8:	2004      	movs	r0, #4
 8008aaa:	b007      	add	sp, #28
 8008aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ab0 <__localeconv_l>:
 8008ab0:	30f0      	adds	r0, #240	; 0xf0
 8008ab2:	4770      	bx	lr

08008ab4 <_localeconv_r>:
 8008ab4:	4b04      	ldr	r3, [pc, #16]	; (8008ac8 <_localeconv_r+0x14>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	6a18      	ldr	r0, [r3, #32]
 8008aba:	4b04      	ldr	r3, [pc, #16]	; (8008acc <_localeconv_r+0x18>)
 8008abc:	2800      	cmp	r0, #0
 8008abe:	bf08      	it	eq
 8008ac0:	4618      	moveq	r0, r3
 8008ac2:	30f0      	adds	r0, #240	; 0xf0
 8008ac4:	4770      	bx	lr
 8008ac6:	bf00      	nop
 8008ac8:	20000018 	.word	0x20000018
 8008acc:	2000007c 	.word	0x2000007c

08008ad0 <malloc>:
 8008ad0:	4b02      	ldr	r3, [pc, #8]	; (8008adc <malloc+0xc>)
 8008ad2:	4601      	mov	r1, r0
 8008ad4:	6818      	ldr	r0, [r3, #0]
 8008ad6:	f000 bc81 	b.w	80093dc <_malloc_r>
 8008ada:	bf00      	nop
 8008adc:	20000018 	.word	0x20000018

08008ae0 <__ascii_mbtowc>:
 8008ae0:	b082      	sub	sp, #8
 8008ae2:	b901      	cbnz	r1, 8008ae6 <__ascii_mbtowc+0x6>
 8008ae4:	a901      	add	r1, sp, #4
 8008ae6:	b142      	cbz	r2, 8008afa <__ascii_mbtowc+0x1a>
 8008ae8:	b14b      	cbz	r3, 8008afe <__ascii_mbtowc+0x1e>
 8008aea:	7813      	ldrb	r3, [r2, #0]
 8008aec:	600b      	str	r3, [r1, #0]
 8008aee:	7812      	ldrb	r2, [r2, #0]
 8008af0:	1c10      	adds	r0, r2, #0
 8008af2:	bf18      	it	ne
 8008af4:	2001      	movne	r0, #1
 8008af6:	b002      	add	sp, #8
 8008af8:	4770      	bx	lr
 8008afa:	4610      	mov	r0, r2
 8008afc:	e7fb      	b.n	8008af6 <__ascii_mbtowc+0x16>
 8008afe:	f06f 0001 	mvn.w	r0, #1
 8008b02:	e7f8      	b.n	8008af6 <__ascii_mbtowc+0x16>

08008b04 <memchr>:
 8008b04:	b510      	push	{r4, lr}
 8008b06:	b2c9      	uxtb	r1, r1
 8008b08:	4402      	add	r2, r0
 8008b0a:	4290      	cmp	r0, r2
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	d101      	bne.n	8008b14 <memchr+0x10>
 8008b10:	2300      	movs	r3, #0
 8008b12:	e003      	b.n	8008b1c <memchr+0x18>
 8008b14:	781c      	ldrb	r4, [r3, #0]
 8008b16:	3001      	adds	r0, #1
 8008b18:	428c      	cmp	r4, r1
 8008b1a:	d1f6      	bne.n	8008b0a <memchr+0x6>
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	bd10      	pop	{r4, pc}

08008b20 <memcpy>:
 8008b20:	b510      	push	{r4, lr}
 8008b22:	1e43      	subs	r3, r0, #1
 8008b24:	440a      	add	r2, r1
 8008b26:	4291      	cmp	r1, r2
 8008b28:	d100      	bne.n	8008b2c <memcpy+0xc>
 8008b2a:	bd10      	pop	{r4, pc}
 8008b2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b34:	e7f7      	b.n	8008b26 <memcpy+0x6>

08008b36 <_Balloc>:
 8008b36:	b570      	push	{r4, r5, r6, lr}
 8008b38:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	460e      	mov	r6, r1
 8008b3e:	b93d      	cbnz	r5, 8008b50 <_Balloc+0x1a>
 8008b40:	2010      	movs	r0, #16
 8008b42:	f7ff ffc5 	bl	8008ad0 <malloc>
 8008b46:	6260      	str	r0, [r4, #36]	; 0x24
 8008b48:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008b4c:	6005      	str	r5, [r0, #0]
 8008b4e:	60c5      	str	r5, [r0, #12]
 8008b50:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008b52:	68eb      	ldr	r3, [r5, #12]
 8008b54:	b183      	cbz	r3, 8008b78 <_Balloc+0x42>
 8008b56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008b5e:	b9b8      	cbnz	r0, 8008b90 <_Balloc+0x5a>
 8008b60:	2101      	movs	r1, #1
 8008b62:	fa01 f506 	lsl.w	r5, r1, r6
 8008b66:	1d6a      	adds	r2, r5, #5
 8008b68:	0092      	lsls	r2, r2, #2
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f000 fbdc 	bl	8009328 <_calloc_r>
 8008b70:	b160      	cbz	r0, 8008b8c <_Balloc+0x56>
 8008b72:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008b76:	e00e      	b.n	8008b96 <_Balloc+0x60>
 8008b78:	2221      	movs	r2, #33	; 0x21
 8008b7a:	2104      	movs	r1, #4
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	f000 fbd3 	bl	8009328 <_calloc_r>
 8008b82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b84:	60e8      	str	r0, [r5, #12]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1e4      	bne.n	8008b56 <_Balloc+0x20>
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}
 8008b90:	6802      	ldr	r2, [r0, #0]
 8008b92:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008b96:	2300      	movs	r3, #0
 8008b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b9c:	e7f7      	b.n	8008b8e <_Balloc+0x58>

08008b9e <_Bfree>:
 8008b9e:	b570      	push	{r4, r5, r6, lr}
 8008ba0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	460d      	mov	r5, r1
 8008ba6:	b93c      	cbnz	r4, 8008bb8 <_Bfree+0x1a>
 8008ba8:	2010      	movs	r0, #16
 8008baa:	f7ff ff91 	bl	8008ad0 <malloc>
 8008bae:	6270      	str	r0, [r6, #36]	; 0x24
 8008bb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bb4:	6004      	str	r4, [r0, #0]
 8008bb6:	60c4      	str	r4, [r0, #12]
 8008bb8:	b13d      	cbz	r5, 8008bca <_Bfree+0x2c>
 8008bba:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008bbc:	686a      	ldr	r2, [r5, #4]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bc4:	6029      	str	r1, [r5, #0]
 8008bc6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008bca:	bd70      	pop	{r4, r5, r6, pc}

08008bcc <__multadd>:
 8008bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd0:	461f      	mov	r7, r3
 8008bd2:	4606      	mov	r6, r0
 8008bd4:	460c      	mov	r4, r1
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	690d      	ldr	r5, [r1, #16]
 8008bda:	f101 0c14 	add.w	ip, r1, #20
 8008bde:	f8dc 0000 	ldr.w	r0, [ip]
 8008be2:	3301      	adds	r3, #1
 8008be4:	b281      	uxth	r1, r0
 8008be6:	fb02 7101 	mla	r1, r2, r1, r7
 8008bea:	0c00      	lsrs	r0, r0, #16
 8008bec:	0c0f      	lsrs	r7, r1, #16
 8008bee:	fb02 7000 	mla	r0, r2, r0, r7
 8008bf2:	b289      	uxth	r1, r1
 8008bf4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008bf8:	429d      	cmp	r5, r3
 8008bfa:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008bfe:	f84c 1b04 	str.w	r1, [ip], #4
 8008c02:	dcec      	bgt.n	8008bde <__multadd+0x12>
 8008c04:	b1d7      	cbz	r7, 8008c3c <__multadd+0x70>
 8008c06:	68a3      	ldr	r3, [r4, #8]
 8008c08:	42ab      	cmp	r3, r5
 8008c0a:	dc12      	bgt.n	8008c32 <__multadd+0x66>
 8008c0c:	6861      	ldr	r1, [r4, #4]
 8008c0e:	4630      	mov	r0, r6
 8008c10:	3101      	adds	r1, #1
 8008c12:	f7ff ff90 	bl	8008b36 <_Balloc>
 8008c16:	4680      	mov	r8, r0
 8008c18:	6922      	ldr	r2, [r4, #16]
 8008c1a:	f104 010c 	add.w	r1, r4, #12
 8008c1e:	3202      	adds	r2, #2
 8008c20:	0092      	lsls	r2, r2, #2
 8008c22:	300c      	adds	r0, #12
 8008c24:	f7ff ff7c 	bl	8008b20 <memcpy>
 8008c28:	4621      	mov	r1, r4
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	f7ff ffb7 	bl	8008b9e <_Bfree>
 8008c30:	4644      	mov	r4, r8
 8008c32:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c36:	3501      	adds	r5, #1
 8008c38:	615f      	str	r7, [r3, #20]
 8008c3a:	6125      	str	r5, [r4, #16]
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008c42 <__s2b>:
 8008c42:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c46:	4615      	mov	r5, r2
 8008c48:	2209      	movs	r2, #9
 8008c4a:	461f      	mov	r7, r3
 8008c4c:	3308      	adds	r3, #8
 8008c4e:	460c      	mov	r4, r1
 8008c50:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c54:	4606      	mov	r6, r0
 8008c56:	2201      	movs	r2, #1
 8008c58:	2100      	movs	r1, #0
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	db20      	blt.n	8008ca0 <__s2b+0x5e>
 8008c5e:	4630      	mov	r0, r6
 8008c60:	f7ff ff69 	bl	8008b36 <_Balloc>
 8008c64:	9b08      	ldr	r3, [sp, #32]
 8008c66:	2d09      	cmp	r5, #9
 8008c68:	6143      	str	r3, [r0, #20]
 8008c6a:	f04f 0301 	mov.w	r3, #1
 8008c6e:	6103      	str	r3, [r0, #16]
 8008c70:	dd19      	ble.n	8008ca6 <__s2b+0x64>
 8008c72:	f104 0809 	add.w	r8, r4, #9
 8008c76:	46c1      	mov	r9, r8
 8008c78:	442c      	add	r4, r5
 8008c7a:	f819 3b01 	ldrb.w	r3, [r9], #1
 8008c7e:	4601      	mov	r1, r0
 8008c80:	3b30      	subs	r3, #48	; 0x30
 8008c82:	220a      	movs	r2, #10
 8008c84:	4630      	mov	r0, r6
 8008c86:	f7ff ffa1 	bl	8008bcc <__multadd>
 8008c8a:	45a1      	cmp	r9, r4
 8008c8c:	d1f5      	bne.n	8008c7a <__s2b+0x38>
 8008c8e:	eb08 0405 	add.w	r4, r8, r5
 8008c92:	3c08      	subs	r4, #8
 8008c94:	1b2d      	subs	r5, r5, r4
 8008c96:	1963      	adds	r3, r4, r5
 8008c98:	42bb      	cmp	r3, r7
 8008c9a:	db07      	blt.n	8008cac <__s2b+0x6a>
 8008c9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ca0:	0052      	lsls	r2, r2, #1
 8008ca2:	3101      	adds	r1, #1
 8008ca4:	e7d9      	b.n	8008c5a <__s2b+0x18>
 8008ca6:	340a      	adds	r4, #10
 8008ca8:	2509      	movs	r5, #9
 8008caa:	e7f3      	b.n	8008c94 <__s2b+0x52>
 8008cac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008cb0:	4601      	mov	r1, r0
 8008cb2:	3b30      	subs	r3, #48	; 0x30
 8008cb4:	220a      	movs	r2, #10
 8008cb6:	4630      	mov	r0, r6
 8008cb8:	f7ff ff88 	bl	8008bcc <__multadd>
 8008cbc:	e7eb      	b.n	8008c96 <__s2b+0x54>

08008cbe <__hi0bits>:
 8008cbe:	0c02      	lsrs	r2, r0, #16
 8008cc0:	0412      	lsls	r2, r2, #16
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	b9b2      	cbnz	r2, 8008cf4 <__hi0bits+0x36>
 8008cc6:	0403      	lsls	r3, r0, #16
 8008cc8:	2010      	movs	r0, #16
 8008cca:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008cce:	bf04      	itt	eq
 8008cd0:	021b      	lsleq	r3, r3, #8
 8008cd2:	3008      	addeq	r0, #8
 8008cd4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008cd8:	bf04      	itt	eq
 8008cda:	011b      	lsleq	r3, r3, #4
 8008cdc:	3004      	addeq	r0, #4
 8008cde:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008ce2:	bf04      	itt	eq
 8008ce4:	009b      	lsleq	r3, r3, #2
 8008ce6:	3002      	addeq	r0, #2
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	db06      	blt.n	8008cfa <__hi0bits+0x3c>
 8008cec:	005b      	lsls	r3, r3, #1
 8008cee:	d503      	bpl.n	8008cf8 <__hi0bits+0x3a>
 8008cf0:	3001      	adds	r0, #1
 8008cf2:	4770      	bx	lr
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	e7e8      	b.n	8008cca <__hi0bits+0xc>
 8008cf8:	2020      	movs	r0, #32
 8008cfa:	4770      	bx	lr

08008cfc <__lo0bits>:
 8008cfc:	6803      	ldr	r3, [r0, #0]
 8008cfe:	4601      	mov	r1, r0
 8008d00:	f013 0207 	ands.w	r2, r3, #7
 8008d04:	d00b      	beq.n	8008d1e <__lo0bits+0x22>
 8008d06:	07da      	lsls	r2, r3, #31
 8008d08:	d423      	bmi.n	8008d52 <__lo0bits+0x56>
 8008d0a:	0798      	lsls	r0, r3, #30
 8008d0c:	bf49      	itett	mi
 8008d0e:	085b      	lsrmi	r3, r3, #1
 8008d10:	089b      	lsrpl	r3, r3, #2
 8008d12:	2001      	movmi	r0, #1
 8008d14:	600b      	strmi	r3, [r1, #0]
 8008d16:	bf5c      	itt	pl
 8008d18:	600b      	strpl	r3, [r1, #0]
 8008d1a:	2002      	movpl	r0, #2
 8008d1c:	4770      	bx	lr
 8008d1e:	b298      	uxth	r0, r3
 8008d20:	b9a8      	cbnz	r0, 8008d4e <__lo0bits+0x52>
 8008d22:	2010      	movs	r0, #16
 8008d24:	0c1b      	lsrs	r3, r3, #16
 8008d26:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d2a:	bf04      	itt	eq
 8008d2c:	0a1b      	lsreq	r3, r3, #8
 8008d2e:	3008      	addeq	r0, #8
 8008d30:	071a      	lsls	r2, r3, #28
 8008d32:	bf04      	itt	eq
 8008d34:	091b      	lsreq	r3, r3, #4
 8008d36:	3004      	addeq	r0, #4
 8008d38:	079a      	lsls	r2, r3, #30
 8008d3a:	bf04      	itt	eq
 8008d3c:	089b      	lsreq	r3, r3, #2
 8008d3e:	3002      	addeq	r0, #2
 8008d40:	07da      	lsls	r2, r3, #31
 8008d42:	d402      	bmi.n	8008d4a <__lo0bits+0x4e>
 8008d44:	085b      	lsrs	r3, r3, #1
 8008d46:	d006      	beq.n	8008d56 <__lo0bits+0x5a>
 8008d48:	3001      	adds	r0, #1
 8008d4a:	600b      	str	r3, [r1, #0]
 8008d4c:	4770      	bx	lr
 8008d4e:	4610      	mov	r0, r2
 8008d50:	e7e9      	b.n	8008d26 <__lo0bits+0x2a>
 8008d52:	2000      	movs	r0, #0
 8008d54:	4770      	bx	lr
 8008d56:	2020      	movs	r0, #32
 8008d58:	4770      	bx	lr

08008d5a <__i2b>:
 8008d5a:	b510      	push	{r4, lr}
 8008d5c:	460c      	mov	r4, r1
 8008d5e:	2101      	movs	r1, #1
 8008d60:	f7ff fee9 	bl	8008b36 <_Balloc>
 8008d64:	2201      	movs	r2, #1
 8008d66:	6144      	str	r4, [r0, #20]
 8008d68:	6102      	str	r2, [r0, #16]
 8008d6a:	bd10      	pop	{r4, pc}

08008d6c <__multiply>:
 8008d6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d70:	4614      	mov	r4, r2
 8008d72:	690a      	ldr	r2, [r1, #16]
 8008d74:	6923      	ldr	r3, [r4, #16]
 8008d76:	4688      	mov	r8, r1
 8008d78:	429a      	cmp	r2, r3
 8008d7a:	bfbe      	ittt	lt
 8008d7c:	460b      	movlt	r3, r1
 8008d7e:	46a0      	movlt	r8, r4
 8008d80:	461c      	movlt	r4, r3
 8008d82:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008d86:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008d8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d8e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008d92:	eb07 0609 	add.w	r6, r7, r9
 8008d96:	42b3      	cmp	r3, r6
 8008d98:	bfb8      	it	lt
 8008d9a:	3101      	addlt	r1, #1
 8008d9c:	f7ff fecb 	bl	8008b36 <_Balloc>
 8008da0:	f100 0514 	add.w	r5, r0, #20
 8008da4:	462b      	mov	r3, r5
 8008da6:	2200      	movs	r2, #0
 8008da8:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8008dac:	4573      	cmp	r3, lr
 8008dae:	d316      	bcc.n	8008dde <__multiply+0x72>
 8008db0:	f104 0214 	add.w	r2, r4, #20
 8008db4:	f108 0114 	add.w	r1, r8, #20
 8008db8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8008dbc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008dc0:	9300      	str	r3, [sp, #0]
 8008dc2:	9b00      	ldr	r3, [sp, #0]
 8008dc4:	9201      	str	r2, [sp, #4]
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d80c      	bhi.n	8008de4 <__multiply+0x78>
 8008dca:	2e00      	cmp	r6, #0
 8008dcc:	dd03      	ble.n	8008dd6 <__multiply+0x6a>
 8008dce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d05d      	beq.n	8008e92 <__multiply+0x126>
 8008dd6:	6106      	str	r6, [r0, #16]
 8008dd8:	b003      	add	sp, #12
 8008dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dde:	f843 2b04 	str.w	r2, [r3], #4
 8008de2:	e7e3      	b.n	8008dac <__multiply+0x40>
 8008de4:	f8b2 b000 	ldrh.w	fp, [r2]
 8008de8:	f1bb 0f00 	cmp.w	fp, #0
 8008dec:	d023      	beq.n	8008e36 <__multiply+0xca>
 8008dee:	4689      	mov	r9, r1
 8008df0:	46ac      	mov	ip, r5
 8008df2:	f04f 0800 	mov.w	r8, #0
 8008df6:	f859 4b04 	ldr.w	r4, [r9], #4
 8008dfa:	f8dc a000 	ldr.w	sl, [ip]
 8008dfe:	b2a3      	uxth	r3, r4
 8008e00:	fa1f fa8a 	uxth.w	sl, sl
 8008e04:	fb0b a303 	mla	r3, fp, r3, sl
 8008e08:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008e0c:	f8dc 4000 	ldr.w	r4, [ip]
 8008e10:	4443      	add	r3, r8
 8008e12:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e16:	fb0b 840a 	mla	r4, fp, sl, r8
 8008e1a:	46e2      	mov	sl, ip
 8008e1c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008e20:	b29b      	uxth	r3, r3
 8008e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e26:	454f      	cmp	r7, r9
 8008e28:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008e2c:	f84a 3b04 	str.w	r3, [sl], #4
 8008e30:	d82b      	bhi.n	8008e8a <__multiply+0x11e>
 8008e32:	f8cc 8004 	str.w	r8, [ip, #4]
 8008e36:	9b01      	ldr	r3, [sp, #4]
 8008e38:	3204      	adds	r2, #4
 8008e3a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008e3e:	f1ba 0f00 	cmp.w	sl, #0
 8008e42:	d020      	beq.n	8008e86 <__multiply+0x11a>
 8008e44:	4689      	mov	r9, r1
 8008e46:	46a8      	mov	r8, r5
 8008e48:	f04f 0b00 	mov.w	fp, #0
 8008e4c:	682b      	ldr	r3, [r5, #0]
 8008e4e:	f8b9 c000 	ldrh.w	ip, [r9]
 8008e52:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	fb0a 440c 	mla	r4, sl, ip, r4
 8008e5c:	46c4      	mov	ip, r8
 8008e5e:	445c      	add	r4, fp
 8008e60:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008e64:	f84c 3b04 	str.w	r3, [ip], #4
 8008e68:	f859 3b04 	ldr.w	r3, [r9], #4
 8008e6c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008e70:	0c1b      	lsrs	r3, r3, #16
 8008e72:	fb0a b303 	mla	r3, sl, r3, fp
 8008e76:	454f      	cmp	r7, r9
 8008e78:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008e7c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008e80:	d805      	bhi.n	8008e8e <__multiply+0x122>
 8008e82:	f8c8 3004 	str.w	r3, [r8, #4]
 8008e86:	3504      	adds	r5, #4
 8008e88:	e79b      	b.n	8008dc2 <__multiply+0x56>
 8008e8a:	46d4      	mov	ip, sl
 8008e8c:	e7b3      	b.n	8008df6 <__multiply+0x8a>
 8008e8e:	46e0      	mov	r8, ip
 8008e90:	e7dd      	b.n	8008e4e <__multiply+0xe2>
 8008e92:	3e01      	subs	r6, #1
 8008e94:	e799      	b.n	8008dca <__multiply+0x5e>
	...

08008e98 <__pow5mult>:
 8008e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e9c:	4615      	mov	r5, r2
 8008e9e:	f012 0203 	ands.w	r2, r2, #3
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	460f      	mov	r7, r1
 8008ea6:	d007      	beq.n	8008eb8 <__pow5mult+0x20>
 8008ea8:	4c21      	ldr	r4, [pc, #132]	; (8008f30 <__pow5mult+0x98>)
 8008eaa:	3a01      	subs	r2, #1
 8008eac:	2300      	movs	r3, #0
 8008eae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008eb2:	f7ff fe8b 	bl	8008bcc <__multadd>
 8008eb6:	4607      	mov	r7, r0
 8008eb8:	10ad      	asrs	r5, r5, #2
 8008eba:	d035      	beq.n	8008f28 <__pow5mult+0x90>
 8008ebc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008ebe:	b93c      	cbnz	r4, 8008ed0 <__pow5mult+0x38>
 8008ec0:	2010      	movs	r0, #16
 8008ec2:	f7ff fe05 	bl	8008ad0 <malloc>
 8008ec6:	6270      	str	r0, [r6, #36]	; 0x24
 8008ec8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ecc:	6004      	str	r4, [r0, #0]
 8008ece:	60c4      	str	r4, [r0, #12]
 8008ed0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ed4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ed8:	b94c      	cbnz	r4, 8008eee <__pow5mult+0x56>
 8008eda:	f240 2171 	movw	r1, #625	; 0x271
 8008ede:	4630      	mov	r0, r6
 8008ee0:	f7ff ff3b 	bl	8008d5a <__i2b>
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008eec:	6003      	str	r3, [r0, #0]
 8008eee:	f04f 0800 	mov.w	r8, #0
 8008ef2:	07eb      	lsls	r3, r5, #31
 8008ef4:	d50a      	bpl.n	8008f0c <__pow5mult+0x74>
 8008ef6:	4639      	mov	r1, r7
 8008ef8:	4622      	mov	r2, r4
 8008efa:	4630      	mov	r0, r6
 8008efc:	f7ff ff36 	bl	8008d6c <__multiply>
 8008f00:	4681      	mov	r9, r0
 8008f02:	4639      	mov	r1, r7
 8008f04:	4630      	mov	r0, r6
 8008f06:	f7ff fe4a 	bl	8008b9e <_Bfree>
 8008f0a:	464f      	mov	r7, r9
 8008f0c:	106d      	asrs	r5, r5, #1
 8008f0e:	d00b      	beq.n	8008f28 <__pow5mult+0x90>
 8008f10:	6820      	ldr	r0, [r4, #0]
 8008f12:	b938      	cbnz	r0, 8008f24 <__pow5mult+0x8c>
 8008f14:	4622      	mov	r2, r4
 8008f16:	4621      	mov	r1, r4
 8008f18:	4630      	mov	r0, r6
 8008f1a:	f7ff ff27 	bl	8008d6c <__multiply>
 8008f1e:	6020      	str	r0, [r4, #0]
 8008f20:	f8c0 8000 	str.w	r8, [r0]
 8008f24:	4604      	mov	r4, r0
 8008f26:	e7e4      	b.n	8008ef2 <__pow5mult+0x5a>
 8008f28:	4638      	mov	r0, r7
 8008f2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f2e:	bf00      	nop
 8008f30:	08009b68 	.word	0x08009b68

08008f34 <__lshift>:
 8008f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f38:	460c      	mov	r4, r1
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	4616      	mov	r6, r2
 8008f3e:	6923      	ldr	r3, [r4, #16]
 8008f40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f44:	eb0a 0903 	add.w	r9, sl, r3
 8008f48:	6849      	ldr	r1, [r1, #4]
 8008f4a:	68a3      	ldr	r3, [r4, #8]
 8008f4c:	f109 0501 	add.w	r5, r9, #1
 8008f50:	42ab      	cmp	r3, r5
 8008f52:	db32      	blt.n	8008fba <__lshift+0x86>
 8008f54:	4638      	mov	r0, r7
 8008f56:	f7ff fdee 	bl	8008b36 <_Balloc>
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	4680      	mov	r8, r0
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f100 0114 	add.w	r1, r0, #20
 8008f64:	4553      	cmp	r3, sl
 8008f66:	db2b      	blt.n	8008fc0 <__lshift+0x8c>
 8008f68:	6920      	ldr	r0, [r4, #16]
 8008f6a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008f6e:	f104 0314 	add.w	r3, r4, #20
 8008f72:	f016 021f 	ands.w	r2, r6, #31
 8008f76:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f7a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f7e:	d025      	beq.n	8008fcc <__lshift+0x98>
 8008f80:	2000      	movs	r0, #0
 8008f82:	f1c2 0e20 	rsb	lr, r2, #32
 8008f86:	468a      	mov	sl, r1
 8008f88:	681e      	ldr	r6, [r3, #0]
 8008f8a:	4096      	lsls	r6, r2
 8008f8c:	4330      	orrs	r0, r6
 8008f8e:	f84a 0b04 	str.w	r0, [sl], #4
 8008f92:	f853 0b04 	ldr.w	r0, [r3], #4
 8008f96:	459c      	cmp	ip, r3
 8008f98:	fa20 f00e 	lsr.w	r0, r0, lr
 8008f9c:	d814      	bhi.n	8008fc8 <__lshift+0x94>
 8008f9e:	6048      	str	r0, [r1, #4]
 8008fa0:	b108      	cbz	r0, 8008fa6 <__lshift+0x72>
 8008fa2:	f109 0502 	add.w	r5, r9, #2
 8008fa6:	3d01      	subs	r5, #1
 8008fa8:	4638      	mov	r0, r7
 8008faa:	f8c8 5010 	str.w	r5, [r8, #16]
 8008fae:	4621      	mov	r1, r4
 8008fb0:	f7ff fdf5 	bl	8008b9e <_Bfree>
 8008fb4:	4640      	mov	r0, r8
 8008fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fba:	3101      	adds	r1, #1
 8008fbc:	005b      	lsls	r3, r3, #1
 8008fbe:	e7c7      	b.n	8008f50 <__lshift+0x1c>
 8008fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	e7cd      	b.n	8008f64 <__lshift+0x30>
 8008fc8:	4651      	mov	r1, sl
 8008fca:	e7dc      	b.n	8008f86 <__lshift+0x52>
 8008fcc:	3904      	subs	r1, #4
 8008fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fd2:	459c      	cmp	ip, r3
 8008fd4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008fd8:	d8f9      	bhi.n	8008fce <__lshift+0x9a>
 8008fda:	e7e4      	b.n	8008fa6 <__lshift+0x72>

08008fdc <__mcmp>:
 8008fdc:	6903      	ldr	r3, [r0, #16]
 8008fde:	690a      	ldr	r2, [r1, #16]
 8008fe0:	b530      	push	{r4, r5, lr}
 8008fe2:	1a9b      	subs	r3, r3, r2
 8008fe4:	d10c      	bne.n	8009000 <__mcmp+0x24>
 8008fe6:	0092      	lsls	r2, r2, #2
 8008fe8:	3014      	adds	r0, #20
 8008fea:	3114      	adds	r1, #20
 8008fec:	1884      	adds	r4, r0, r2
 8008fee:	4411      	add	r1, r2
 8008ff0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ff4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ff8:	4295      	cmp	r5, r2
 8008ffa:	d003      	beq.n	8009004 <__mcmp+0x28>
 8008ffc:	d305      	bcc.n	800900a <__mcmp+0x2e>
 8008ffe:	2301      	movs	r3, #1
 8009000:	4618      	mov	r0, r3
 8009002:	bd30      	pop	{r4, r5, pc}
 8009004:	42a0      	cmp	r0, r4
 8009006:	d3f3      	bcc.n	8008ff0 <__mcmp+0x14>
 8009008:	e7fa      	b.n	8009000 <__mcmp+0x24>
 800900a:	f04f 33ff 	mov.w	r3, #4294967295
 800900e:	e7f7      	b.n	8009000 <__mcmp+0x24>

08009010 <__mdiff>:
 8009010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009014:	460d      	mov	r5, r1
 8009016:	4607      	mov	r7, r0
 8009018:	4611      	mov	r1, r2
 800901a:	4628      	mov	r0, r5
 800901c:	4614      	mov	r4, r2
 800901e:	f7ff ffdd 	bl	8008fdc <__mcmp>
 8009022:	1e06      	subs	r6, r0, #0
 8009024:	d108      	bne.n	8009038 <__mdiff+0x28>
 8009026:	4631      	mov	r1, r6
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff fd84 	bl	8008b36 <_Balloc>
 800902e:	2301      	movs	r3, #1
 8009030:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009038:	bfa4      	itt	ge
 800903a:	4623      	movge	r3, r4
 800903c:	462c      	movge	r4, r5
 800903e:	4638      	mov	r0, r7
 8009040:	6861      	ldr	r1, [r4, #4]
 8009042:	bfa6      	itte	ge
 8009044:	461d      	movge	r5, r3
 8009046:	2600      	movge	r6, #0
 8009048:	2601      	movlt	r6, #1
 800904a:	f7ff fd74 	bl	8008b36 <_Balloc>
 800904e:	f04f 0e00 	mov.w	lr, #0
 8009052:	60c6      	str	r6, [r0, #12]
 8009054:	692b      	ldr	r3, [r5, #16]
 8009056:	6926      	ldr	r6, [r4, #16]
 8009058:	f104 0214 	add.w	r2, r4, #20
 800905c:	f105 0914 	add.w	r9, r5, #20
 8009060:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009064:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009068:	f100 0114 	add.w	r1, r0, #20
 800906c:	f852 ab04 	ldr.w	sl, [r2], #4
 8009070:	f859 5b04 	ldr.w	r5, [r9], #4
 8009074:	fa1f f38a 	uxth.w	r3, sl
 8009078:	4473      	add	r3, lr
 800907a:	b2ac      	uxth	r4, r5
 800907c:	1b1b      	subs	r3, r3, r4
 800907e:	0c2c      	lsrs	r4, r5, #16
 8009080:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8009084:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8009088:	b29b      	uxth	r3, r3
 800908a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800908e:	45c8      	cmp	r8, r9
 8009090:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8009094:	4694      	mov	ip, r2
 8009096:	f841 4b04 	str.w	r4, [r1], #4
 800909a:	d8e7      	bhi.n	800906c <__mdiff+0x5c>
 800909c:	45bc      	cmp	ip, r7
 800909e:	d304      	bcc.n	80090aa <__mdiff+0x9a>
 80090a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80090a4:	b183      	cbz	r3, 80090c8 <__mdiff+0xb8>
 80090a6:	6106      	str	r6, [r0, #16]
 80090a8:	e7c4      	b.n	8009034 <__mdiff+0x24>
 80090aa:	f85c 4b04 	ldr.w	r4, [ip], #4
 80090ae:	b2a2      	uxth	r2, r4
 80090b0:	4472      	add	r2, lr
 80090b2:	1413      	asrs	r3, r2, #16
 80090b4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80090b8:	b292      	uxth	r2, r2
 80090ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090be:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80090c2:	f841 2b04 	str.w	r2, [r1], #4
 80090c6:	e7e9      	b.n	800909c <__mdiff+0x8c>
 80090c8:	3e01      	subs	r6, #1
 80090ca:	e7e9      	b.n	80090a0 <__mdiff+0x90>

080090cc <__ulp>:
 80090cc:	4b10      	ldr	r3, [pc, #64]	; (8009110 <__ulp+0x44>)
 80090ce:	400b      	ands	r3, r1
 80090d0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	dd02      	ble.n	80090de <__ulp+0x12>
 80090d8:	2000      	movs	r0, #0
 80090da:	4619      	mov	r1, r3
 80090dc:	4770      	bx	lr
 80090de:	425b      	negs	r3, r3
 80090e0:	151b      	asrs	r3, r3, #20
 80090e2:	2b13      	cmp	r3, #19
 80090e4:	f04f 0000 	mov.w	r0, #0
 80090e8:	f04f 0100 	mov.w	r1, #0
 80090ec:	dc04      	bgt.n	80090f8 <__ulp+0x2c>
 80090ee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80090f2:	fa42 f103 	asr.w	r1, r2, r3
 80090f6:	4770      	bx	lr
 80090f8:	2201      	movs	r2, #1
 80090fa:	3b14      	subs	r3, #20
 80090fc:	2b1e      	cmp	r3, #30
 80090fe:	bfce      	itee	gt
 8009100:	4613      	movgt	r3, r2
 8009102:	f1c3 031f 	rsble	r3, r3, #31
 8009106:	fa02 f303 	lslle.w	r3, r2, r3
 800910a:	4618      	mov	r0, r3
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	7ff00000 	.word	0x7ff00000

08009114 <__b2d>:
 8009114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009118:	6907      	ldr	r7, [r0, #16]
 800911a:	f100 0914 	add.w	r9, r0, #20
 800911e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009122:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009126:	f1a7 0804 	sub.w	r8, r7, #4
 800912a:	4630      	mov	r0, r6
 800912c:	f7ff fdc7 	bl	8008cbe <__hi0bits>
 8009130:	f1c0 0320 	rsb	r3, r0, #32
 8009134:	280a      	cmp	r0, #10
 8009136:	600b      	str	r3, [r1, #0]
 8009138:	491e      	ldr	r1, [pc, #120]	; (80091b4 <__b2d+0xa0>)
 800913a:	dc17      	bgt.n	800916c <__b2d+0x58>
 800913c:	45c1      	cmp	r9, r8
 800913e:	bf28      	it	cs
 8009140:	2200      	movcs	r2, #0
 8009142:	f1c0 0c0b 	rsb	ip, r0, #11
 8009146:	fa26 f30c 	lsr.w	r3, r6, ip
 800914a:	bf38      	it	cc
 800914c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009150:	ea43 0501 	orr.w	r5, r3, r1
 8009154:	f100 0315 	add.w	r3, r0, #21
 8009158:	fa06 f303 	lsl.w	r3, r6, r3
 800915c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009160:	ea43 0402 	orr.w	r4, r3, r2
 8009164:	4620      	mov	r0, r4
 8009166:	4629      	mov	r1, r5
 8009168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800916c:	45c1      	cmp	r9, r8
 800916e:	bf3a      	itte	cc
 8009170:	f1a7 0808 	subcc.w	r8, r7, #8
 8009174:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009178:	2200      	movcs	r2, #0
 800917a:	f1b0 030b 	subs.w	r3, r0, #11
 800917e:	d015      	beq.n	80091ac <__b2d+0x98>
 8009180:	409e      	lsls	r6, r3
 8009182:	f1c3 0720 	rsb	r7, r3, #32
 8009186:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 800918a:	fa22 f107 	lsr.w	r1, r2, r7
 800918e:	45c8      	cmp	r8, r9
 8009190:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8009194:	ea46 0501 	orr.w	r5, r6, r1
 8009198:	bf94      	ite	ls
 800919a:	2100      	movls	r1, #0
 800919c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80091a0:	fa02 f003 	lsl.w	r0, r2, r3
 80091a4:	40f9      	lsrs	r1, r7
 80091a6:	ea40 0401 	orr.w	r4, r0, r1
 80091aa:	e7db      	b.n	8009164 <__b2d+0x50>
 80091ac:	ea46 0501 	orr.w	r5, r6, r1
 80091b0:	4614      	mov	r4, r2
 80091b2:	e7d7      	b.n	8009164 <__b2d+0x50>
 80091b4:	3ff00000 	.word	0x3ff00000

080091b8 <__d2b>:
 80091b8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80091bc:	461c      	mov	r4, r3
 80091be:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80091c2:	2101      	movs	r1, #1
 80091c4:	4690      	mov	r8, r2
 80091c6:	f7ff fcb6 	bl	8008b36 <_Balloc>
 80091ca:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80091ce:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80091d2:	4607      	mov	r7, r0
 80091d4:	bb34      	cbnz	r4, 8009224 <__d2b+0x6c>
 80091d6:	9201      	str	r2, [sp, #4]
 80091d8:	f1b8 0200 	subs.w	r2, r8, #0
 80091dc:	d027      	beq.n	800922e <__d2b+0x76>
 80091de:	a802      	add	r0, sp, #8
 80091e0:	f840 2d08 	str.w	r2, [r0, #-8]!
 80091e4:	f7ff fd8a 	bl	8008cfc <__lo0bits>
 80091e8:	9900      	ldr	r1, [sp, #0]
 80091ea:	b1f0      	cbz	r0, 800922a <__d2b+0x72>
 80091ec:	9a01      	ldr	r2, [sp, #4]
 80091ee:	f1c0 0320 	rsb	r3, r0, #32
 80091f2:	fa02 f303 	lsl.w	r3, r2, r3
 80091f6:	430b      	orrs	r3, r1
 80091f8:	40c2      	lsrs	r2, r0
 80091fa:	617b      	str	r3, [r7, #20]
 80091fc:	9201      	str	r2, [sp, #4]
 80091fe:	9b01      	ldr	r3, [sp, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	bf14      	ite	ne
 8009204:	2102      	movne	r1, #2
 8009206:	2101      	moveq	r1, #1
 8009208:	61bb      	str	r3, [r7, #24]
 800920a:	6139      	str	r1, [r7, #16]
 800920c:	b1c4      	cbz	r4, 8009240 <__d2b+0x88>
 800920e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009212:	4404      	add	r4, r0
 8009214:	6034      	str	r4, [r6, #0]
 8009216:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800921a:	6028      	str	r0, [r5, #0]
 800921c:	4638      	mov	r0, r7
 800921e:	b002      	add	sp, #8
 8009220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009224:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009228:	e7d5      	b.n	80091d6 <__d2b+0x1e>
 800922a:	6179      	str	r1, [r7, #20]
 800922c:	e7e7      	b.n	80091fe <__d2b+0x46>
 800922e:	a801      	add	r0, sp, #4
 8009230:	f7ff fd64 	bl	8008cfc <__lo0bits>
 8009234:	2101      	movs	r1, #1
 8009236:	9b01      	ldr	r3, [sp, #4]
 8009238:	6139      	str	r1, [r7, #16]
 800923a:	617b      	str	r3, [r7, #20]
 800923c:	3020      	adds	r0, #32
 800923e:	e7e5      	b.n	800920c <__d2b+0x54>
 8009240:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009244:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009248:	6030      	str	r0, [r6, #0]
 800924a:	6918      	ldr	r0, [r3, #16]
 800924c:	f7ff fd37 	bl	8008cbe <__hi0bits>
 8009250:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009254:	e7e1      	b.n	800921a <__d2b+0x62>

08009256 <__ratio>:
 8009256:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925a:	4688      	mov	r8, r1
 800925c:	4669      	mov	r1, sp
 800925e:	4681      	mov	r9, r0
 8009260:	f7ff ff58 	bl	8009114 <__b2d>
 8009264:	468b      	mov	fp, r1
 8009266:	4606      	mov	r6, r0
 8009268:	460f      	mov	r7, r1
 800926a:	4640      	mov	r0, r8
 800926c:	a901      	add	r1, sp, #4
 800926e:	f7ff ff51 	bl	8009114 <__b2d>
 8009272:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009276:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800927a:	460d      	mov	r5, r1
 800927c:	eba3 0c02 	sub.w	ip, r3, r2
 8009280:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009284:	1a9b      	subs	r3, r3, r2
 8009286:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800928a:	2b00      	cmp	r3, #0
 800928c:	bfd5      	itete	le
 800928e:	460a      	movle	r2, r1
 8009290:	463a      	movgt	r2, r7
 8009292:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009296:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800929a:	bfd8      	it	le
 800929c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 80092a0:	462b      	mov	r3, r5
 80092a2:	4602      	mov	r2, r0
 80092a4:	4659      	mov	r1, fp
 80092a6:	4630      	mov	r0, r6
 80092a8:	f7f7 fa40 	bl	800072c <__aeabi_ddiv>
 80092ac:	b003      	add	sp, #12
 80092ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092b2 <__copybits>:
 80092b2:	3901      	subs	r1, #1
 80092b4:	b510      	push	{r4, lr}
 80092b6:	1149      	asrs	r1, r1, #5
 80092b8:	6914      	ldr	r4, [r2, #16]
 80092ba:	3101      	adds	r1, #1
 80092bc:	f102 0314 	add.w	r3, r2, #20
 80092c0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80092c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80092c8:	42a3      	cmp	r3, r4
 80092ca:	4602      	mov	r2, r0
 80092cc:	d303      	bcc.n	80092d6 <__copybits+0x24>
 80092ce:	2300      	movs	r3, #0
 80092d0:	428a      	cmp	r2, r1
 80092d2:	d305      	bcc.n	80092e0 <__copybits+0x2e>
 80092d4:	bd10      	pop	{r4, pc}
 80092d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092da:	f840 2b04 	str.w	r2, [r0], #4
 80092de:	e7f3      	b.n	80092c8 <__copybits+0x16>
 80092e0:	f842 3b04 	str.w	r3, [r2], #4
 80092e4:	e7f4      	b.n	80092d0 <__copybits+0x1e>

080092e6 <__any_on>:
 80092e6:	f100 0214 	add.w	r2, r0, #20
 80092ea:	6900      	ldr	r0, [r0, #16]
 80092ec:	114b      	asrs	r3, r1, #5
 80092ee:	4298      	cmp	r0, r3
 80092f0:	b510      	push	{r4, lr}
 80092f2:	db11      	blt.n	8009318 <__any_on+0x32>
 80092f4:	dd0a      	ble.n	800930c <__any_on+0x26>
 80092f6:	f011 011f 	ands.w	r1, r1, #31
 80092fa:	d007      	beq.n	800930c <__any_on+0x26>
 80092fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009300:	fa24 f001 	lsr.w	r0, r4, r1
 8009304:	fa00 f101 	lsl.w	r1, r0, r1
 8009308:	428c      	cmp	r4, r1
 800930a:	d10b      	bne.n	8009324 <__any_on+0x3e>
 800930c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009310:	4293      	cmp	r3, r2
 8009312:	d803      	bhi.n	800931c <__any_on+0x36>
 8009314:	2000      	movs	r0, #0
 8009316:	bd10      	pop	{r4, pc}
 8009318:	4603      	mov	r3, r0
 800931a:	e7f7      	b.n	800930c <__any_on+0x26>
 800931c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009320:	2900      	cmp	r1, #0
 8009322:	d0f5      	beq.n	8009310 <__any_on+0x2a>
 8009324:	2001      	movs	r0, #1
 8009326:	e7f6      	b.n	8009316 <__any_on+0x30>

08009328 <_calloc_r>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	fb02 f401 	mul.w	r4, r2, r1
 800932e:	4621      	mov	r1, r4
 8009330:	f000 f854 	bl	80093dc <_malloc_r>
 8009334:	4605      	mov	r5, r0
 8009336:	b118      	cbz	r0, 8009340 <_calloc_r+0x18>
 8009338:	4622      	mov	r2, r4
 800933a:	2100      	movs	r1, #0
 800933c:	f7fc ff90 	bl	8006260 <memset>
 8009340:	4628      	mov	r0, r5
 8009342:	bd38      	pop	{r3, r4, r5, pc}

08009344 <_free_r>:
 8009344:	b538      	push	{r3, r4, r5, lr}
 8009346:	4605      	mov	r5, r0
 8009348:	2900      	cmp	r1, #0
 800934a:	d043      	beq.n	80093d4 <_free_r+0x90>
 800934c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009350:	1f0c      	subs	r4, r1, #4
 8009352:	2b00      	cmp	r3, #0
 8009354:	bfb8      	it	lt
 8009356:	18e4      	addlt	r4, r4, r3
 8009358:	f000 fa22 	bl	80097a0 <__malloc_lock>
 800935c:	4a1e      	ldr	r2, [pc, #120]	; (80093d8 <_free_r+0x94>)
 800935e:	6813      	ldr	r3, [r2, #0]
 8009360:	4610      	mov	r0, r2
 8009362:	b933      	cbnz	r3, 8009372 <_free_r+0x2e>
 8009364:	6063      	str	r3, [r4, #4]
 8009366:	6014      	str	r4, [r2, #0]
 8009368:	4628      	mov	r0, r5
 800936a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800936e:	f000 ba18 	b.w	80097a2 <__malloc_unlock>
 8009372:	42a3      	cmp	r3, r4
 8009374:	d90b      	bls.n	800938e <_free_r+0x4a>
 8009376:	6821      	ldr	r1, [r4, #0]
 8009378:	1862      	adds	r2, r4, r1
 800937a:	4293      	cmp	r3, r2
 800937c:	bf01      	itttt	eq
 800937e:	681a      	ldreq	r2, [r3, #0]
 8009380:	685b      	ldreq	r3, [r3, #4]
 8009382:	1852      	addeq	r2, r2, r1
 8009384:	6022      	streq	r2, [r4, #0]
 8009386:	6063      	str	r3, [r4, #4]
 8009388:	6004      	str	r4, [r0, #0]
 800938a:	e7ed      	b.n	8009368 <_free_r+0x24>
 800938c:	4613      	mov	r3, r2
 800938e:	685a      	ldr	r2, [r3, #4]
 8009390:	b10a      	cbz	r2, 8009396 <_free_r+0x52>
 8009392:	42a2      	cmp	r2, r4
 8009394:	d9fa      	bls.n	800938c <_free_r+0x48>
 8009396:	6819      	ldr	r1, [r3, #0]
 8009398:	1858      	adds	r0, r3, r1
 800939a:	42a0      	cmp	r0, r4
 800939c:	d10b      	bne.n	80093b6 <_free_r+0x72>
 800939e:	6820      	ldr	r0, [r4, #0]
 80093a0:	4401      	add	r1, r0
 80093a2:	1858      	adds	r0, r3, r1
 80093a4:	4282      	cmp	r2, r0
 80093a6:	6019      	str	r1, [r3, #0]
 80093a8:	d1de      	bne.n	8009368 <_free_r+0x24>
 80093aa:	6810      	ldr	r0, [r2, #0]
 80093ac:	6852      	ldr	r2, [r2, #4]
 80093ae:	4401      	add	r1, r0
 80093b0:	6019      	str	r1, [r3, #0]
 80093b2:	605a      	str	r2, [r3, #4]
 80093b4:	e7d8      	b.n	8009368 <_free_r+0x24>
 80093b6:	d902      	bls.n	80093be <_free_r+0x7a>
 80093b8:	230c      	movs	r3, #12
 80093ba:	602b      	str	r3, [r5, #0]
 80093bc:	e7d4      	b.n	8009368 <_free_r+0x24>
 80093be:	6820      	ldr	r0, [r4, #0]
 80093c0:	1821      	adds	r1, r4, r0
 80093c2:	428a      	cmp	r2, r1
 80093c4:	bf01      	itttt	eq
 80093c6:	6811      	ldreq	r1, [r2, #0]
 80093c8:	6852      	ldreq	r2, [r2, #4]
 80093ca:	1809      	addeq	r1, r1, r0
 80093cc:	6021      	streq	r1, [r4, #0]
 80093ce:	6062      	str	r2, [r4, #4]
 80093d0:	605c      	str	r4, [r3, #4]
 80093d2:	e7c9      	b.n	8009368 <_free_r+0x24>
 80093d4:	bd38      	pop	{r3, r4, r5, pc}
 80093d6:	bf00      	nop
 80093d8:	20000234 	.word	0x20000234

080093dc <_malloc_r>:
 80093dc:	b570      	push	{r4, r5, r6, lr}
 80093de:	1ccd      	adds	r5, r1, #3
 80093e0:	f025 0503 	bic.w	r5, r5, #3
 80093e4:	3508      	adds	r5, #8
 80093e6:	2d0c      	cmp	r5, #12
 80093e8:	bf38      	it	cc
 80093ea:	250c      	movcc	r5, #12
 80093ec:	2d00      	cmp	r5, #0
 80093ee:	4606      	mov	r6, r0
 80093f0:	db01      	blt.n	80093f6 <_malloc_r+0x1a>
 80093f2:	42a9      	cmp	r1, r5
 80093f4:	d903      	bls.n	80093fe <_malloc_r+0x22>
 80093f6:	230c      	movs	r3, #12
 80093f8:	6033      	str	r3, [r6, #0]
 80093fa:	2000      	movs	r0, #0
 80093fc:	bd70      	pop	{r4, r5, r6, pc}
 80093fe:	f000 f9cf 	bl	80097a0 <__malloc_lock>
 8009402:	4a21      	ldr	r2, [pc, #132]	; (8009488 <_malloc_r+0xac>)
 8009404:	6814      	ldr	r4, [r2, #0]
 8009406:	4621      	mov	r1, r4
 8009408:	b991      	cbnz	r1, 8009430 <_malloc_r+0x54>
 800940a:	4c20      	ldr	r4, [pc, #128]	; (800948c <_malloc_r+0xb0>)
 800940c:	6823      	ldr	r3, [r4, #0]
 800940e:	b91b      	cbnz	r3, 8009418 <_malloc_r+0x3c>
 8009410:	4630      	mov	r0, r6
 8009412:	f000 f98f 	bl	8009734 <_sbrk_r>
 8009416:	6020      	str	r0, [r4, #0]
 8009418:	4629      	mov	r1, r5
 800941a:	4630      	mov	r0, r6
 800941c:	f000 f98a 	bl	8009734 <_sbrk_r>
 8009420:	1c43      	adds	r3, r0, #1
 8009422:	d124      	bne.n	800946e <_malloc_r+0x92>
 8009424:	230c      	movs	r3, #12
 8009426:	4630      	mov	r0, r6
 8009428:	6033      	str	r3, [r6, #0]
 800942a:	f000 f9ba 	bl	80097a2 <__malloc_unlock>
 800942e:	e7e4      	b.n	80093fa <_malloc_r+0x1e>
 8009430:	680b      	ldr	r3, [r1, #0]
 8009432:	1b5b      	subs	r3, r3, r5
 8009434:	d418      	bmi.n	8009468 <_malloc_r+0x8c>
 8009436:	2b0b      	cmp	r3, #11
 8009438:	d90f      	bls.n	800945a <_malloc_r+0x7e>
 800943a:	600b      	str	r3, [r1, #0]
 800943c:	18cc      	adds	r4, r1, r3
 800943e:	50cd      	str	r5, [r1, r3]
 8009440:	4630      	mov	r0, r6
 8009442:	f000 f9ae 	bl	80097a2 <__malloc_unlock>
 8009446:	f104 000b 	add.w	r0, r4, #11
 800944a:	1d23      	adds	r3, r4, #4
 800944c:	f020 0007 	bic.w	r0, r0, #7
 8009450:	1ac3      	subs	r3, r0, r3
 8009452:	d0d3      	beq.n	80093fc <_malloc_r+0x20>
 8009454:	425a      	negs	r2, r3
 8009456:	50e2      	str	r2, [r4, r3]
 8009458:	e7d0      	b.n	80093fc <_malloc_r+0x20>
 800945a:	684b      	ldr	r3, [r1, #4]
 800945c:	428c      	cmp	r4, r1
 800945e:	bf16      	itet	ne
 8009460:	6063      	strne	r3, [r4, #4]
 8009462:	6013      	streq	r3, [r2, #0]
 8009464:	460c      	movne	r4, r1
 8009466:	e7eb      	b.n	8009440 <_malloc_r+0x64>
 8009468:	460c      	mov	r4, r1
 800946a:	6849      	ldr	r1, [r1, #4]
 800946c:	e7cc      	b.n	8009408 <_malloc_r+0x2c>
 800946e:	1cc4      	adds	r4, r0, #3
 8009470:	f024 0403 	bic.w	r4, r4, #3
 8009474:	42a0      	cmp	r0, r4
 8009476:	d005      	beq.n	8009484 <_malloc_r+0xa8>
 8009478:	1a21      	subs	r1, r4, r0
 800947a:	4630      	mov	r0, r6
 800947c:	f000 f95a 	bl	8009734 <_sbrk_r>
 8009480:	3001      	adds	r0, #1
 8009482:	d0cf      	beq.n	8009424 <_malloc_r+0x48>
 8009484:	6025      	str	r5, [r4, #0]
 8009486:	e7db      	b.n	8009440 <_malloc_r+0x64>
 8009488:	20000234 	.word	0x20000234
 800948c:	20000238 	.word	0x20000238

08009490 <__ssputs_r>:
 8009490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009494:	688e      	ldr	r6, [r1, #8]
 8009496:	4682      	mov	sl, r0
 8009498:	429e      	cmp	r6, r3
 800949a:	460c      	mov	r4, r1
 800949c:	4690      	mov	r8, r2
 800949e:	4699      	mov	r9, r3
 80094a0:	d837      	bhi.n	8009512 <__ssputs_r+0x82>
 80094a2:	898a      	ldrh	r2, [r1, #12]
 80094a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80094a8:	d031      	beq.n	800950e <__ssputs_r+0x7e>
 80094aa:	2302      	movs	r3, #2
 80094ac:	6825      	ldr	r5, [r4, #0]
 80094ae:	6909      	ldr	r1, [r1, #16]
 80094b0:	1a6f      	subs	r7, r5, r1
 80094b2:	6965      	ldr	r5, [r4, #20]
 80094b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80094bc:	f109 0301 	add.w	r3, r9, #1
 80094c0:	443b      	add	r3, r7
 80094c2:	429d      	cmp	r5, r3
 80094c4:	bf38      	it	cc
 80094c6:	461d      	movcc	r5, r3
 80094c8:	0553      	lsls	r3, r2, #21
 80094ca:	d530      	bpl.n	800952e <__ssputs_r+0x9e>
 80094cc:	4629      	mov	r1, r5
 80094ce:	f7ff ff85 	bl	80093dc <_malloc_r>
 80094d2:	4606      	mov	r6, r0
 80094d4:	b950      	cbnz	r0, 80094ec <__ssputs_r+0x5c>
 80094d6:	230c      	movs	r3, #12
 80094d8:	f04f 30ff 	mov.w	r0, #4294967295
 80094dc:	f8ca 3000 	str.w	r3, [sl]
 80094e0:	89a3      	ldrh	r3, [r4, #12]
 80094e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094e6:	81a3      	strh	r3, [r4, #12]
 80094e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ec:	463a      	mov	r2, r7
 80094ee:	6921      	ldr	r1, [r4, #16]
 80094f0:	f7ff fb16 	bl	8008b20 <memcpy>
 80094f4:	89a3      	ldrh	r3, [r4, #12]
 80094f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80094fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	6126      	str	r6, [r4, #16]
 8009502:	443e      	add	r6, r7
 8009504:	6026      	str	r6, [r4, #0]
 8009506:	464e      	mov	r6, r9
 8009508:	6165      	str	r5, [r4, #20]
 800950a:	1bed      	subs	r5, r5, r7
 800950c:	60a5      	str	r5, [r4, #8]
 800950e:	454e      	cmp	r6, r9
 8009510:	d900      	bls.n	8009514 <__ssputs_r+0x84>
 8009512:	464e      	mov	r6, r9
 8009514:	4632      	mov	r2, r6
 8009516:	4641      	mov	r1, r8
 8009518:	6820      	ldr	r0, [r4, #0]
 800951a:	f000 f928 	bl	800976e <memmove>
 800951e:	68a3      	ldr	r3, [r4, #8]
 8009520:	2000      	movs	r0, #0
 8009522:	1b9b      	subs	r3, r3, r6
 8009524:	60a3      	str	r3, [r4, #8]
 8009526:	6823      	ldr	r3, [r4, #0]
 8009528:	441e      	add	r6, r3
 800952a:	6026      	str	r6, [r4, #0]
 800952c:	e7dc      	b.n	80094e8 <__ssputs_r+0x58>
 800952e:	462a      	mov	r2, r5
 8009530:	f000 f938 	bl	80097a4 <_realloc_r>
 8009534:	4606      	mov	r6, r0
 8009536:	2800      	cmp	r0, #0
 8009538:	d1e2      	bne.n	8009500 <__ssputs_r+0x70>
 800953a:	6921      	ldr	r1, [r4, #16]
 800953c:	4650      	mov	r0, sl
 800953e:	f7ff ff01 	bl	8009344 <_free_r>
 8009542:	e7c8      	b.n	80094d6 <__ssputs_r+0x46>

08009544 <_svfiprintf_r>:
 8009544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009548:	461d      	mov	r5, r3
 800954a:	898b      	ldrh	r3, [r1, #12]
 800954c:	b09d      	sub	sp, #116	; 0x74
 800954e:	061f      	lsls	r7, r3, #24
 8009550:	4680      	mov	r8, r0
 8009552:	460c      	mov	r4, r1
 8009554:	4616      	mov	r6, r2
 8009556:	d50f      	bpl.n	8009578 <_svfiprintf_r+0x34>
 8009558:	690b      	ldr	r3, [r1, #16]
 800955a:	b96b      	cbnz	r3, 8009578 <_svfiprintf_r+0x34>
 800955c:	2140      	movs	r1, #64	; 0x40
 800955e:	f7ff ff3d 	bl	80093dc <_malloc_r>
 8009562:	6020      	str	r0, [r4, #0]
 8009564:	6120      	str	r0, [r4, #16]
 8009566:	b928      	cbnz	r0, 8009574 <_svfiprintf_r+0x30>
 8009568:	230c      	movs	r3, #12
 800956a:	f8c8 3000 	str.w	r3, [r8]
 800956e:	f04f 30ff 	mov.w	r0, #4294967295
 8009572:	e0c8      	b.n	8009706 <_svfiprintf_r+0x1c2>
 8009574:	2340      	movs	r3, #64	; 0x40
 8009576:	6163      	str	r3, [r4, #20]
 8009578:	2300      	movs	r3, #0
 800957a:	9309      	str	r3, [sp, #36]	; 0x24
 800957c:	2320      	movs	r3, #32
 800957e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009582:	2330      	movs	r3, #48	; 0x30
 8009584:	f04f 0b01 	mov.w	fp, #1
 8009588:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800958c:	9503      	str	r5, [sp, #12]
 800958e:	4637      	mov	r7, r6
 8009590:	463d      	mov	r5, r7
 8009592:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009596:	b10b      	cbz	r3, 800959c <_svfiprintf_r+0x58>
 8009598:	2b25      	cmp	r3, #37	; 0x25
 800959a:	d13e      	bne.n	800961a <_svfiprintf_r+0xd6>
 800959c:	ebb7 0a06 	subs.w	sl, r7, r6
 80095a0:	d00b      	beq.n	80095ba <_svfiprintf_r+0x76>
 80095a2:	4653      	mov	r3, sl
 80095a4:	4632      	mov	r2, r6
 80095a6:	4621      	mov	r1, r4
 80095a8:	4640      	mov	r0, r8
 80095aa:	f7ff ff71 	bl	8009490 <__ssputs_r>
 80095ae:	3001      	adds	r0, #1
 80095b0:	f000 80a4 	beq.w	80096fc <_svfiprintf_r+0x1b8>
 80095b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095b6:	4453      	add	r3, sl
 80095b8:	9309      	str	r3, [sp, #36]	; 0x24
 80095ba:	783b      	ldrb	r3, [r7, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	f000 809d 	beq.w	80096fc <_svfiprintf_r+0x1b8>
 80095c2:	2300      	movs	r3, #0
 80095c4:	f04f 32ff 	mov.w	r2, #4294967295
 80095c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095cc:	9304      	str	r3, [sp, #16]
 80095ce:	9307      	str	r3, [sp, #28]
 80095d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095d4:	931a      	str	r3, [sp, #104]	; 0x68
 80095d6:	462f      	mov	r7, r5
 80095d8:	2205      	movs	r2, #5
 80095da:	f817 1b01 	ldrb.w	r1, [r7], #1
 80095de:	4850      	ldr	r0, [pc, #320]	; (8009720 <_svfiprintf_r+0x1dc>)
 80095e0:	f7ff fa90 	bl	8008b04 <memchr>
 80095e4:	9b04      	ldr	r3, [sp, #16]
 80095e6:	b9d0      	cbnz	r0, 800961e <_svfiprintf_r+0xda>
 80095e8:	06d9      	lsls	r1, r3, #27
 80095ea:	bf44      	itt	mi
 80095ec:	2220      	movmi	r2, #32
 80095ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095f2:	071a      	lsls	r2, r3, #28
 80095f4:	bf44      	itt	mi
 80095f6:	222b      	movmi	r2, #43	; 0x2b
 80095f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80095fc:	782a      	ldrb	r2, [r5, #0]
 80095fe:	2a2a      	cmp	r2, #42	; 0x2a
 8009600:	d015      	beq.n	800962e <_svfiprintf_r+0xea>
 8009602:	462f      	mov	r7, r5
 8009604:	2000      	movs	r0, #0
 8009606:	250a      	movs	r5, #10
 8009608:	9a07      	ldr	r2, [sp, #28]
 800960a:	4639      	mov	r1, r7
 800960c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009610:	3b30      	subs	r3, #48	; 0x30
 8009612:	2b09      	cmp	r3, #9
 8009614:	d94d      	bls.n	80096b2 <_svfiprintf_r+0x16e>
 8009616:	b1b8      	cbz	r0, 8009648 <_svfiprintf_r+0x104>
 8009618:	e00f      	b.n	800963a <_svfiprintf_r+0xf6>
 800961a:	462f      	mov	r7, r5
 800961c:	e7b8      	b.n	8009590 <_svfiprintf_r+0x4c>
 800961e:	4a40      	ldr	r2, [pc, #256]	; (8009720 <_svfiprintf_r+0x1dc>)
 8009620:	463d      	mov	r5, r7
 8009622:	1a80      	subs	r0, r0, r2
 8009624:	fa0b f000 	lsl.w	r0, fp, r0
 8009628:	4318      	orrs	r0, r3
 800962a:	9004      	str	r0, [sp, #16]
 800962c:	e7d3      	b.n	80095d6 <_svfiprintf_r+0x92>
 800962e:	9a03      	ldr	r2, [sp, #12]
 8009630:	1d11      	adds	r1, r2, #4
 8009632:	6812      	ldr	r2, [r2, #0]
 8009634:	9103      	str	r1, [sp, #12]
 8009636:	2a00      	cmp	r2, #0
 8009638:	db01      	blt.n	800963e <_svfiprintf_r+0xfa>
 800963a:	9207      	str	r2, [sp, #28]
 800963c:	e004      	b.n	8009648 <_svfiprintf_r+0x104>
 800963e:	4252      	negs	r2, r2
 8009640:	f043 0302 	orr.w	r3, r3, #2
 8009644:	9207      	str	r2, [sp, #28]
 8009646:	9304      	str	r3, [sp, #16]
 8009648:	783b      	ldrb	r3, [r7, #0]
 800964a:	2b2e      	cmp	r3, #46	; 0x2e
 800964c:	d10c      	bne.n	8009668 <_svfiprintf_r+0x124>
 800964e:	787b      	ldrb	r3, [r7, #1]
 8009650:	2b2a      	cmp	r3, #42	; 0x2a
 8009652:	d133      	bne.n	80096bc <_svfiprintf_r+0x178>
 8009654:	9b03      	ldr	r3, [sp, #12]
 8009656:	3702      	adds	r7, #2
 8009658:	1d1a      	adds	r2, r3, #4
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	9203      	str	r2, [sp, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	bfb8      	it	lt
 8009662:	f04f 33ff 	movlt.w	r3, #4294967295
 8009666:	9305      	str	r3, [sp, #20]
 8009668:	4d2e      	ldr	r5, [pc, #184]	; (8009724 <_svfiprintf_r+0x1e0>)
 800966a:	2203      	movs	r2, #3
 800966c:	7839      	ldrb	r1, [r7, #0]
 800966e:	4628      	mov	r0, r5
 8009670:	f7ff fa48 	bl	8008b04 <memchr>
 8009674:	b138      	cbz	r0, 8009686 <_svfiprintf_r+0x142>
 8009676:	2340      	movs	r3, #64	; 0x40
 8009678:	1b40      	subs	r0, r0, r5
 800967a:	fa03 f000 	lsl.w	r0, r3, r0
 800967e:	9b04      	ldr	r3, [sp, #16]
 8009680:	3701      	adds	r7, #1
 8009682:	4303      	orrs	r3, r0
 8009684:	9304      	str	r3, [sp, #16]
 8009686:	7839      	ldrb	r1, [r7, #0]
 8009688:	2206      	movs	r2, #6
 800968a:	4827      	ldr	r0, [pc, #156]	; (8009728 <_svfiprintf_r+0x1e4>)
 800968c:	1c7e      	adds	r6, r7, #1
 800968e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009692:	f7ff fa37 	bl	8008b04 <memchr>
 8009696:	2800      	cmp	r0, #0
 8009698:	d038      	beq.n	800970c <_svfiprintf_r+0x1c8>
 800969a:	4b24      	ldr	r3, [pc, #144]	; (800972c <_svfiprintf_r+0x1e8>)
 800969c:	bb13      	cbnz	r3, 80096e4 <_svfiprintf_r+0x1a0>
 800969e:	9b03      	ldr	r3, [sp, #12]
 80096a0:	3307      	adds	r3, #7
 80096a2:	f023 0307 	bic.w	r3, r3, #7
 80096a6:	3308      	adds	r3, #8
 80096a8:	9303      	str	r3, [sp, #12]
 80096aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ac:	444b      	add	r3, r9
 80096ae:	9309      	str	r3, [sp, #36]	; 0x24
 80096b0:	e76d      	b.n	800958e <_svfiprintf_r+0x4a>
 80096b2:	fb05 3202 	mla	r2, r5, r2, r3
 80096b6:	2001      	movs	r0, #1
 80096b8:	460f      	mov	r7, r1
 80096ba:	e7a6      	b.n	800960a <_svfiprintf_r+0xc6>
 80096bc:	2300      	movs	r3, #0
 80096be:	250a      	movs	r5, #10
 80096c0:	4619      	mov	r1, r3
 80096c2:	3701      	adds	r7, #1
 80096c4:	9305      	str	r3, [sp, #20]
 80096c6:	4638      	mov	r0, r7
 80096c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096cc:	3a30      	subs	r2, #48	; 0x30
 80096ce:	2a09      	cmp	r2, #9
 80096d0:	d903      	bls.n	80096da <_svfiprintf_r+0x196>
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d0c8      	beq.n	8009668 <_svfiprintf_r+0x124>
 80096d6:	9105      	str	r1, [sp, #20]
 80096d8:	e7c6      	b.n	8009668 <_svfiprintf_r+0x124>
 80096da:	fb05 2101 	mla	r1, r5, r1, r2
 80096de:	2301      	movs	r3, #1
 80096e0:	4607      	mov	r7, r0
 80096e2:	e7f0      	b.n	80096c6 <_svfiprintf_r+0x182>
 80096e4:	ab03      	add	r3, sp, #12
 80096e6:	9300      	str	r3, [sp, #0]
 80096e8:	4622      	mov	r2, r4
 80096ea:	4b11      	ldr	r3, [pc, #68]	; (8009730 <_svfiprintf_r+0x1ec>)
 80096ec:	a904      	add	r1, sp, #16
 80096ee:	4640      	mov	r0, r8
 80096f0:	f7fc fe50 	bl	8006394 <_printf_float>
 80096f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80096f8:	4681      	mov	r9, r0
 80096fa:	d1d6      	bne.n	80096aa <_svfiprintf_r+0x166>
 80096fc:	89a3      	ldrh	r3, [r4, #12]
 80096fe:	065b      	lsls	r3, r3, #25
 8009700:	f53f af35 	bmi.w	800956e <_svfiprintf_r+0x2a>
 8009704:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009706:	b01d      	add	sp, #116	; 0x74
 8009708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970c:	ab03      	add	r3, sp, #12
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	4622      	mov	r2, r4
 8009712:	4b07      	ldr	r3, [pc, #28]	; (8009730 <_svfiprintf_r+0x1ec>)
 8009714:	a904      	add	r1, sp, #16
 8009716:	4640      	mov	r0, r8
 8009718:	f7fd f8e8 	bl	80068ec <_printf_i>
 800971c:	e7ea      	b.n	80096f4 <_svfiprintf_r+0x1b0>
 800971e:	bf00      	nop
 8009720:	08009b74 	.word	0x08009b74
 8009724:	08009b7a 	.word	0x08009b7a
 8009728:	08009b7e 	.word	0x08009b7e
 800972c:	08006395 	.word	0x08006395
 8009730:	08009491 	.word	0x08009491

08009734 <_sbrk_r>:
 8009734:	b538      	push	{r3, r4, r5, lr}
 8009736:	2300      	movs	r3, #0
 8009738:	4c05      	ldr	r4, [pc, #20]	; (8009750 <_sbrk_r+0x1c>)
 800973a:	4605      	mov	r5, r0
 800973c:	4608      	mov	r0, r1
 800973e:	6023      	str	r3, [r4, #0]
 8009740:	f7f9 fb36 	bl	8002db0 <_sbrk>
 8009744:	1c43      	adds	r3, r0, #1
 8009746:	d102      	bne.n	800974e <_sbrk_r+0x1a>
 8009748:	6823      	ldr	r3, [r4, #0]
 800974a:	b103      	cbz	r3, 800974e <_sbrk_r+0x1a>
 800974c:	602b      	str	r3, [r5, #0]
 800974e:	bd38      	pop	{r3, r4, r5, pc}
 8009750:	200013a8 	.word	0x200013a8

08009754 <__ascii_wctomb>:
 8009754:	b149      	cbz	r1, 800976a <__ascii_wctomb+0x16>
 8009756:	2aff      	cmp	r2, #255	; 0xff
 8009758:	bf8b      	itete	hi
 800975a:	238a      	movhi	r3, #138	; 0x8a
 800975c:	700a      	strbls	r2, [r1, #0]
 800975e:	6003      	strhi	r3, [r0, #0]
 8009760:	2001      	movls	r0, #1
 8009762:	bf88      	it	hi
 8009764:	f04f 30ff 	movhi.w	r0, #4294967295
 8009768:	4770      	bx	lr
 800976a:	4608      	mov	r0, r1
 800976c:	4770      	bx	lr

0800976e <memmove>:
 800976e:	4288      	cmp	r0, r1
 8009770:	b510      	push	{r4, lr}
 8009772:	eb01 0302 	add.w	r3, r1, r2
 8009776:	d807      	bhi.n	8009788 <memmove+0x1a>
 8009778:	1e42      	subs	r2, r0, #1
 800977a:	4299      	cmp	r1, r3
 800977c:	d00a      	beq.n	8009794 <memmove+0x26>
 800977e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009782:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009786:	e7f8      	b.n	800977a <memmove+0xc>
 8009788:	4283      	cmp	r3, r0
 800978a:	d9f5      	bls.n	8009778 <memmove+0xa>
 800978c:	1881      	adds	r1, r0, r2
 800978e:	1ad2      	subs	r2, r2, r3
 8009790:	42d3      	cmn	r3, r2
 8009792:	d100      	bne.n	8009796 <memmove+0x28>
 8009794:	bd10      	pop	{r4, pc}
 8009796:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800979a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800979e:	e7f7      	b.n	8009790 <memmove+0x22>

080097a0 <__malloc_lock>:
 80097a0:	4770      	bx	lr

080097a2 <__malloc_unlock>:
 80097a2:	4770      	bx	lr

080097a4 <_realloc_r>:
 80097a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097a6:	4607      	mov	r7, r0
 80097a8:	4614      	mov	r4, r2
 80097aa:	460e      	mov	r6, r1
 80097ac:	b921      	cbnz	r1, 80097b8 <_realloc_r+0x14>
 80097ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80097b2:	4611      	mov	r1, r2
 80097b4:	f7ff be12 	b.w	80093dc <_malloc_r>
 80097b8:	b922      	cbnz	r2, 80097c4 <_realloc_r+0x20>
 80097ba:	f7ff fdc3 	bl	8009344 <_free_r>
 80097be:	4625      	mov	r5, r4
 80097c0:	4628      	mov	r0, r5
 80097c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097c4:	f000 f814 	bl	80097f0 <_malloc_usable_size_r>
 80097c8:	42a0      	cmp	r0, r4
 80097ca:	d20f      	bcs.n	80097ec <_realloc_r+0x48>
 80097cc:	4621      	mov	r1, r4
 80097ce:	4638      	mov	r0, r7
 80097d0:	f7ff fe04 	bl	80093dc <_malloc_r>
 80097d4:	4605      	mov	r5, r0
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d0f2      	beq.n	80097c0 <_realloc_r+0x1c>
 80097da:	4631      	mov	r1, r6
 80097dc:	4622      	mov	r2, r4
 80097de:	f7ff f99f 	bl	8008b20 <memcpy>
 80097e2:	4631      	mov	r1, r6
 80097e4:	4638      	mov	r0, r7
 80097e6:	f7ff fdad 	bl	8009344 <_free_r>
 80097ea:	e7e9      	b.n	80097c0 <_realloc_r+0x1c>
 80097ec:	4635      	mov	r5, r6
 80097ee:	e7e7      	b.n	80097c0 <_realloc_r+0x1c>

080097f0 <_malloc_usable_size_r>:
 80097f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097f4:	1f18      	subs	r0, r3, #4
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	bfbc      	itt	lt
 80097fa:	580b      	ldrlt	r3, [r1, r0]
 80097fc:	18c0      	addlt	r0, r0, r3
 80097fe:	4770      	bx	lr

08009800 <_init>:
 8009800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009802:	bf00      	nop
 8009804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009806:	bc08      	pop	{r3}
 8009808:	469e      	mov	lr, r3
 800980a:	4770      	bx	lr

0800980c <_fini>:
 800980c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800980e:	bf00      	nop
 8009810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009812:	bc08      	pop	{r3}
 8009814:	469e      	mov	lr, r3
 8009816:	4770      	bx	lr
