

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:13:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PCp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.694 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 2.280 us | 2.280 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       56|       56|         7|          -|          -|     8|    no    |
        | + Pool_Row_Loop_Pool_Col_Loop   |        4|        4|         2|          1|          1|     4|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_3), !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_2), !map !15"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_1), !map !21"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_0), !map !27"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out), !map !33"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i4 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [pooling.cpp:10]   --->   Operation 13 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_1, %Col_Loop_end ]" [pooling.cpp:28]   --->   Operation 14 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i4 [ 0, %0 ], [ %select_ln13, %Col_Loop_end ]" [pooling.cpp:13]   --->   Operation 15 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln35_1, %Col_Loop_end ]" [pooling.cpp:35]   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 17 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 18 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %indvar_flatten23, -8" [pooling.cpp:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%add_ln10 = add i4 1, %indvar_flatten23" [pooling.cpp:10]   --->   Operation 20 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Col_Loop_begin" [pooling.cpp:10]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 22 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 24 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i4 %indvar_flatten7, 4" [pooling.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%select_ln28 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 26 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.62ns)   --->   "%select_ln28_1 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 27 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_1 to i4" [pooling.cpp:28]   --->   Operation 28 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_1 to i5" [pooling.cpp:28]   --->   Operation 29 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%select_ln28_2 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 30 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 31 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 32 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 33 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28" [pooling.cpp:13]   --->   Operation 34 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%or_ln35 = or i1 %and_ln28_2, %icmp_ln13" [pooling.cpp:35]   --->   Operation 36 'or' 'or_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %or_ln35, i2 0, i2 %c_0" [pooling.cpp:35]   --->   Operation 37 'select' 'select_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln35_1 = select i1 %and_ln28_2, i2 %r, i2 %select_ln28" [pooling.cpp:35]   --->   Operation 38 'select' 'select_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln35_1, i1 false)" [pooling.cpp:35]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp to i4" [pooling.cpp:35]   --->   Operation 40 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 41 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %and_ln28_2, i2 %shl_ln25_1, i2 %select_ln28_2" [pooling.cpp:35]   --->   Operation 42 'select' 'select_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 44 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %select_ln35, 1" [pooling.cpp:26]   --->   Operation 45 'shl' 'shl_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:20]   --->   Operation 46 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 47 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.85>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ 0, %Col_Loop_begin ], [ %add_ln20, %Pool_Col_Loop ]" [pooling.cpp:20]   --->   Operation 48 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %select_ln28_4, %Pool_Col_Loop ]" [pooling.cpp:28]   --->   Operation 49 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%max_1 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %max_2, %Pool_Col_Loop ]"   --->   Operation 50 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpc, %Pool_Col_Loop ]"   --->   Operation 51 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln20 = icmp eq i3 %indvar_flatten, -4" [pooling.cpp:20]   --->   Operation 52 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.18ns)   --->   "%add_ln20 = add i3 %indvar_flatten, 1" [pooling.cpp:20]   --->   Operation 53 'add' 'add_ln20' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Col_Loop" [pooling.cpp:20]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.00ns)   --->   "%mpr = add i2 1, %mpr_0" [pooling.cpp:20]   --->   Operation 55 'add' 'mpr' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [pooling.cpp:23]   --->   Operation 56 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.62ns)   --->   "%select_ln28_3 = select i1 %icmp_ln23, i2 0, i2 %mpc_0" [pooling.cpp:28]   --->   Operation 57 'select' 'select_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.62ns)   --->   "%select_ln28_4 = select i1 %icmp_ln23, i2 %mpr, i2 %mpr_0" [pooling.cpp:28]   --->   Operation 58 'select' 'select_ln28_4' <Predicate = (!icmp_ln20)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.00ns)   --->   "%j = add i2 %shl_ln26, %select_ln28_3" [pooling.cpp:26]   --->   Operation 59 'add' 'j' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %j, i1 false)" [pooling.cpp:28]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i3 %tmp_s to i4" [pooling.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.18ns)   --->   "%add_ln28_1 = add i4 %zext_ln28_2, %zext_ln28" [pooling.cpp:28]   --->   Operation 62 'add' 'add_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 64 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 65 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 66 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 67 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 68 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 69 [2/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 69 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 70 [2/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 70 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 71 [2/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 71 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 72 [1/1] (1.00ns)   --->   "%mpc = add i2 1, %select_ln28_3" [pooling.cpp:23]   --->   Operation 72 'add' 'mpc' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 19.6>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @Pool_Row_Loop_Pool_C)"   --->   Operation 73 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.00ns)   --->   "%add_ln28 = add i2 %select_ln35_2, %select_ln28_4" [pooling.cpp:28]   --->   Operation 75 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [pooling.cpp:24]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind" [pooling.cpp:24]   --->   Operation 77 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pooling.cpp:25]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 79 [1/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 79 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 80 [1/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 80 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 81 [1/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 81 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 82 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/1] (1.26ns)   --->   "%max = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %conv_1_out_0_load, float %conv_1_out_1_load, float %conv_1_out_2_load, float %conv_1_out_3_load, i2 %add_ln28)" [pooling.cpp:28]   --->   Operation 83 'mux' 'max' <Predicate = (!icmp_ln20)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %max to i32" [pooling.cpp:28]   --->   Operation 84 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 85 'partselect' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 86 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_1 to i32" [pooling.cpp:28]   --->   Operation 87 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 88 'partselect' 'tmp_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 89 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 91 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 92 'or' 'or_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln20)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 94 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln20)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 95 'or' 'or_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 96 'and' 'and_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (15.7ns)   --->   "%tmp_8 = fcmp ogt float %max, %max_1" [pooling.cpp:28]   --->   Operation 97 'fcmp' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_8" [pooling.cpp:28]   --->   Operation 98 'and' 'and_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.61ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln28_1, float %max, float %max_1" [pooling.cpp:28]   --->   Operation 99 'select' 'max_2' <Predicate = (!icmp_ln20)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_5) nounwind" [pooling.cpp:32]   --->   Operation 100 'specregionend' 'empty_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 101 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.97>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %select_ln35 to i4" [pooling.cpp:35]   --->   Operation 102 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln35_1" [pooling.cpp:35]   --->   Operation 103 'add' 'add_ln35' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_10_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 104 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %tmp_10_cast, %zext_ln28_1" [pooling.cpp:35]   --->   Operation 105 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 106 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pooling.cpp:35]   --->   Operation 107 'getelementptr' 'max_pool_1_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.42ns)   --->   "store float %max_1, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 108 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 109 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.00ns)   --->   "%c = add i2 %select_ln35, 1" [pooling.cpp:16]   --->   Operation 110 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.36ns)   --->   "%add_ln13_1 = add i4 %indvar_flatten7, 1" [pooling.cpp:13]   --->   Operation 111 'add' 'add_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.65ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i4 1, i4 %add_ln13_1" [pooling.cpp:13]   --->   Operation 112 'select' 'select_ln13' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:16]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000]
br_ln10             (br               ) [ 011111]
indvar_flatten23    (phi              ) [ 001000]
f_0                 (phi              ) [ 001000]
indvar_flatten7     (phi              ) [ 001111]
r_0                 (phi              ) [ 001000]
c_0                 (phi              ) [ 001000]
shl_ln25            (shl              ) [ 000000]
icmp_ln10           (icmp             ) [ 001111]
add_ln10            (add              ) [ 011111]
br_ln10             (br               ) [ 000000]
f                   (add              ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
empty_6             (speclooptripcount) [ 000000]
icmp_ln13           (icmp             ) [ 000111]
select_ln28         (select           ) [ 000000]
select_ln28_1       (select           ) [ 011111]
zext_ln28           (zext             ) [ 000110]
zext_ln28_1         (zext             ) [ 000111]
select_ln28_2       (select           ) [ 000000]
xor_ln28            (xor              ) [ 000000]
icmp_ln16           (icmp             ) [ 000000]
and_ln28_2          (and              ) [ 000000]
r                   (add              ) [ 000000]
specloopname_ln0    (specloopname     ) [ 000000]
or_ln35             (or               ) [ 000000]
select_ln35         (select           ) [ 000111]
select_ln35_1       (select           ) [ 011111]
tmp                 (bitconcatenate   ) [ 000000]
zext_ln35           (zext             ) [ 000111]
shl_ln25_1          (shl              ) [ 000000]
select_ln35_2       (select           ) [ 000110]
specloopname_ln17   (specloopname     ) [ 000000]
tmp_3               (specregionbegin  ) [ 000111]
shl_ln26            (shl              ) [ 000110]
br_ln20             (br               ) [ 001111]
ret_ln39            (ret              ) [ 000000]
indvar_flatten      (phi              ) [ 000100]
mpr_0               (phi              ) [ 000100]
max_1               (phi              ) [ 000111]
mpc_0               (phi              ) [ 000100]
icmp_ln20           (icmp             ) [ 001111]
add_ln20            (add              ) [ 001111]
br_ln20             (br               ) [ 000000]
mpr                 (add              ) [ 000000]
icmp_ln23           (icmp             ) [ 000000]
select_ln28_3       (select           ) [ 000000]
select_ln28_4       (select           ) [ 001111]
j                   (add              ) [ 000000]
tmp_s               (bitconcatenate   ) [ 000000]
zext_ln28_2         (zext             ) [ 000000]
add_ln28_1          (add              ) [ 000000]
zext_ln28_3         (zext             ) [ 000000]
conv_1_out_0_addr   (getelementptr    ) [ 000110]
conv_1_out_1_addr   (getelementptr    ) [ 000110]
conv_1_out_2_addr   (getelementptr    ) [ 000110]
conv_1_out_3_addr   (getelementptr    ) [ 000110]
mpc                 (add              ) [ 001111]
specloopname_ln0    (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
add_ln28            (add              ) [ 000000]
specloopname_ln24   (specloopname     ) [ 000000]
tmp_5               (specregionbegin  ) [ 000000]
specpipeline_ln25   (specpipeline     ) [ 000000]
conv_1_out_0_load   (load             ) [ 000000]
conv_1_out_1_load   (load             ) [ 000000]
conv_1_out_2_load   (load             ) [ 000000]
conv_1_out_3_load   (load             ) [ 000000]
max                 (mux              ) [ 000000]
bitcast_ln28        (bitcast          ) [ 000000]
tmp_6               (partselect       ) [ 000000]
trunc_ln28          (trunc            ) [ 000000]
bitcast_ln28_1      (bitcast          ) [ 000000]
tmp_7               (partselect       ) [ 000000]
trunc_ln28_1        (trunc            ) [ 000000]
icmp_ln28           (icmp             ) [ 000000]
icmp_ln28_1         (icmp             ) [ 000000]
or_ln28             (or               ) [ 000000]
icmp_ln28_2         (icmp             ) [ 000000]
icmp_ln28_3         (icmp             ) [ 000000]
or_ln28_1           (or               ) [ 000000]
and_ln28            (and              ) [ 000000]
tmp_8               (fcmp             ) [ 000000]
and_ln28_1          (and              ) [ 000000]
max_2               (select           ) [ 001111]
empty_4             (specregionend    ) [ 000000]
br_ln0              (br               ) [ 001111]
zext_ln35_1         (zext             ) [ 000000]
add_ln35            (add              ) [ 000000]
tmp_10_cast         (bitconcatenate   ) [ 000000]
add_ln35_1          (add              ) [ 000000]
zext_ln35_2         (zext             ) [ 000000]
max_pool_1_out_addr (getelementptr    ) [ 000000]
store_ln35          (store            ) [ 000000]
empty_5             (specregionend    ) [ 000000]
c                   (add              ) [ 011111]
add_ln13_1          (add              ) [ 000000]
select_ln13         (select           ) [ 011111]
br_ln16             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Pool_Row_Loop_Pool_C"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="conv_1_out_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="conv_1_out_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv_1_out_2_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv_1_out_3_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_2_load/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_3_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="max_pool_1_out_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln35_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="indvar_flatten23_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten23 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvar_flatten23_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten23/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="f_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="f_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvar_flatten7_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten7_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="4" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="r_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="2" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="c_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="1"/>
<pin id="204" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="c_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="2" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="indvar_flatten_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="mpr_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="mpr_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="2" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="max_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="max_1_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="32" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="mpc_0_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="1"/>
<pin id="250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="mpc_0_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="2" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_8_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln25_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln10_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln10_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="f_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln13_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln28_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="2" slack="0"/>
<pin id="298" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln28_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="2" slack="0"/>
<pin id="305" dir="0" index="2" bw="2" slack="0"/>
<pin id="306" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln28_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln28_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln28_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="2" slack="0"/>
<pin id="322" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln28_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln16_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="2" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln28_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="r_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln35_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln35_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln35_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="0" index="2" bw="2" slack="0"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln35_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shl_ln25_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln35_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="0" index="2" bw="2" slack="0"/>
<pin id="394" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shl_ln26_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln20_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="0" index="1" bw="3" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln20_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mpr_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln23_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln28_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="2" slack="0"/>
<pin id="432" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln28_4_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="2" slack="0"/>
<pin id="439" dir="0" index="2" bw="2" slack="0"/>
<pin id="440" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="j_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="1"/>
<pin id="446" dir="0" index="1" bw="2" slack="0"/>
<pin id="447" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln28_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln28_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="2" slack="1"/>
<pin id="464" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln28_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="mpc_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln28_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="2"/>
<pin id="482" dir="0" index="1" bw="2" slack="1"/>
<pin id="483" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="max_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="32" slack="0"/>
<pin id="488" dir="0" index="3" bw="32" slack="0"/>
<pin id="489" dir="0" index="4" bw="32" slack="0"/>
<pin id="490" dir="0" index="5" bw="2" slack="0"/>
<pin id="491" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="max/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln28_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_6_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="6" slack="0"/>
<pin id="507" dir="0" index="3" bw="6" slack="0"/>
<pin id="508" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln28_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="bitcast_ln28_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_7_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln28_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="icmp_ln28_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln28_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="23" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln28_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln28_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln28_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="23" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln28_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="and_ln28_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="and_ln28_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="max_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln35_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="2"/>
<pin id="593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln35_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="2"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_10_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="4" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln35_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="0" index="1" bw="2" slack="2"/>
<pin id="610" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln35_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="5" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="c_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="2"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln13_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="2"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln13_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="2"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/5 "/>
</bind>
</comp>

<comp id="635" class="1005" name="icmp_ln10_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln10_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="4" slack="0"/>
<pin id="641" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="644" class="1005" name="icmp_ln13_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="2"/>
<pin id="646" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln28_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="zext_ln28_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="1"/>
<pin id="656" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="659" class="1005" name="zext_ln28_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="5" slack="2"/>
<pin id="661" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="select_ln35_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="2" slack="2"/>
<pin id="666" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35 "/>
</bind>
</comp>

<comp id="670" class="1005" name="select_ln35_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="zext_ln35_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="2"/>
<pin id="677" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="680" class="1005" name="select_ln35_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="2"/>
<pin id="682" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="685" class="1005" name="shl_ln26_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="1"/>
<pin id="687" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln26 "/>
</bind>
</comp>

<comp id="690" class="1005" name="icmp_ln20_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="694" class="1005" name="add_ln20_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="0"/>
<pin id="696" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="699" class="1005" name="select_ln28_4_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_4 "/>
</bind>
</comp>

<comp id="705" class="1005" name="conv_1_out_0_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="1"/>
<pin id="707" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="conv_1_out_1_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="1"/>
<pin id="712" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="conv_1_out_2_addr_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="1"/>
<pin id="717" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr "/>
</bind>
</comp>

<comp id="720" class="1005" name="conv_1_out_3_addr_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="1"/>
<pin id="722" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr "/>
</bind>
</comp>

<comp id="725" class="1005" name="mpc_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="730" class="1005" name="max_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="c_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="1"/>
<pin id="737" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="740" class="1005" name="select_ln13_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="92" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="99" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="106" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="113" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="235" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="195" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="161" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="161" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="172" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="183" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="195" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="288" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="172" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="302" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="288" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="264" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="288" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="206" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="294" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="338" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="288" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="206" pin="4"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="338" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="344" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="294" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="364" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="344" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="338" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="318" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="356" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="217" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="217" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="56" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="20" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="228" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="252" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="252" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="422" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="416" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="228" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="428" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="42" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="428" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="120" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="126" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="132" pin="3"/><net_sink comp="484" pin=3"/></net>

<net id="496"><net_src comp="138" pin="3"/><net_sink comp="484" pin=4"/></net>

<net id="497"><net_src comp="480" pin="2"/><net_sink comp="484" pin=5"/></net>

<net id="498"><net_src comp="484" pin="6"/><net_sink comp="259" pin=0"/></net>

<net id="502"><net_src comp="484" pin="6"/><net_sink comp="499" pin=0"/></net>

<net id="509"><net_src comp="78" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="516"><net_src comp="499" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="235" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="78" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="517" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="80" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="82" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="534"><net_src comp="517" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="503" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="84" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="513" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="535" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="521" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="84" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="531" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="86" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="553" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="547" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="259" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="484" pin="6"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="235" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="90" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="44" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="599" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="621"><net_src comp="20" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="179" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="24" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="24" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="270" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="276" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="647"><net_src comp="288" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="652"><net_src comp="302" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="657"><net_src comp="310" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="662"><net_src comp="314" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="667"><net_src comp="356" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="673"><net_src comp="364" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="678"><net_src comp="380" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="683"><net_src comp="390" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="688"><net_src comp="398" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="693"><net_src comp="404" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="410" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="702"><net_src comp="436" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="708"><net_src comp="92" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="713"><net_src comp="99" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="718"><net_src comp="106" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="723"><net_src comp="113" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="728"><net_src comp="474" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="733"><net_src comp="583" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="738"><net_src comp="617" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="743"><net_src comp="628" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="183" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {3 4 }
	Port: max_pool_1 : conv_1_out_1 | {3 4 }
	Port: max_pool_1 : conv_1_out_2 | {3 4 }
	Port: max_pool_1 : conv_1_out_3 | {3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln25 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		zext_ln28 : 3
		zext_ln28_1 : 3
		select_ln28_2 : 1
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_2 : 2
		r : 3
		or_ln35 : 2
		select_ln35 : 2
		select_ln35_1 : 2
		tmp : 3
		zext_ln35 : 4
		shl_ln25_1 : 4
		select_ln35_2 : 4
		shl_ln26 : 3
	State 3
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		mpr : 1
		icmp_ln23 : 1
		select_ln28_3 : 2
		select_ln28_4 : 2
		j : 3
		tmp_s : 4
		zext_ln28_2 : 5
		add_ln28_1 : 6
		zext_ln28_3 : 7
		conv_1_out_0_addr : 8
		conv_1_out_1_addr : 8
		conv_1_out_2_addr : 8
		conv_1_out_3_addr : 8
		conv_1_out_0_load : 9
		conv_1_out_1_load : 9
		conv_1_out_2_load : 9
		conv_1_out_3_load : 9
		mpc : 3
	State 4
		max : 1
		bitcast_ln28 : 2
		tmp_6 : 3
		trunc_ln28 : 3
		tmp_7 : 1
		trunc_ln28_1 : 1
		icmp_ln28 : 4
		icmp_ln28_1 : 4
		or_ln28 : 5
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		and_ln28 : 5
		tmp_8 : 2
		and_ln28_1 : 5
		max_2 : 5
		empty_4 : 1
	State 5
		add_ln35 : 1
		tmp_10_cast : 2
		add_ln35_1 : 3
		zext_ln35_2 : 4
		max_pool_1_out_addr : 5
		store_ln35 : 6
		select_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_276   |    0    |    0    |    13   |
|          |       f_fu_282       |    0    |    0    |    10   |
|          |       r_fu_344       |    0    |    0    |    10   |
|          |    add_ln20_fu_410   |    0    |    0    |    12   |
|          |      mpr_fu_416      |    0    |    0    |    10   |
|          |       j_fu_444       |    0    |    0    |    10   |
|    add   |   add_ln28_1_fu_461  |    0    |    0    |    12   |
|          |      mpc_fu_474      |    0    |    0    |    10   |
|          |    add_ln28_fu_480   |    0    |    0    |    10   |
|          |    add_ln35_fu_594   |    0    |    0    |    12   |
|          |   add_ln35_1_fu_607  |    0    |    0    |    15   |
|          |       c_fu_617       |    0    |    0    |    10   |
|          |   add_ln13_1_fu_622  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_270   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_288   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_332   |    0    |    0    |    8    |
|          |   icmp_ln20_fu_404   |    0    |    0    |    9    |
|   icmp   |   icmp_ln23_fu_422   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_535   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_541  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_553  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_559  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_8_fu_259     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln28_fu_294  |    0    |    0    |    2    |
|          | select_ln28_1_fu_302 |    0    |    0    |    2    |
|          | select_ln28_2_fu_318 |    0    |    0    |    2    |
|          |  select_ln35_fu_356  |    0    |    0    |    2    |
|  select  | select_ln35_1_fu_364 |    0    |    0    |    2    |
|          | select_ln35_2_fu_390 |    0    |    0    |    2    |
|          | select_ln28_3_fu_428 |    0    |    0    |    2    |
|          | select_ln28_4_fu_436 |    0    |    0    |    2    |
|          |     max_2_fu_583     |    0    |    0    |    32   |
|          |  select_ln13_fu_628  |    0    |    0    |    4    |
|----------|----------------------|---------|---------|---------|
|    mux   |      max_fu_484      |    0    |    0    |    21   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_2_fu_338  |    0    |    0    |    2    |
|    and   |    and_ln28_fu_571   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_577  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_350    |    0    |    0    |    2    |
|    or    |    or_ln28_fu_547    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_565   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_326   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln25_fu_264   |    0    |    0    |    0    |
|    shl   |   shl_ln25_1_fu_384  |    0    |    0    |    0    |
|          |    shl_ln26_fu_398   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln28_fu_310   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_314  |    0    |    0    |    0    |
|          |   zext_ln35_fu_380   |    0    |    0    |    0    |
|   zext   |  zext_ln28_2_fu_457  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_466  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_591  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_612  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_372      |    0    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_449     |    0    |    0    |    0    |
|          |  tmp_10_cast_fu_599  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_6_fu_503     |    0    |    0    |    0    |
|          |     tmp_7_fu_521     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln28_fu_513  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_531 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   401   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_639    |    4   |
|     add_ln20_reg_694    |    3   |
|       c_0_reg_202       |    2   |
|        c_reg_735        |    2   |
|conv_1_out_0_addr_reg_705|    3   |
|conv_1_out_1_addr_reg_710|    3   |
|conv_1_out_2_addr_reg_715|    3   |
|conv_1_out_3_addr_reg_720|    3   |
|       f_0_reg_168       |    2   |
|    icmp_ln10_reg_635    |    1   |
|    icmp_ln13_reg_644    |    1   |
|    icmp_ln20_reg_690    |    1   |
| indvar_flatten23_reg_157|    4   |
| indvar_flatten7_reg_179 |    4   |
|  indvar_flatten_reg_213 |    3   |
|      max_1_reg_235      |   32   |
|      max_2_reg_730      |   32   |
|      mpc_0_reg_248      |    2   |
|       mpc_reg_725       |    2   |
|      mpr_0_reg_224      |    2   |
|       r_0_reg_191       |    2   |
|   select_ln13_reg_740   |    4   |
|  select_ln28_1_reg_649  |    2   |
|  select_ln28_4_reg_699  |    2   |
|  select_ln35_1_reg_670  |    2   |
|  select_ln35_2_reg_680  |    2   |
|   select_ln35_reg_664   |    2   |
|     shl_ln26_reg_685    |    2   |
|   zext_ln28_1_reg_659   |    5   |
|    zext_ln28_reg_654    |    4   |
|    zext_ln35_reg_675    |    4   |
+-------------------------+--------+
|          Total          |   140  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_120    |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_126    |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_132    |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_138    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten7_reg_179 |  p0  |   2  |   4  |    8   ||    9    |
|      max_1_reg_235      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   96   ||  7.098  ||    54   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   401  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   54   |
|  Register |    -   |    -   |   140  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   140  |   455  |
+-----------+--------+--------+--------+--------+
