=====
SETUP
3.734
7.667
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
7.667
=====
SETUP
3.734
7.667
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
7.667
=====
SETUP
3.763
7.638
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
7.638
=====
SETUP
3.763
7.638
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
7.638
=====
SETUP
3.763
7.638
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
7.638
=====
SETUP
3.767
7.635
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
7.635
=====
SETUP
3.767
7.635
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
7.635
=====
SETUP
3.950
7.451
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
6.522
7.092
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
7.451
=====
SETUP
4.192
7.209
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.330
4.783
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
5.202
5.757
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
6.660
7.209
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
7.209
=====
SETUP
4.365
7.036
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s9
3.161
3.731
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s10
3.904
4.357
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s5
5.013
5.384
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s3
6.023
6.485
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n231_s1
6.487
7.036
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_1_s1
7.036
=====
SETUP
4.546
6.855
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.560
5.013
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s3
5.419
5.872
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n262_s2
6.285
6.855
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_28_s1
6.855
=====
SETUP
4.574
6.827
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s3
4.963
5.533
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s3
5.536
6.085
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n276_s2
6.257
6.827
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_14_s1
6.827
=====
SETUP
4.669
6.732
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4
4.741
5.194
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s3
5.620
5.991
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n278_s2
6.162
6.732
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_12_s1
6.732
=====
SETUP
4.768
6.633
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4
4.741
5.194
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s3
5.620
6.169
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n267_s2
6.171
6.633
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_23_s1
6.633
=====
SETUP
4.788
6.613
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_0_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1750_s2
2.833
3.350
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s9
3.772
4.143
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s5
5.051
5.600
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s2
5.601
6.063
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n227_s1
6.064
6.613
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_5_s1
6.613
=====
SETUP
4.810
6.591
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s4
4.898
5.269
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s2
5.666
6.128
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n230_s1
6.129
6.591
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_2_s1
6.591
=====
SETUP
4.854
6.547
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.001
3.556
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.009
4.380
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
4.799
5.316
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1279_s0
5.977
6.547
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clr_retrans_cnt_s0
6.547
=====
SETUP
4.867
6.534
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.560
5.013
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s3
5.435
5.984
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s2
5.985
6.534
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_13_s1
6.534
=====
SETUP
5.038
6.363
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s6
3.739
4.256
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s4
5.438
5.900
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1472_s3
5.901
6.363
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_mac_data_reg_1_s1
6.363
=====
SETUP
5.082
6.319
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s3
4.963
5.518
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n272_s2
5.770
6.319
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_18_s1
6.319
=====
SETUP
5.083
6.318
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n277_s5
4.560
5.022
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s3
5.197
5.767
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n273_s2
5.769
6.318
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_17_s1
6.318
=====
SETUP
5.140
6.261
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s5
2.557
3.112
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n286_s3
3.531
4.048
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n283_s6
4.701
5.218
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n280_s2
5.712
6.261
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_10_s1
6.261
=====
SETUP
5.169
6.232
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s5
2.557
3.074
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n284_s3
3.739
4.294
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n290_s4
4.741
5.194
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n285_s2
5.770
6.232
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/crc_reg_5_s1
6.232
=====
SETUP
5.291
6.110
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_3_s1
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s36
3.325
3.880
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s7
4.505
5.075
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s2
5.076
5.646
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n228_s1
5.648
6.110
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/pause_frm_reg_4_s1
6.110
=====
SETUP
5.296
6.105
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1103_s3
3.001
3.556
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1016_s3
4.009
4.380
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_ifg_s32
4.799
5.316
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
6.105
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/n377_s2
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_crc_gen/cnt_1_s1
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1514_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1513_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1512_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_2_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1511_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/gmii_txd_3_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n318_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_0_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n317_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_1_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n315_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_3_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n309_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_9_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n303_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_15_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n301_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_17_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n300_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_18_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n298_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_20_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n297_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_21_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n296_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_22_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n295_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_23_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n291_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_27_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n288_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_30_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n287_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_31_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n286_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_32_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_33_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n285_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_33_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_35_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n283_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_35_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_38_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n280_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_38_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_41_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n277_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_41_s3
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_43_s3
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n275_s3
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_43_s3
1.666
