#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 21 11:16:08 2024
# Process ID: 15472
# Current directory: E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16504 E:\FYP\FPGA_XILINX\Memory_Design\Basic_Memory_Design\Basic_Memory_Design.xpr
# Log file: E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/vivado.log
# Journal file: E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
launch_simulation
source Basic_Memory_Design_Tb.tcl
close_sim
