#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan 16 21:10:28 2024
# Process ID: 12506
# Current directory: /home/petru/Facultate/DSD/DSD_PipelineCore
# Command line: vivado DSD_PipelineCore.xpr
# Log file: /home/petru/Facultate/DSD/DSD_PipelineCore/vivado.log
# Journal file: /home/petru/Facultate/DSD/DSD_PipelineCore/vivado.jou
# Running On: PetruMint, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 12, Host memory: 32742 MB
#-----------------------------------------------------------
start_gui
open_project DSD_PipelineCore.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v w ]
add_files /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dest_addr' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:163]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:173]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:180]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dest_addr' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:163]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:173]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:180]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dest_addr' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:163]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:173]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:180]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:173]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:180]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:173]
ERROR: [VRFC 10-3180] cannot find port 'selected_output' on this module [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:180]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v] -no_script -reset -force -quiet
remove_files  /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/Mux.v
add_files -norecurse /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:46]
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:67]
ERROR: [VRFC 10-8530] module 'dependency_control' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:46]
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:67]
ERROR: [VRFC 10-8530] module 'dependency_control' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:46]
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:67]
ERROR: [VRFC 10-8530] module 'dependency_control' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:45]
ERROR: [VRFC 10-2989] 'dest_addr_writeback' is not declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:66]
ERROR: [VRFC 10-8530] module 'dependency_control' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <writeback_dest_register> not found while processing module instance <dest_addr_reg> [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:248]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:39]
ERROR: [VRFC 10-8530] module 'writeback_dest_register' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <writeback_dest_register> not found while processing module instance <dest_addr_reg> [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:249]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_result is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_result is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_result is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:44]
ERROR: [VRFC 10-8530] module 'writeback_dest_register' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_result is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_result is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_dest_addr is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clocked_result is not permitted, left-hand side should be reg/integer/time/genvar [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:44]
ERROR: [VRFC 10-8530] module 'writeback_dest_register' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v
WARNING: [filemgmt 56-12] File '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_fileset -simset [ get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_algorithm_tb_behav -key {Behavioral:sim_2:Functional:multiply_algorithm_tb} -tclbatch {multiply_algorithm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiply_algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ns
run 10 ns
run all
$finish called at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
$finish called at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
$finish called at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 119
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
$finish called at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_algorithm_tb_behav -key {Behavioral:sim_2:Functional:multiply_algorithm_tb} -tclbatch {multiply_algorithm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiply_algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 119
run all
$finish called at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
$finish called at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 119
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run 10 ns
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run 10 ns
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 116
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 120
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 121
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 47
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" Line 53
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
step
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/glbl.v" Line 62
step
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/glbl.v" Line 63
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 120
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 121
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 47
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" Line 53
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" Line 52
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 41
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 120
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 121
step
Stopped at time : 285 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 47
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} -line 108
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 108
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
Stopped at time : 325 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 119
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 119
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 123
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 123
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 108
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} -line 108
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 117
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 115
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} -line 117
run all
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 115
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 123
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 115 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v' not restored because it is no longer a breakable line.
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
run all
run: Time (s): cpu = 00:01:48 ; elapsed = 00:01:42 . Memory (MB): peak = 13157.512 ; gain = 0.000 ; free physical = 15417 ; free virtual = 40832
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109660 KB (Peak: 162832 KB), Simulation CPU Usage: 50950 ms
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 106
run all
run: Time (s): cpu = 00:01:09 ; elapsed = 00:01:07 . Memory (MB): peak = 13157.512 ; gain = 0.000 ; free physical = 17211 ; free virtual = 40900
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109660 KB (Peak: 162832 KB), Simulation CPU Usage: 53030 ms
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 325 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 106
run 10 ns
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v} 42
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v} -line 42
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v} 43
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 325 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 106
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
run all
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" Line 43
step
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" Line 44
step
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" Line 45
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v} 47
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 325 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 106
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
run all
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" Line 43
run all
Stopped at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" Line 47
step
Stopped at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" Line 45
step
Stopped at time : 345 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" Line 42
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v} -line 47
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/multiply_algorithm_tb/ram}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/multiply_algorithm_tb/cpu/writeback_module}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 325 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 106
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 106
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
run all
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" Line 43
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v} -line 43
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 126
run all
run: Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 13157.512 ; gain = 0.000 ; free physical = 17703 ; free virtual = 40871
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 118
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109660 KB (Peak: 162832 KB), Simulation CPU Usage: 31920 ms
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
run 10 ns
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/multiply_algorithm_tb/cpu/execute_module}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
run all
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
run all
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiply_algorithm_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiply_algorithm_tb_behav -key {Behavioral:sim_2:Functional:multiply_algorithm_tb} -tclbatch {multiply_algorithm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiply_algorithm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiply_algorithm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/multiply_algorithm_tb/cpu/execute_module}} 
run all
Stopped at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} -line 126
run all
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/multiply_algorithm_tb}} 
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
$finish called at time : 335 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 118 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v' not restored because it is no longer a breakable line.
$finish called at time : 385 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
run all
run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 13157.512 ; gain = 0.000 ; free physical = 20223 ; free virtual = 41662
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109660 KB (Peak: 162832 KB), Simulation CPU Usage: 20070 ms
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 119
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 119
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/multiply_algorithm_tb/cpu/reg_file}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 119
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/multiply_algorithm_tb/ram}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 119
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 119
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 119
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
ERROR: [VRFC 10-4982] syntax error near '+' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v:39]
ERROR: [VRFC 10-8530] module 'ram_module' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
ERROR: [VRFC 10-4982] syntax error near '+' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v:39]
ERROR: [VRFC 10-8530] module 'ram_module' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 119 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 127 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v' not restored because it is no longer a breakable line.
$finish called at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 128
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 128
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 13838.062 ; gain = 22.000 ; free physical = 20047 ; free virtual = 41669
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109660 KB (Peak: 162832 KB), Simulation CPU Usage: 13680 ms
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 128
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 120
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 120
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
$finish called at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 128
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v} 128
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_algorithm_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 120
current_fileset -simset [ get_filesets sim_1 ]
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_tb_behav -key {Behavioral:sim_1:Functional:seq_core_tb} -tclbatch {seq_core_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source seq_core_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v} 122
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 122
run 10 ns
$finish called at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 122
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 122
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 122
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 122
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.seq_core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
create_fileset -simset sim_3
file mkdir /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new
set_property SOURCE_SET sources_1 [get_filesets sim_3]
close [ open /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v w ]
add_files -fileset sim_3 /home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v
current_fileset -simset [ get_filesets sim_3 ]
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj seq_core_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'seq_core_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_tb_behav xil_defaultlib.seq_core_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_1/imports/new/seq_core_tb.v" Line 114
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation  -simset sim_3
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'complex_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "complex_tb_behav -key {Behavioral:sim_3:Functional:complex_tb} -tclbatch {complex_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source complex_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'complex_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v} 86
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
ERROR: [VRFC 10-3195] cannot open include file 'macros.v' [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v:2]
INFO: [VRFC 10-311] analyzing module complex_tb
ERROR: [VRFC 10-8530] module 'complex_tb' is ignored due to previous errors [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 86 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v' not restored because it is no longer a breakable line.
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v} 87
run all
$finish called at time : 1125 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 87
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v} -line 87
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v} 118
run all
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 1125 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run all
$finish called at time : 1125 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 1125 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 1125 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'pipeline_flush' is already connected [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:144]
ERROR: [VRFC 10-3633] port 'pipeline_flush' is already connected [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:148]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {/home/petru/Facultate/DSD/DSD_PipelineCore/complex_tb_behav.wcfg}
add_files -fileset sim_3 -norecurse /home/petru/Facultate/DSD/DSD_PipelineCore/complex_tb_behav.wcfg
set_property xsim.view /home/petru/Facultate/DSD/DSD_PipelineCore/complex_tb_behav.wcfg [get_filesets sim_3]
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
cd
cd ..
pwd
/home
cd petru/Facultate/DSD/DSD_PipelineCore/
LS
invalid command name "LS"
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
complex_tb_behav.wcfg
Cpu_PipelineCore.drawio
DSD_PipelineCore.cache
DSD_PipelineCore.hw
DSD_PipelineCore.ip_user_files
DSD_PipelineCore.runs
DSD_PipelineCore.sim
DSD_PipelineCore.srcs
DSD_PipelineCore.xpr
README.md
vivado_40170.backup.jou
vivado_40170.backup.log
vivado_5429.backup.jou
vivado_5429.backup.log
vivado.jou
vivado.log
vivado_pid12506.str
current_fileset
sources_1
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation  -simset sim_3
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'complex_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "complex_tb_behav -key {Behavioral:sim_3:Functional:complex_tb} -tclbatch {complex_tb.tcl} -view {/home/petru/Facultate/DSD/DSD_PipelineCore/complex_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/petru/Facultate/DSD/DSD_PipelineCore/complex_tb_behav.wcfg
source complex_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
INFO: [USF-XSim-96] XSim completed. Design snapshot 'complex_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 15859.492 ; gain = 19.988 ; free physical = 20839 ; free virtual = 41445
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 15913.504 ; gain = 9.973 ; free physical = 20746 ; free virtual = 41418
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 105564 KB (Peak: 162836 KB), Simulation CPU Usage: 10600 ms
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 195 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 895 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 895 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 162
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 163
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run 10 ns
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 163
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 163
run 10 ns
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 163
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 108
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 108
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 125
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run all
Stopped at time : 265 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run all
Stopped at time : 265 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run all
Stopped at time : 375 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
run all
Stopped at time : 495 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 124
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 125
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 124
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 117
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 117
step
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 40
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 117
run all
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 117
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 163
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 116
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 117
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 116
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 162
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 162
run all
run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 16523.680 ; gain = 17.977 ; free physical = 20399 ; free virtual = 41263
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 121
run all
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 121
step
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 124
step
Stopped at time : 215 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 125
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 121
step
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 124
step
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 125
step
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 40
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 162
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 121
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
$finish called at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 162
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 194
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 194
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 194
run all
$finish called at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 194
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 194
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 194
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
current_sim simulation_12
step
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/glbl.v" Line 62
step
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/glbl.v" Line 63
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 120
step
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim/glbl.v" Line 62
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v} 52
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 120
run all
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 52
step
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 43
step
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 59
step
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 60
step
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 58
step
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" Line 49
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj multiply_algorithm_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'multiply_algorithm_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_2/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiply_algorithm_tb_behav xil_defaultlib.multiply_algorithm_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.multiply_algorithm_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiply_algorithm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_2/imports/new/multiply_algorithm_tb.v" Line 120
run all
Stopped at time : 115 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 52
current_sim simulation_15
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 194
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 194
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v} 52
run all
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 52
run 10 ns
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} 125
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 125
step
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 165 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" Line 125
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v} -line 125
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 195
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
run all
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 52
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
step
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 196
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
run 10 ns
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 52
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 118
run all
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
run 10 ns
Stopped at time : 175 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 195
run 10 ns
Stopped at time : 185 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" Line 52
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v} -line 52
run 10 ns
run 10 ns
$finish called at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 118 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v' not restored because it is no longer a breakable line.
$finish called at time : 255 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 127
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
$finish called at time : 255 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 127
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v} 119
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 119
run all
$finish called at time : 245 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 119
run all
$finish called at time : 255 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 127
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 0 fs : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 119
run all
$finish called at time : 255 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 127
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 195
add_bp {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} 194
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 17194.227 ; gain = 30.000 ; free physical = 18750 ; free virtual = 40299
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 109664 KB (Peak: 162836 KB), Simulation CPU Usage: 14860 ms
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 119 in file '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v' not restored because it is no longer a breakable line.
Stopped at time : 205 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" Line 194
remove_bps -file {/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v} -line 194
run all
$finish called at time : 1455 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 1455 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 1455 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 1455 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
relaunch_sim
Command: launch_simulation -step compile -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xvlog --incr --relax -prj complex_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/dependency_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dependency_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/execute_writeback_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_writeback_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/read_execute_pipeline_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_execute_pipeline_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/imports/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
WARNING: [VRFC 10-3248] data object 'wire_dest_addr' is already declared [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
WARNING: [VRFC 10-9364] second declaration of 'wire_dest_addr' is ignored [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/seq_core.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_read
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/stage_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sources_1/new/writeback_dest_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_dest_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v:83]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_3 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'complex_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.sim/sim_3/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot complex_tb_behav xil_defaultlib.complex_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_module
Compiling module xil_defaultlib.stage_fetch
Compiling module xil_defaultlib.stage_read
Compiling module xil_defaultlib.read_execute_pipeline_reg
Compiling module xil_defaultlib.dependency_control
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.stage_execute
Compiling module xil_defaultlib.execute_writeback_pipeline_reg
Compiling module xil_defaultlib.stage_writeback
Compiling module xil_defaultlib.writeback_dest_register
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.ram_module
Compiling module xil_defaultlib.complex_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot complex_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
run all
$finish called at time : 1455 ns : File "/home/petru/Facultate/DSD/DSD_PipelineCore/DSD_PipelineCore.srcs/sim_3/new/complex_tb.v" Line 126
save_wave_config {/home/petru/Facultate/DSD/DSD_PipelineCore/complex_tb_behav.wcfg}
