
Just_Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030d0  080001e0  080001e0  000101e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080032b0  080032b0  000132b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003318  08003318  00013318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003320  08003320  00013320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003324  08003324  00013324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  08003328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000221c  20000014  0800333c  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20002230  0800333c  00022230  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017256  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000278d  00000000  00000000  0003729a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000969e  00000000  00000000  00039a27  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000cf8  00000000  00000000  000430c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d40  00000000  00000000  00043dc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006300  00000000  00000000  00044b00  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000047e6  00000000  00000000  0004ae00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004f5e6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002330  00000000  00000000  0004f664  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000014 	.word	0x20000014
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003298 	.word	0x08003298

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000018 	.word	0x20000018
 800021c:	08003298 	.word	0x08003298

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b97a 	b.w	800052c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	468c      	mov	ip, r1
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	9e08      	ldr	r6, [sp, #32]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d151      	bne.n	8000304 <__udivmoddi4+0xb4>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d96d      	bls.n	8000342 <__udivmoddi4+0xf2>
 8000266:	fab2 fe82 	clz	lr, r2
 800026a:	f1be 0f00 	cmp.w	lr, #0
 800026e:	d00b      	beq.n	8000288 <__udivmoddi4+0x38>
 8000270:	f1ce 0c20 	rsb	ip, lr, #32
 8000274:	fa01 f50e 	lsl.w	r5, r1, lr
 8000278:	fa20 fc0c 	lsr.w	ip, r0, ip
 800027c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000280:	ea4c 0c05 	orr.w	ip, ip, r5
 8000284:	fa00 f40e 	lsl.w	r4, r0, lr
 8000288:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800028c:	0c25      	lsrs	r5, r4, #16
 800028e:	fbbc f8fa 	udiv	r8, ip, sl
 8000292:	fa1f f987 	uxth.w	r9, r7
 8000296:	fb0a cc18 	mls	ip, sl, r8, ip
 800029a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800029e:	fb08 f309 	mul.w	r3, r8, r9
 80002a2:	42ab      	cmp	r3, r5
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x6c>
 80002a6:	19ed      	adds	r5, r5, r7
 80002a8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002ac:	f080 8123 	bcs.w	80004f6 <__udivmoddi4+0x2a6>
 80002b0:	42ab      	cmp	r3, r5
 80002b2:	f240 8120 	bls.w	80004f6 <__udivmoddi4+0x2a6>
 80002b6:	f1a8 0802 	sub.w	r8, r8, #2
 80002ba:	443d      	add	r5, r7
 80002bc:	1aed      	subs	r5, r5, r3
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	fbb5 f0fa 	udiv	r0, r5, sl
 80002c4:	fb0a 5510 	mls	r5, sl, r0, r5
 80002c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002cc:	fb00 f909 	mul.w	r9, r0, r9
 80002d0:	45a1      	cmp	r9, r4
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x98>
 80002d4:	19e4      	adds	r4, r4, r7
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 810a 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80002de:	45a1      	cmp	r9, r4
 80002e0:	f240 8107 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80002e4:	3802      	subs	r0, #2
 80002e6:	443c      	add	r4, r7
 80002e8:	eba4 0409 	sub.w	r4, r4, r9
 80002ec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002f0:	2100      	movs	r1, #0
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d061      	beq.n	80003ba <__udivmoddi4+0x16a>
 80002f6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002fa:	2300      	movs	r3, #0
 80002fc:	6034      	str	r4, [r6, #0]
 80002fe:	6073      	str	r3, [r6, #4]
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	428b      	cmp	r3, r1
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0xc8>
 8000308:	2e00      	cmp	r6, #0
 800030a:	d054      	beq.n	80003b6 <__udivmoddi4+0x166>
 800030c:	2100      	movs	r1, #0
 800030e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	f040 808e 	bne.w	800043e <__udivmoddi4+0x1ee>
 8000322:	42ab      	cmp	r3, r5
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xdc>
 8000326:	4282      	cmp	r2, r0
 8000328:	f200 80fa 	bhi.w	8000520 <__udivmoddi4+0x2d0>
 800032c:	1a84      	subs	r4, r0, r2
 800032e:	eb65 0503 	sbc.w	r5, r5, r3
 8000332:	2001      	movs	r0, #1
 8000334:	46ac      	mov	ip, r5
 8000336:	2e00      	cmp	r6, #0
 8000338:	d03f      	beq.n	80003ba <__udivmoddi4+0x16a>
 800033a:	e886 1010 	stmia.w	r6, {r4, ip}
 800033e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000342:	b912      	cbnz	r2, 800034a <__udivmoddi4+0xfa>
 8000344:	2701      	movs	r7, #1
 8000346:	fbb7 f7f2 	udiv	r7, r7, r2
 800034a:	fab7 fe87 	clz	lr, r7
 800034e:	f1be 0f00 	cmp.w	lr, #0
 8000352:	d134      	bne.n	80003be <__udivmoddi4+0x16e>
 8000354:	1beb      	subs	r3, r5, r7
 8000356:	0c3a      	lsrs	r2, r7, #16
 8000358:	fa1f fc87 	uxth.w	ip, r7
 800035c:	2101      	movs	r1, #1
 800035e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000362:	0c25      	lsrs	r5, r4, #16
 8000364:	fb02 3318 	mls	r3, r2, r8, r3
 8000368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800036c:	fb0c f308 	mul.w	r3, ip, r8
 8000370:	42ab      	cmp	r3, r5
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x134>
 8000374:	19ed      	adds	r5, r5, r7
 8000376:	f108 30ff 	add.w	r0, r8, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x132>
 800037c:	42ab      	cmp	r3, r5
 800037e:	f200 80d1 	bhi.w	8000524 <__udivmoddi4+0x2d4>
 8000382:	4680      	mov	r8, r0
 8000384:	1aed      	subs	r5, r5, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb5 f0f2 	udiv	r0, r5, r2
 800038c:	fb02 5510 	mls	r5, r2, r0, r5
 8000390:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000394:	fb0c fc00 	mul.w	ip, ip, r0
 8000398:	45a4      	cmp	ip, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x15c>
 800039c:	19e4      	adds	r4, r4, r7
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x15a>
 80003a4:	45a4      	cmp	ip, r4
 80003a6:	f200 80b8 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 040c 	sub.w	r4, r4, ip
 80003b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003b4:	e79d      	b.n	80002f2 <__udivmoddi4+0xa2>
 80003b6:	4631      	mov	r1, r6
 80003b8:	4630      	mov	r0, r6
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	f1ce 0420 	rsb	r4, lr, #32
 80003c2:	fa05 f30e 	lsl.w	r3, r5, lr
 80003c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ca:	fa20 f804 	lsr.w	r8, r0, r4
 80003ce:	0c3a      	lsrs	r2, r7, #16
 80003d0:	fa25 f404 	lsr.w	r4, r5, r4
 80003d4:	ea48 0803 	orr.w	r8, r8, r3
 80003d8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003dc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003e0:	fb02 4411 	mls	r4, r2, r1, r4
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ec:	fb01 f30c 	mul.w	r3, r1, ip
 80003f0:	42ab      	cmp	r3, r5
 80003f2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x1bc>
 80003f8:	19ed      	adds	r5, r5, r7
 80003fa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003fe:	f080 808a 	bcs.w	8000516 <__udivmoddi4+0x2c6>
 8000402:	42ab      	cmp	r3, r5
 8000404:	f240 8087 	bls.w	8000516 <__udivmoddi4+0x2c6>
 8000408:	3902      	subs	r1, #2
 800040a:	443d      	add	r5, r7
 800040c:	1aeb      	subs	r3, r5, r3
 800040e:	fa1f f588 	uxth.w	r5, r8
 8000412:	fbb3 f0f2 	udiv	r0, r3, r2
 8000416:	fb02 3310 	mls	r3, r2, r0, r3
 800041a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800041e:	fb00 f30c 	mul.w	r3, r0, ip
 8000422:	42ab      	cmp	r3, r5
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x1e6>
 8000426:	19ed      	adds	r5, r5, r7
 8000428:	f100 38ff 	add.w	r8, r0, #4294967295
 800042c:	d26f      	bcs.n	800050e <__udivmoddi4+0x2be>
 800042e:	42ab      	cmp	r3, r5
 8000430:	d96d      	bls.n	800050e <__udivmoddi4+0x2be>
 8000432:	3802      	subs	r0, #2
 8000434:	443d      	add	r5, r7
 8000436:	1aeb      	subs	r3, r5, r3
 8000438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800043c:	e78f      	b.n	800035e <__udivmoddi4+0x10e>
 800043e:	f1c1 0720 	rsb	r7, r1, #32
 8000442:	fa22 f807 	lsr.w	r8, r2, r7
 8000446:	408b      	lsls	r3, r1
 8000448:	fa05 f401 	lsl.w	r4, r5, r1
 800044c:	ea48 0303 	orr.w	r3, r8, r3
 8000450:	fa20 fe07 	lsr.w	lr, r0, r7
 8000454:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000458:	40fd      	lsrs	r5, r7
 800045a:	ea4e 0e04 	orr.w	lr, lr, r4
 800045e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000462:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000466:	fb0c 5519 	mls	r5, ip, r9, r5
 800046a:	fa1f f883 	uxth.w	r8, r3
 800046e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000472:	fb09 f408 	mul.w	r4, r9, r8
 8000476:	42ac      	cmp	r4, r5
 8000478:	fa02 f201 	lsl.w	r2, r2, r1
 800047c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x244>
 8000482:	18ed      	adds	r5, r5, r3
 8000484:	f109 30ff 	add.w	r0, r9, #4294967295
 8000488:	d243      	bcs.n	8000512 <__udivmoddi4+0x2c2>
 800048a:	42ac      	cmp	r4, r5
 800048c:	d941      	bls.n	8000512 <__udivmoddi4+0x2c2>
 800048e:	f1a9 0902 	sub.w	r9, r9, #2
 8000492:	441d      	add	r5, r3
 8000494:	1b2d      	subs	r5, r5, r4
 8000496:	fa1f fe8e 	uxth.w	lr, lr
 800049a:	fbb5 f0fc 	udiv	r0, r5, ip
 800049e:	fb0c 5510 	mls	r5, ip, r0, r5
 80004a2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004a6:	fb00 f808 	mul.w	r8, r0, r8
 80004aa:	45a0      	cmp	r8, r4
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x26e>
 80004ae:	18e4      	adds	r4, r4, r3
 80004b0:	f100 35ff 	add.w	r5, r0, #4294967295
 80004b4:	d229      	bcs.n	800050a <__udivmoddi4+0x2ba>
 80004b6:	45a0      	cmp	r8, r4
 80004b8:	d927      	bls.n	800050a <__udivmoddi4+0x2ba>
 80004ba:	3802      	subs	r0, #2
 80004bc:	441c      	add	r4, r3
 80004be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c2:	eba4 0408 	sub.w	r4, r4, r8
 80004c6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ca:	454c      	cmp	r4, r9
 80004cc:	46c6      	mov	lr, r8
 80004ce:	464d      	mov	r5, r9
 80004d0:	d315      	bcc.n	80004fe <__udivmoddi4+0x2ae>
 80004d2:	d012      	beq.n	80004fa <__udivmoddi4+0x2aa>
 80004d4:	b156      	cbz	r6, 80004ec <__udivmoddi4+0x29c>
 80004d6:	ebba 030e 	subs.w	r3, sl, lr
 80004da:	eb64 0405 	sbc.w	r4, r4, r5
 80004de:	fa04 f707 	lsl.w	r7, r4, r7
 80004e2:	40cb      	lsrs	r3, r1
 80004e4:	431f      	orrs	r7, r3
 80004e6:	40cc      	lsrs	r4, r1
 80004e8:	6037      	str	r7, [r6, #0]
 80004ea:	6074      	str	r4, [r6, #4]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	4618      	mov	r0, r3
 80004f4:	e6f8      	b.n	80002e8 <__udivmoddi4+0x98>
 80004f6:	4690      	mov	r8, r2
 80004f8:	e6e0      	b.n	80002bc <__udivmoddi4+0x6c>
 80004fa:	45c2      	cmp	sl, r8
 80004fc:	d2ea      	bcs.n	80004d4 <__udivmoddi4+0x284>
 80004fe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000502:	eb69 0503 	sbc.w	r5, r9, r3
 8000506:	3801      	subs	r0, #1
 8000508:	e7e4      	b.n	80004d4 <__udivmoddi4+0x284>
 800050a:	4628      	mov	r0, r5
 800050c:	e7d7      	b.n	80004be <__udivmoddi4+0x26e>
 800050e:	4640      	mov	r0, r8
 8000510:	e791      	b.n	8000436 <__udivmoddi4+0x1e6>
 8000512:	4681      	mov	r9, r0
 8000514:	e7be      	b.n	8000494 <__udivmoddi4+0x244>
 8000516:	4601      	mov	r1, r0
 8000518:	e778      	b.n	800040c <__udivmoddi4+0x1bc>
 800051a:	3802      	subs	r0, #2
 800051c:	443c      	add	r4, r7
 800051e:	e745      	b.n	80003ac <__udivmoddi4+0x15c>
 8000520:	4608      	mov	r0, r1
 8000522:	e708      	b.n	8000336 <__udivmoddi4+0xe6>
 8000524:	f1a8 0802 	sub.w	r8, r8, #2
 8000528:	443d      	add	r5, r7
 800052a:	e72b      	b.n	8000384 <__udivmoddi4+0x134>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b510      	push	{r4, lr}
 8000532:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000534:	4b0e      	ldr	r3, [pc, #56]	; (8000570 <HAL_InitTick+0x40>)
 8000536:	7818      	ldrb	r0, [r3, #0]
 8000538:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000540:	4a0c      	ldr	r2, [pc, #48]	; (8000574 <HAL_InitTick+0x44>)
 8000542:	6810      	ldr	r0, [r2, #0]
 8000544:	fbb0 f0f3 	udiv	r0, r0, r3
 8000548:	f000 fa1c 	bl	8000984 <HAL_SYSTICK_Config>
 800054c:	b968      	cbnz	r0, 800056a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800054e:	2c0f      	cmp	r4, #15
 8000550:	d901      	bls.n	8000556 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000552:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000554:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000556:	2200      	movs	r2, #0
 8000558:	4621      	mov	r1, r4
 800055a:	f04f 30ff 	mov.w	r0, #4294967295
 800055e:	f000 f9d5 	bl	800090c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000562:	4b05      	ldr	r3, [pc, #20]	; (8000578 <HAL_InitTick+0x48>)
 8000564:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000566:	2000      	movs	r0, #0
 8000568:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800056a:	2001      	movs	r0, #1
 800056c:	bd10      	pop	{r4, pc}
 800056e:	bf00      	nop
 8000570:	20000000 	.word	0x20000000
 8000574:	20000008 	.word	0x20000008
 8000578:	20000004 	.word	0x20000004

0800057c <HAL_Init>:
{
 800057c:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800057e:	2003      	movs	r0, #3
 8000580:	f000 f9b2 	bl	80008e8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000584:	2000      	movs	r0, #0
 8000586:	f7ff ffd3 	bl	8000530 <HAL_InitTick>
  HAL_MspInit();
 800058a:	f002 fc59 	bl	8002e40 <HAL_MspInit>
}
 800058e:	2000      	movs	r0, #0
 8000590:	bd08      	pop	{r3, pc}
	...

08000594 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000594:	4a03      	ldr	r2, [pc, #12]	; (80005a4 <HAL_IncTick+0x10>)
 8000596:	6811      	ldr	r1, [r2, #0]
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_IncTick+0x14>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	440b      	add	r3, r1
 800059e:	6013      	str	r3, [r2, #0]
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20000040 	.word	0x20000040
 80005a8:	20000000 	.word	0x20000000

080005ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005ac:	4b01      	ldr	r3, [pc, #4]	; (80005b4 <HAL_GetTick+0x8>)
 80005ae:	6818      	ldr	r0, [r3, #0]
}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	20000040 	.word	0x20000040

080005b8 <ADC_Init>:
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80005b8:	4b49      	ldr	r3, [pc, #292]	; (80006e0 <ADC_Init+0x128>)
 80005ba:	685a      	ldr	r2, [r3, #4]
 80005bc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80005c0:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80005c2:	685a      	ldr	r2, [r3, #4]
 80005c4:	6841      	ldr	r1, [r0, #4]
 80005c6:	430a      	orrs	r2, r1
 80005c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80005ca:	6802      	ldr	r2, [r0, #0]
 80005cc:	6853      	ldr	r3, [r2, #4]
 80005ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005d2:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80005d4:	6802      	ldr	r2, [r0, #0]
 80005d6:	6853      	ldr	r3, [r2, #4]
 80005d8:	6901      	ldr	r1, [r0, #16]
 80005da:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80005de:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80005e0:	6802      	ldr	r2, [r0, #0]
 80005e2:	6853      	ldr	r3, [r2, #4]
 80005e4:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80005e8:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80005ea:	6802      	ldr	r2, [r0, #0]
 80005ec:	6853      	ldr	r3, [r2, #4]
 80005ee:	6881      	ldr	r1, [r0, #8]
 80005f0:	430b      	orrs	r3, r1
 80005f2:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80005f4:	6802      	ldr	r2, [r0, #0]
 80005f6:	6893      	ldr	r3, [r2, #8]
 80005f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80005fc:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80005fe:	6802      	ldr	r2, [r0, #0]
 8000600:	6893      	ldr	r3, [r2, #8]
 8000602:	68c1      	ldr	r1, [r0, #12]
 8000604:	430b      	orrs	r3, r1
 8000606:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000608:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800060a:	4b36      	ldr	r3, [pc, #216]	; (80006e4 <ADC_Init+0x12c>)
 800060c:	429a      	cmp	r2, r3
 800060e:	d049      	beq.n	80006a4 <ADC_Init+0xec>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000610:	6802      	ldr	r2, [r0, #0]
 8000612:	6893      	ldr	r3, [r2, #8]
 8000614:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000618:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800061a:	6802      	ldr	r2, [r0, #0]
 800061c:	6893      	ldr	r3, [r2, #8]
 800061e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8000620:	430b      	orrs	r3, r1
 8000622:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000624:	6802      	ldr	r2, [r0, #0]
 8000626:	6893      	ldr	r3, [r2, #8]
 8000628:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800062c:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800062e:	6802      	ldr	r2, [r0, #0]
 8000630:	6893      	ldr	r3, [r2, #8]
 8000632:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8000634:	430b      	orrs	r3, r1
 8000636:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000638:	6802      	ldr	r2, [r0, #0]
 800063a:	6893      	ldr	r3, [r2, #8]
 800063c:	f023 0302 	bic.w	r3, r3, #2
 8000640:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8000642:	6802      	ldr	r2, [r0, #0]
 8000644:	6893      	ldr	r3, [r2, #8]
 8000646:	6981      	ldr	r1, [r0, #24]
 8000648:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800064c:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800064e:	6a03      	ldr	r3, [r0, #32]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d132      	bne.n	80006ba <ADC_Init+0x102>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000654:	6802      	ldr	r2, [r0, #0]
 8000656:	6853      	ldr	r3, [r2, #4]
 8000658:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800065c:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800065e:	6802      	ldr	r2, [r0, #0]
 8000660:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8000662:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000666:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000668:	6801      	ldr	r1, [r0, #0]
 800066a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800066c:	69c2      	ldr	r2, [r0, #28]
 800066e:	3a01      	subs	r2, #1
 8000670:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8000674:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000676:	6802      	ldr	r2, [r0, #0]
 8000678:	6893      	ldr	r3, [r2, #8]
 800067a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800067e:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000680:	6802      	ldr	r2, [r0, #0]
 8000682:	6893      	ldr	r3, [r2, #8]
 8000684:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8000686:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800068a:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800068c:	6802      	ldr	r2, [r0, #0]
 800068e:	6893      	ldr	r3, [r2, #8]
 8000690:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000694:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000696:	6802      	ldr	r2, [r0, #0]
 8000698:	6893      	ldr	r3, [r2, #8]
 800069a:	6941      	ldr	r1, [r0, #20]
 800069c:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80006a0:	6093      	str	r3, [r2, #8]
 80006a2:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80006a4:	6802      	ldr	r2, [r0, #0]
 80006a6:	6893      	ldr	r3, [r2, #8]
 80006a8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80006ac:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006ae:	6802      	ldr	r2, [r0, #0]
 80006b0:	6893      	ldr	r3, [r2, #8]
 80006b2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80006b6:	6093      	str	r3, [r2, #8]
 80006b8:	e7be      	b.n	8000638 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80006ba:	6802      	ldr	r2, [r0, #0]
 80006bc:	6853      	ldr	r3, [r2, #4]
 80006be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80006c2:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80006c4:	6802      	ldr	r2, [r0, #0]
 80006c6:	6853      	ldr	r3, [r2, #4]
 80006c8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80006cc:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80006ce:	6801      	ldr	r1, [r0, #0]
 80006d0:	684b      	ldr	r3, [r1, #4]
 80006d2:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80006d4:	3a01      	subs	r2, #1
 80006d6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80006da:	604b      	str	r3, [r1, #4]
 80006dc:	e7bf      	b.n	800065e <ADC_Init+0xa6>
 80006de:	bf00      	nop
 80006e0:	40012300 	.word	0x40012300
 80006e4:	0f000001 	.word	0x0f000001

080006e8 <HAL_ADC_Init>:
  if(hadc == NULL)
 80006e8:	b320      	cbz	r0, 8000734 <HAL_ADC_Init+0x4c>
{
 80006ea:	b510      	push	{r4, lr}
 80006ec:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006ee:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80006f0:	b143      	cbz	r3, 8000704 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80006f4:	f013 0f10 	tst.w	r3, #16
 80006f8:	d00a      	beq.n	8000710 <HAL_ADC_Init+0x28>
    tmp_hal_status = HAL_ERROR;
 80006fa:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80006fc:	2300      	movs	r3, #0
 80006fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8000702:	bd10      	pop	{r4, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8000704:	6443      	str	r3, [r0, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8000706:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 800070a:	f002 fb75 	bl	8002df8 <HAL_ADC_MspInit>
 800070e:	e7f0      	b.n	80006f2 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8000710:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <HAL_ADC_Init+0x50>)
 8000714:	4013      	ands	r3, r2
 8000716:	f043 0302 	orr.w	r3, r3, #2
 800071a:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 800071c:	4620      	mov	r0, r4
 800071e:	f7ff ff4b 	bl	80005b8 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8000722:	2000      	movs	r0, #0
 8000724:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000728:	f023 0303 	bic.w	r3, r3, #3
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6423      	str	r3, [r4, #64]	; 0x40
 8000732:	e7e3      	b.n	80006fc <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8000734:	2001      	movs	r0, #1
 8000736:	4770      	bx	lr
 8000738:	ffffeefd 	.word	0xffffeefd

0800073c <HAL_ADC_ConfigChannel>:
{
 800073c:	b430      	push	{r4, r5}
 800073e:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000744:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000748:	2b01      	cmp	r3, #1
 800074a:	f000 80c0 	beq.w	80008ce <HAL_ADC_ConfigChannel+0x192>
 800074e:	2301      	movs	r3, #1
 8000750:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
	if (sConfig->Channel > ADC_CHANNEL_9)
 8000754:	680b      	ldr	r3, [r1, #0]
 8000756:	2b09      	cmp	r3, #9
 8000758:	d922      	bls.n	80007a0 <HAL_ADC_ConfigChannel+0x64>
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800075a:	6805      	ldr	r5, [r0, #0]
 800075c:	68ea      	ldr	r2, [r5, #12]
 800075e:	b29b      	uxth	r3, r3
 8000760:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000764:	3b1e      	subs	r3, #30
 8000766:	2407      	movs	r4, #7
 8000768:	fa04 f303 	lsl.w	r3, r4, r3
 800076c:	ea22 0303 	bic.w	r3, r2, r3
 8000770:	60eb      	str	r3, [r5, #12]
		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000772:	680b      	ldr	r3, [r1, #0]
 8000774:	4a57      	ldr	r2, [pc, #348]	; (80008d4 <HAL_ADC_ConfigChannel+0x198>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d00b      	beq.n	8000792 <HAL_ADC_ConfigChannel+0x56>
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800077a:	6805      	ldr	r5, [r0, #0]
 800077c:	68ea      	ldr	r2, [r5, #12]
 800077e:	688c      	ldr	r4, [r1, #8]
 8000780:	b29b      	uxth	r3, r3
 8000782:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000786:	3b1e      	subs	r3, #30
 8000788:	fa04 f303 	lsl.w	r3, r4, r3
 800078c:	4313      	orrs	r3, r2
 800078e:	60eb      	str	r3, [r5, #12]
 8000790:	e01b      	b.n	80007ca <HAL_ADC_ConfigChannel+0x8e>
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8000792:	6802      	ldr	r2, [r0, #0]
 8000794:	68d3      	ldr	r3, [r2, #12]
 8000796:	688c      	ldr	r4, [r1, #8]
 8000798:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 800079c:	60d3      	str	r3, [r2, #12]
 800079e:	e014      	b.n	80007ca <HAL_ADC_ConfigChannel+0x8e>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80007a0:	6805      	ldr	r5, [r0, #0]
 80007a2:	692a      	ldr	r2, [r5, #16]
 80007a4:	b29b      	uxth	r3, r3
 80007a6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80007aa:	2407      	movs	r4, #7
 80007ac:	fa04 f303 	lsl.w	r3, r4, r3
 80007b0:	ea22 0303 	bic.w	r3, r2, r3
 80007b4:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80007b6:	6805      	ldr	r5, [r0, #0]
 80007b8:	692a      	ldr	r2, [r5, #16]
 80007ba:	688c      	ldr	r4, [r1, #8]
 80007bc:	880b      	ldrh	r3, [r1, #0]
 80007be:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80007c2:	fa04 f303 	lsl.w	r3, r4, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	612b      	str	r3, [r5, #16]
  if (sConfig->Rank < 7)
 80007ca:	684b      	ldr	r3, [r1, #4]
 80007cc:	2b06      	cmp	r3, #6
 80007ce:	d824      	bhi.n	800081a <HAL_ADC_ConfigChannel+0xde>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80007d0:	6805      	ldr	r5, [r0, #0]
 80007d2:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80007d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80007d8:	3b05      	subs	r3, #5
 80007da:	241f      	movs	r4, #31
 80007dc:	fa04 f303 	lsl.w	r3, r4, r3
 80007e0:	ea22 0303 	bic.w	r3, r2, r3
 80007e4:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80007e6:	6805      	ldr	r5, [r0, #0]
 80007e8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80007ea:	684b      	ldr	r3, [r1, #4]
 80007ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80007f0:	3b05      	subs	r3, #5
 80007f2:	880c      	ldrh	r4, [r1, #0]
 80007f4:	fa04 f303 	lsl.w	r3, r4, r3
 80007f8:	4313      	orrs	r3, r2
 80007fa:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80007fc:	6802      	ldr	r2, [r0, #0]
 80007fe:	4b36      	ldr	r3, [pc, #216]	; (80008d8 <HAL_ADC_ConfigChannel+0x19c>)
 8000800:	429a      	cmp	r2, r3
 8000802:	d03a      	beq.n	800087a <HAL_ADC_ConfigChannel+0x13e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000804:	6802      	ldr	r2, [r0, #0]
 8000806:	4b34      	ldr	r3, [pc, #208]	; (80008d8 <HAL_ADC_ConfigChannel+0x19c>)
 8000808:	429a      	cmp	r2, r3
 800080a:	d03f      	beq.n	800088c <HAL_ADC_ConfigChannel+0x150>
  __HAL_UNLOCK(hadc);
 800080c:	2300      	movs	r3, #0
 800080e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000812:	4618      	mov	r0, r3
}
 8000814:	b002      	add	sp, #8
 8000816:	bc30      	pop	{r4, r5}
 8000818:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 800081a:	2b0c      	cmp	r3, #12
 800081c:	d816      	bhi.n	800084c <HAL_ADC_ConfigChannel+0x110>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800081e:	6805      	ldr	r5, [r0, #0]
 8000820:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000822:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000826:	3b23      	subs	r3, #35	; 0x23
 8000828:	241f      	movs	r4, #31
 800082a:	fa04 f303 	lsl.w	r3, r4, r3
 800082e:	ea22 0303 	bic.w	r3, r2, r3
 8000832:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000834:	6805      	ldr	r5, [r0, #0]
 8000836:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000838:	684b      	ldr	r3, [r1, #4]
 800083a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800083e:	3b23      	subs	r3, #35	; 0x23
 8000840:	880c      	ldrh	r4, [r1, #0]
 8000842:	fa04 f303 	lsl.w	r3, r4, r3
 8000846:	4313      	orrs	r3, r2
 8000848:	632b      	str	r3, [r5, #48]	; 0x30
 800084a:	e7d7      	b.n	80007fc <HAL_ADC_ConfigChannel+0xc0>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800084c:	6805      	ldr	r5, [r0, #0]
 800084e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000850:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000854:	3b41      	subs	r3, #65	; 0x41
 8000856:	241f      	movs	r4, #31
 8000858:	fa04 f303 	lsl.w	r3, r4, r3
 800085c:	ea22 0303 	bic.w	r3, r2, r3
 8000860:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000862:	6805      	ldr	r5, [r0, #0]
 8000864:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000866:	684b      	ldr	r3, [r1, #4]
 8000868:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800086c:	3b41      	subs	r3, #65	; 0x41
 800086e:	880c      	ldrh	r4, [r1, #0]
 8000870:	fa04 f303 	lsl.w	r3, r4, r3
 8000874:	4313      	orrs	r3, r2
 8000876:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000878:	e7c0      	b.n	80007fc <HAL_ADC_ConfigChannel+0xc0>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800087a:	680b      	ldr	r3, [r1, #0]
 800087c:	2b12      	cmp	r3, #18
 800087e:	d1c1      	bne.n	8000804 <HAL_ADC_ConfigChannel+0xc8>
    ADC->CCR |= ADC_CCR_VBATE;
 8000880:	4a16      	ldr	r2, [pc, #88]	; (80008dc <HAL_ADC_ConfigChannel+0x1a0>)
 8000882:	6853      	ldr	r3, [r2, #4]
 8000884:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000888:	6053      	str	r3, [r2, #4]
 800088a:	e7bb      	b.n	8000804 <HAL_ADC_ConfigChannel+0xc8>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800088c:	680b      	ldr	r3, [r1, #0]
 800088e:	4a11      	ldr	r2, [pc, #68]	; (80008d4 <HAL_ADC_ConfigChannel+0x198>)
 8000890:	2b11      	cmp	r3, #17
 8000892:	bf18      	it	ne
 8000894:	4293      	cmpne	r3, r2
 8000896:	d1b9      	bne.n	800080c <HAL_ADC_ConfigChannel+0xd0>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8000898:	4a10      	ldr	r2, [pc, #64]	; (80008dc <HAL_ADC_ConfigChannel+0x1a0>)
 800089a:	6853      	ldr	r3, [r2, #4]
 800089c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008a0:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80008a2:	680a      	ldr	r2, [r1, #0]
 80008a4:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <HAL_ADC_ConfigChannel+0x198>)
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d1b0      	bne.n	800080c <HAL_ADC_ConfigChannel+0xd0>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80008aa:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <HAL_ADC_ConfigChannel+0x1a4>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a0d      	ldr	r2, [pc, #52]	; (80008e4 <HAL_ADC_ConfigChannel+0x1a8>)
 80008b0:	fba2 2303 	umull	r2, r3, r2, r3
 80008b4:	0c9b      	lsrs	r3, r3, #18
 80008b6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80008ba:	005a      	lsls	r2, r3, #1
 80008bc:	9201      	str	r2, [sp, #4]
      while(counter != 0)
 80008be:	e002      	b.n	80008c6 <HAL_ADC_ConfigChannel+0x18a>
        counter--;
 80008c0:	9b01      	ldr	r3, [sp, #4]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 80008c6:	9b01      	ldr	r3, [sp, #4]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d1f9      	bne.n	80008c0 <HAL_ADC_ConfigChannel+0x184>
 80008cc:	e79e      	b.n	800080c <HAL_ADC_ConfigChannel+0xd0>
  __HAL_LOCK(hadc);
 80008ce:	2002      	movs	r0, #2
 80008d0:	e7a0      	b.n	8000814 <HAL_ADC_ConfigChannel+0xd8>
 80008d2:	bf00      	nop
 80008d4:	10000012 	.word	0x10000012
 80008d8:	40012000 	.word	0x40012000
 80008dc:	40012300 	.word	0x40012300
 80008e0:	20000008 	.word	0x20000008
 80008e4:	431bde83 	.word	0x431bde83

080008e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008e8:	4906      	ldr	r1, [pc, #24]	; (8000904 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80008ea:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80008f0:	041b      	lsls	r3, r3, #16
 80008f2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80008f4:	0200      	lsls	r0, r0, #8
 80008f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008fa:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80008fc:	4a02      	ldr	r2, [pc, #8]	; (8000908 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80008fe:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000900:	60ca      	str	r2, [r1, #12]
 8000902:	4770      	bx	lr
 8000904:	e000ed00 	.word	0xe000ed00
 8000908:	05fa0000 	.word	0x05fa0000

0800090c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800090c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800090e:	4b14      	ldr	r3, [pc, #80]	; (8000960 <HAL_NVIC_SetPriority+0x54>)
 8000910:	68db      	ldr	r3, [r3, #12]
 8000912:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000916:	f1c3 0407 	rsb	r4, r3, #7
 800091a:	2c04      	cmp	r4, #4
 800091c:	bf28      	it	cs
 800091e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000920:	1d1d      	adds	r5, r3, #4
 8000922:	2d06      	cmp	r5, #6
 8000924:	d913      	bls.n	800094e <HAL_NVIC_SetPriority+0x42>
 8000926:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000928:	2501      	movs	r5, #1
 800092a:	fa05 f404 	lsl.w	r4, r5, r4
 800092e:	3c01      	subs	r4, #1
 8000930:	4021      	ands	r1, r4
 8000932:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	fa05 f303 	lsl.w	r3, r5, r3
 8000938:	3b01      	subs	r3, #1
 800093a:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 800093e:	2800      	cmp	r0, #0
 8000940:	db07      	blt.n	8000952 <HAL_NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000942:	0109      	lsls	r1, r1, #4
 8000944:	b2c9      	uxtb	r1, r1
 8000946:	4b07      	ldr	r3, [pc, #28]	; (8000964 <HAL_NVIC_SetPriority+0x58>)
 8000948:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800094a:	bc30      	pop	{r4, r5}
 800094c:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800094e:	2300      	movs	r3, #0
 8000950:	e7ea      	b.n	8000928 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000952:	f000 000f 	and.w	r0, r0, #15
 8000956:	0109      	lsls	r1, r1, #4
 8000958:	b2c9      	uxtb	r1, r1
 800095a:	4b03      	ldr	r3, [pc, #12]	; (8000968 <HAL_NVIC_SetPriority+0x5c>)
 800095c:	5419      	strb	r1, [r3, r0]
 800095e:	e7f4      	b.n	800094a <HAL_NVIC_SetPriority+0x3e>
 8000960:	e000ed00 	.word	0xe000ed00
 8000964:	e000e400 	.word	0xe000e400
 8000968:	e000ed14 	.word	0xe000ed14

0800096c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800096c:	0942      	lsrs	r2, r0, #5
 800096e:	f000 001f 	and.w	r0, r0, #31
 8000972:	2301      	movs	r3, #1
 8000974:	fa03 f000 	lsl.w	r0, r3, r0
 8000978:	4b01      	ldr	r3, [pc, #4]	; (8000980 <HAL_NVIC_EnableIRQ+0x14>)
 800097a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800097e:	4770      	bx	lr
 8000980:	e000e100 	.word	0xe000e100

08000984 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000984:	3801      	subs	r0, #1
 8000986:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800098a:	d20a      	bcs.n	80009a2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <HAL_SYSTICK_Config+0x24>)
 800098e:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000990:	21f0      	movs	r1, #240	; 0xf0
 8000992:	4a06      	ldr	r2, [pc, #24]	; (80009ac <HAL_SYSTICK_Config+0x28>)
 8000994:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000998:	2000      	movs	r0, #0
 800099a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800099c:	2207      	movs	r2, #7
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80009a2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	e000e010 	.word	0xe000e010
 80009ac:	e000ed00 	.word	0xe000ed00

080009b0 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80009b0:	2804      	cmp	r0, #4
 80009b2:	d005      	beq.n	80009c0 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80009b4:	4a05      	ldr	r2, [pc, #20]	; (80009cc <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80009b6:	6813      	ldr	r3, [r2, #0]
 80009b8:	f023 0304 	bic.w	r3, r3, #4
 80009bc:	6013      	str	r3, [r2, #0]
 80009be:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80009c0:	4a02      	ldr	r2, [pc, #8]	; (80009cc <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80009c2:	6813      	ldr	r3, [r2, #0]
 80009c4:	f043 0304 	orr.w	r3, r3, #4
 80009c8:	6013      	str	r3, [r2, #0]
 80009ca:	4770      	bx	lr
 80009cc:	e000e010 	.word	0xe000e010

080009d0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80009d0:	4770      	bx	lr

080009d2 <HAL_SYSTICK_IRQHandler>:
{
 80009d2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80009d4:	f7ff fffc 	bl	80009d0 <HAL_SYSTICK_Callback>
 80009d8:	bd08      	pop	{r3, pc}

080009da <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80009da:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80009dc:	6805      	ldr	r5, [r0, #0]
 80009de:	682c      	ldr	r4, [r5, #0]
 80009e0:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 80009e4:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80009e6:	6804      	ldr	r4, [r0, #0]
 80009e8:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80009ea:	6883      	ldr	r3, [r0, #8]
 80009ec:	2b40      	cmp	r3, #64	; 0x40
 80009ee:	d005      	beq.n	80009fc <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 80009f0:	6803      	ldr	r3, [r0, #0]
 80009f2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80009f4:	6803      	ldr	r3, [r0, #0]
 80009f6:	60da      	str	r2, [r3, #12]
  }
}
 80009f8:	bc30      	pop	{r4, r5}
 80009fa:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 80009fc:	6803      	ldr	r3, [r0, #0]
 80009fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000a00:	6803      	ldr	r3, [r0, #0]
 8000a02:	60d9      	str	r1, [r3, #12]
 8000a04:	e7f8      	b.n	80009f8 <DMA_SetConfig+0x1e>
	...

08000a08 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000a08:	6802      	ldr	r2, [r0, #0]
 8000a0a:	b2d3      	uxtb	r3, r2
 8000a0c:	3b10      	subs	r3, #16
 8000a0e:	4909      	ldr	r1, [pc, #36]	; (8000a34 <DMA_CalcBaseAndBitshift+0x2c>)
 8000a10:	fba1 1303 	umull	r1, r3, r1, r3
 8000a14:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000a16:	4908      	ldr	r1, [pc, #32]	; (8000a38 <DMA_CalcBaseAndBitshift+0x30>)
 8000a18:	5cc9      	ldrb	r1, [r1, r3]
 8000a1a:	65c1      	str	r1, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d804      	bhi.n	8000a2a <DMA_CalcBaseAndBitshift+0x22>
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000a20:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <DMA_CalcBaseAndBitshift+0x34>)
 8000a22:	4013      	ands	r3, r2
 8000a24:	6583      	str	r3, [r0, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8000a26:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000a28:	4770      	bx	lr
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000a2a:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <DMA_CalcBaseAndBitshift+0x34>)
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	3304      	adds	r3, #4
 8000a30:	6583      	str	r3, [r0, #88]	; 0x58
 8000a32:	e7f8      	b.n	8000a26 <DMA_CalcBaseAndBitshift+0x1e>
 8000a34:	aaaaaaab 	.word	0xaaaaaaab
 8000a38:	080032b0 	.word	0x080032b0
 8000a3c:	fffffc00 	.word	0xfffffc00

08000a40 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000a40:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000a42:	6982      	ldr	r2, [r0, #24]
 8000a44:	b992      	cbnz	r2, 8000a6c <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d00a      	beq.n	8000a60 <DMA_CheckFifoParam+0x20>
 8000a4a:	b11b      	cbz	r3, 8000a54 <DMA_CheckFifoParam+0x14>
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d001      	beq.n	8000a54 <DMA_CheckFifoParam+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 8000a50:	2000      	movs	r0, #0
 8000a52:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000a54:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000a56:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000a5a:	d12c      	bne.n	8000ab6 <DMA_CheckFifoParam+0x76>
  HAL_StatusTypeDef status = HAL_OK;
 8000a5c:	2000      	movs	r0, #0
 8000a5e:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000a60:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000a62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000a66:	d028      	beq.n	8000aba <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8000a68:	2000      	movs	r0, #0
 8000a6a:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000a6c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000a70:	d005      	beq.n	8000a7e <DMA_CheckFifoParam+0x3e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000a72:	2b02      	cmp	r3, #2
 8000a74:	d929      	bls.n	8000aca <DMA_CheckFifoParam+0x8a>
 8000a76:	2b03      	cmp	r3, #3
 8000a78:	d015      	beq.n	8000aa6 <DMA_CheckFifoParam+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	4770      	bx	lr
    switch (tmp)
 8000a7e:	2b03      	cmp	r3, #3
 8000a80:	d803      	bhi.n	8000a8a <DMA_CheckFifoParam+0x4a>
 8000a82:	e8df f003 	tbb	[pc, r3]
 8000a86:	041c      	.short	0x041c
 8000a88:	0a1c      	.short	0x0a1c
  HAL_StatusTypeDef status = HAL_OK;
 8000a8a:	2000      	movs	r0, #0
 8000a8c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000a8e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000a90:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000a94:	d115      	bne.n	8000ac2 <DMA_CheckFifoParam+0x82>
  HAL_StatusTypeDef status = HAL_OK;
 8000a96:	2000      	movs	r0, #0
 8000a98:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000a9a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000a9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000aa0:	d011      	beq.n	8000ac6 <DMA_CheckFifoParam+0x86>
  HAL_StatusTypeDef status = HAL_OK;
 8000aa2:	2000      	movs	r0, #0
 8000aa4:	4770      	bx	lr
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000aa6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000aa8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000aac:	d001      	beq.n	8000ab2 <DMA_CheckFifoParam+0x72>
      {
        status = HAL_ERROR;
 8000aae:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8000ab0:	4770      	bx	lr
  HAL_StatusTypeDef status = HAL_OK;
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	4770      	bx	lr
        status = HAL_ERROR;
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	4770      	bx	lr
        status = HAL_ERROR;
 8000aba:	2001      	movs	r0, #1
 8000abc:	4770      	bx	lr
      status = HAL_ERROR;
 8000abe:	2001      	movs	r0, #1
 8000ac0:	4770      	bx	lr
        status = HAL_ERROR;
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	4770      	bx	lr
        status = HAL_ERROR;
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	4770      	bx	lr
      status = HAL_ERROR;
 8000aca:	2001      	movs	r0, #1
 8000acc:	4770      	bx	lr
	...

08000ad0 <HAL_DMA_Init>:
{
 8000ad0:	b570      	push	{r4, r5, r6, lr}
 8000ad2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000ad4:	f7ff fd6a 	bl	80005ac <HAL_GetTick>
  if(hdma == NULL)
 8000ad8:	2c00      	cmp	r4, #0
 8000ada:	d05d      	beq.n	8000b98 <HAL_DMA_Init+0xc8>
 8000adc:	4605      	mov	r5, r0
  __HAL_UNLOCK(hdma);
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8000aea:	6822      	ldr	r2, [r4, #0]
 8000aec:	6813      	ldr	r3, [r2, #0]
 8000aee:	f023 0301 	bic.w	r3, r3, #1
 8000af2:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000af4:	6823      	ldr	r3, [r4, #0]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	f012 0f01 	tst.w	r2, #1
 8000afc:	d00a      	beq.n	8000b14 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000afe:	f7ff fd55 	bl	80005ac <HAL_GetTick>
 8000b02:	1b40      	subs	r0, r0, r5
 8000b04:	2805      	cmp	r0, #5
 8000b06:	d9f5      	bls.n	8000af4 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b0c:	2003      	movs	r0, #3
 8000b0e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8000b12:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8000b14:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b16:	4921      	ldr	r1, [pc, #132]	; (8000b9c <HAL_DMA_Init+0xcc>)
 8000b18:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b1a:	6862      	ldr	r2, [r4, #4]
 8000b1c:	68a0      	ldr	r0, [r4, #8]
 8000b1e:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b20:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b22:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b24:	6920      	ldr	r0, [r4, #16]
 8000b26:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b28:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b2a:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b2c:	69a0      	ldr	r0, [r4, #24]
 8000b2e:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b30:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b32:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b34:	6a20      	ldr	r0, [r4, #32]
 8000b36:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b38:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b3a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000b3c:	2904      	cmp	r1, #4
 8000b3e:	d016      	beq.n	8000b6e <HAL_DMA_Init+0x9e>
  hdma->Instance->CR = tmp;  
 8000b40:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000b42:	6826      	ldr	r6, [r4, #0]
 8000b44:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000b46:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8000b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000b4c:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b4e:	2b04      	cmp	r3, #4
 8000b50:	d012      	beq.n	8000b78 <HAL_DMA_Init+0xa8>
  hdma->Instance->FCR = tmp;
 8000b52:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000b54:	4620      	mov	r0, r4
 8000b56:	f7ff ff57 	bl	8000a08 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b5a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b5c:	233f      	movs	r3, #63	; 0x3f
 8000b5e:	4093      	lsls	r3, r2
 8000b60:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b62:	2000      	movs	r0, #0
 8000b64:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000b66:	2301      	movs	r3, #1
 8000b68:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8000b6c:	bd70      	pop	{r4, r5, r6, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000b6e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000b70:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000b72:	4301      	orrs	r1, r0
 8000b74:	430a      	orrs	r2, r1
 8000b76:	e7e3      	b.n	8000b40 <HAL_DMA_Init+0x70>
    tmp |= hdma->Init.FIFOThreshold;
 8000b78:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000b7a:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000b7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d0e7      	beq.n	8000b52 <HAL_DMA_Init+0x82>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000b82:	4620      	mov	r0, r4
 8000b84:	f7ff ff5c 	bl	8000a40 <DMA_CheckFifoParam>
 8000b88:	2800      	cmp	r0, #0
 8000b8a:	d0e2      	beq.n	8000b52 <HAL_DMA_Init+0x82>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000b8c:	2340      	movs	r3, #64	; 0x40
 8000b8e:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000b90:	2001      	movs	r0, #1
 8000b92:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8000b96:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000b98:	2001      	movs	r0, #1
}
 8000b9a:	bd70      	pop	{r4, r5, r6, pc}
 8000b9c:	e010803f 	.word	0xe010803f

08000ba0 <HAL_DMA_Start_IT>:
{
 8000ba0:	b538      	push	{r3, r4, r5, lr}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ba2:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8000ba4:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8000ba8:	2c01      	cmp	r4, #1
 8000baa:	d031      	beq.n	8000c10 <HAL_DMA_Start_IT+0x70>
 8000bac:	2401      	movs	r4, #1
 8000bae:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000bb2:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8000bb6:	b2e4      	uxtb	r4, r4
 8000bb8:	2c01      	cmp	r4, #1
 8000bba:	d004      	beq.n	8000bc6 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);	  
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 8000bc2:	2002      	movs	r0, #2
 8000bc4:	bd38      	pop	{r3, r4, r5, pc}
 8000bc6:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000bc8:	2002      	movs	r0, #2
 8000bca:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bce:	2000      	movs	r0, #0
 8000bd0:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	f7ff ff01 	bl	80009da <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000bd8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000bda:	233f      	movs	r3, #63	; 0x3f
 8000bdc:	4093      	lsls	r3, r2
 8000bde:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000be0:	6822      	ldr	r2, [r4, #0]
 8000be2:	6813      	ldr	r3, [r2, #0]
 8000be4:	f043 0316 	orr.w	r3, r3, #22
 8000be8:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8000bea:	6822      	ldr	r2, [r4, #0]
 8000bec:	6953      	ldr	r3, [r2, #20]
 8000bee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bf2:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8000bf4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000bf6:	b123      	cbz	r3, 8000c02 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CR  |= DMA_IT_HT;
 8000bf8:	6822      	ldr	r2, [r4, #0]
 8000bfa:	6813      	ldr	r3, [r2, #0]
 8000bfc:	f043 0308 	orr.w	r3, r3, #8
 8000c00:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000c02:	6822      	ldr	r2, [r4, #0]
 8000c04:	6813      	ldr	r3, [r2, #0]
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hdma);
 8000c10:	2002      	movs	r0, #2
}
 8000c12:	bd38      	pop	{r3, r4, r5, pc}

08000c14 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c14:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	2b02      	cmp	r3, #2
 8000c1c:	d003      	beq.n	8000c26 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c1e:	2380      	movs	r3, #128	; 0x80
 8000c20:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000c22:	2001      	movs	r0, #1
 8000c24:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8000c26:	2305      	movs	r3, #5
 8000c28:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000c2c:	6802      	ldr	r2, [r0, #0]
 8000c2e:	6813      	ldr	r3, [r2, #0]
 8000c30:	f023 0301 	bic.w	r3, r3, #1
 8000c34:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000c36:	2000      	movs	r0, #0
}
 8000c38:	4770      	bx	lr
	...

08000c3c <HAL_DMA_IRQHandler>:
{
 8000c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8000c46:	4b72      	ldr	r3, [pc, #456]	; (8000e10 <HAL_DMA_IRQHandler+0x1d4>)
 8000c48:	681d      	ldr	r5, [r3, #0]
 8000c4a:	4b72      	ldr	r3, [pc, #456]	; (8000e14 <HAL_DMA_IRQHandler+0x1d8>)
 8000c4c:	fba3 3505 	umull	r3, r5, r3, r5
 8000c50:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000c52:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8000c54:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c56:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000c58:	2308      	movs	r3, #8
 8000c5a:	4093      	lsls	r3, r2
 8000c5c:	421e      	tst	r6, r3
 8000c5e:	d010      	beq.n	8000c82 <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000c60:	6803      	ldr	r3, [r0, #0]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	f012 0f04 	tst.w	r2, #4
 8000c68:	d00b      	beq.n	8000c82 <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	f022 0204 	bic.w	r2, r2, #4
 8000c70:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000c72:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8000c74:	2308      	movs	r3, #8
 8000c76:	4093      	lsls	r3, r2
 8000c78:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000c7a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c82:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000c84:	2301      	movs	r3, #1
 8000c86:	4093      	lsls	r3, r2
 8000c88:	421e      	tst	r6, r3
 8000c8a:	d009      	beq.n	8000ca0 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000c8c:	6822      	ldr	r2, [r4, #0]
 8000c8e:	6952      	ldr	r2, [r2, #20]
 8000c90:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000c94:	d004      	beq.n	8000ca0 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000c96:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000c98:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000c9a:	f043 0302 	orr.w	r3, r3, #2
 8000c9e:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000ca0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000ca2:	2304      	movs	r3, #4
 8000ca4:	4093      	lsls	r3, r2
 8000ca6:	421e      	tst	r6, r3
 8000ca8:	d009      	beq.n	8000cbe <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000caa:	6822      	ldr	r2, [r4, #0]
 8000cac:	6812      	ldr	r2, [r2, #0]
 8000cae:	f012 0f02 	tst.w	r2, #2
 8000cb2:	d004      	beq.n	8000cbe <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000cb4:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000cb6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000cb8:	f043 0304 	orr.w	r3, r3, #4
 8000cbc:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000cbe:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000cc0:	2310      	movs	r3, #16
 8000cc2:	4093      	lsls	r3, r2
 8000cc4:	421e      	tst	r6, r3
 8000cc6:	d024      	beq.n	8000d12 <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000cc8:	6822      	ldr	r2, [r4, #0]
 8000cca:	6812      	ldr	r2, [r2, #0]
 8000ccc:	f012 0f08 	tst.w	r2, #8
 8000cd0:	d01f      	beq.n	8000d12 <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000cd2:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000cd4:	6823      	ldr	r3, [r4, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000cdc:	d00d      	beq.n	8000cfa <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8000ce4:	d104      	bne.n	8000cf0 <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8000ce6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ce8:	b19b      	cbz	r3, 8000d12 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8000cea:	4620      	mov	r0, r4
 8000cec:	4798      	blx	r3
 8000cee:	e010      	b.n	8000d12 <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000cf0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000cf2:	b173      	cbz	r3, 8000d12 <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	4798      	blx	r3
 8000cf8:	e00b      	b.n	8000d12 <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000d00:	d103      	bne.n	8000d0a <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d02:	681a      	ldr	r2, [r3, #0]
 8000d04:	f022 0208 	bic.w	r2, r2, #8
 8000d08:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8000d0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d0c:	b10b      	cbz	r3, 8000d12 <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8000d0e:	4620      	mov	r0, r4
 8000d10:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000d12:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000d14:	2320      	movs	r3, #32
 8000d16:	4093      	lsls	r3, r2
 8000d18:	421e      	tst	r6, r3
 8000d1a:	d055      	beq.n	8000dc8 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000d1c:	6822      	ldr	r2, [r4, #0]
 8000d1e:	6812      	ldr	r2, [r2, #0]
 8000d20:	f012 0f10 	tst.w	r2, #16
 8000d24:	d050      	beq.n	8000dc8 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000d26:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000d28:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	2b05      	cmp	r3, #5
 8000d30:	d00e      	beq.n	8000d50 <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d32:	6823      	ldr	r3, [r4, #0]
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8000d3a:	d033      	beq.n	8000da4 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8000d42:	d12a      	bne.n	8000d9a <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8000d44:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d03e      	beq.n	8000dc8 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	4798      	blx	r3
 8000d4e:	e03b      	b.n	8000dc8 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000d50:	6822      	ldr	r2, [r4, #0]
 8000d52:	6813      	ldr	r3, [r2, #0]
 8000d54:	f023 0316 	bic.w	r3, r3, #22
 8000d58:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000d5a:	6822      	ldr	r2, [r4, #0]
 8000d5c:	6953      	ldr	r3, [r2, #20]
 8000d5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d62:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000d64:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d66:	b1a3      	cbz	r3, 8000d92 <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d68:	6822      	ldr	r2, [r4, #0]
 8000d6a:	6813      	ldr	r3, [r2, #0]
 8000d6c:	f023 0308 	bic.w	r3, r3, #8
 8000d70:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d72:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000d74:	233f      	movs	r3, #63	; 0x3f
 8000d76:	4093      	lsls	r3, r2
 8000d78:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8000d80:	2301      	movs	r3, #1
 8000d82:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8000d86:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d03f      	beq.n	8000e0c <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8000d8c:	4620      	mov	r0, r4
 8000d8e:	4798      	blx	r3
 8000d90:	e03c      	b.n	8000e0c <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000d92:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1e7      	bne.n	8000d68 <HAL_DMA_IRQHandler+0x12c>
 8000d98:	e7eb      	b.n	8000d72 <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8000d9a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000d9c:	b1a3      	cbz	r3, 8000dc8 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8000d9e:	4620      	mov	r0, r4
 8000da0:	4798      	blx	r3
 8000da2:	e011      	b.n	8000dc8 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000daa:	d109      	bne.n	8000dc0 <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	f022 0210 	bic.w	r2, r2, #16
 8000db2:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(hdma);
 8000db4:	2300      	movs	r3, #0
 8000db6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8000dc0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000dc2:	b10b      	cbz	r3, 8000dc8 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000dc8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000dca:	b1fb      	cbz	r3, 8000e0c <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000dcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000dce:	f013 0f01 	tst.w	r3, #1
 8000dd2:	d017      	beq.n	8000e04 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8000dd4:	2305      	movs	r3, #5
 8000dd6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8000dda:	6822      	ldr	r2, [r4, #0]
 8000ddc:	6813      	ldr	r3, [r2, #0]
 8000dde:	f023 0301 	bic.w	r3, r3, #1
 8000de2:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8000de4:	9b01      	ldr	r3, [sp, #4]
 8000de6:	3301      	adds	r3, #1
 8000de8:	9301      	str	r3, [sp, #4]
 8000dea:	429d      	cmp	r5, r3
 8000dec:	d304      	bcc.n	8000df8 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000dee:	6823      	ldr	r3, [r4, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f013 0f01 	tst.w	r3, #1
 8000df6:	d1f5      	bne.n	8000de4 <HAL_DMA_IRQHandler+0x1a8>
      __HAL_UNLOCK(hdma);
 8000df8:	2300      	movs	r3, #0
 8000dfa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8000e04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000e06:	b10b      	cbz	r3, 8000e0c <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8000e08:	4620      	mov	r0, r4
 8000e0a:	4798      	blx	r3
}
 8000e0c:	b003      	add	sp, #12
 8000e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e10:	20000008 	.word	0x20000008
 8000e14:	1b4e81b5 	.word	0x1b4e81b5

08000e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e1a:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000e1c:	2400      	movs	r4, #0
 8000e1e:	e037      	b.n	8000e90 <HAL_GPIO_Init+0x78>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e20:	2607      	movs	r6, #7
 8000e22:	e000      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000e24:	2600      	movs	r6, #0
 8000e26:	fa06 f60e 	lsl.w	r6, r6, lr
 8000e2a:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000e2c:	3302      	adds	r3, #2
 8000e2e:	4e66      	ldr	r6, [pc, #408]	; (8000fc8 <HAL_GPIO_Init+0x1b0>)
 8000e30:	f846 2023 	str.w	r2, [r6, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e34:	4b65      	ldr	r3, [pc, #404]	; (8000fcc <HAL_GPIO_Init+0x1b4>)
 8000e36:	681a      	ldr	r2, [r3, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e38:	43eb      	mvns	r3, r5
 8000e3a:	ea02 0603 	and.w	r6, r2, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e3e:	684f      	ldr	r7, [r1, #4]
 8000e40:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8000e44:	d001      	beq.n	8000e4a <HAL_GPIO_Init+0x32>
        {
          temp |= iocurrent;
 8000e46:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->IMR = temp;
 8000e4a:	4a60      	ldr	r2, [pc, #384]	; (8000fcc <HAL_GPIO_Init+0x1b4>)
 8000e4c:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000e4e:	6852      	ldr	r2, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
 8000e50:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e54:	684f      	ldr	r7, [r1, #4]
 8000e56:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8000e5a:	d001      	beq.n	8000e60 <HAL_GPIO_Init+0x48>
        {
          temp |= iocurrent;
 8000e5c:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->EMR = temp;
 8000e60:	4a5a      	ldr	r2, [pc, #360]	; (8000fcc <HAL_GPIO_Init+0x1b4>)
 8000e62:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e64:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000e66:	ea03 0602 	and.w	r6, r3, r2
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e6a:	684f      	ldr	r7, [r1, #4]
 8000e6c:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8000e70:	d001      	beq.n	8000e76 <HAL_GPIO_Init+0x5e>
        {
          temp |= iocurrent;
 8000e72:	ea45 0602 	orr.w	r6, r5, r2
        }
        EXTI->RTSR = temp;
 8000e76:	4a55      	ldr	r2, [pc, #340]	; (8000fcc <HAL_GPIO_Init+0x1b4>)
 8000e78:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000e7a:	68d2      	ldr	r2, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
 8000e7c:	4013      	ands	r3, r2
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e7e:	684e      	ldr	r6, [r1, #4]
 8000e80:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000e84:	d001      	beq.n	8000e8a <HAL_GPIO_Init+0x72>
        {
          temp |= iocurrent;
 8000e86:	ea45 0302 	orr.w	r3, r5, r2
        }
        EXTI->FTSR = temp;
 8000e8a:	4a50      	ldr	r2, [pc, #320]	; (8000fcc <HAL_GPIO_Init+0x1b4>)
 8000e8c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000e8e:	3401      	adds	r4, #1
 8000e90:	2c0f      	cmp	r4, #15
 8000e92:	f200 8097 	bhi.w	8000fc4 <HAL_GPIO_Init+0x1ac>
    ioposition = ((uint32_t)0x01) << position;
 8000e96:	2301      	movs	r3, #1
 8000e98:	40a3      	lsls	r3, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e9a:	680a      	ldr	r2, [r1, #0]
 8000e9c:	ea03 0502 	and.w	r5, r3, r2
    if(iocurrent == ioposition)
 8000ea0:	42ab      	cmp	r3, r5
 8000ea2:	d1f4      	bne.n	8000e8e <HAL_GPIO_Init+0x76>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ea4:	684a      	ldr	r2, [r1, #4]
 8000ea6:	2a12      	cmp	r2, #18
 8000ea8:	bf18      	it	ne
 8000eaa:	2a02      	cmpne	r2, #2
 8000eac:	d112      	bne.n	8000ed4 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3];
 8000eae:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8000eb2:	f10e 0e08 	add.w	lr, lr, #8
 8000eb6:	f850 202e 	ldr.w	r2, [r0, lr, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000eba:	f004 0607 	and.w	r6, r4, #7
 8000ebe:	00b6      	lsls	r6, r6, #2
 8000ec0:	270f      	movs	r7, #15
 8000ec2:	40b7      	lsls	r7, r6
 8000ec4:	ea22 0207 	bic.w	r2, r2, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000ec8:	690f      	ldr	r7, [r1, #16]
 8000eca:	fa07 f606 	lsl.w	r6, r7, r6
 8000ece:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3] = temp;
 8000ed0:	f840 202e 	str.w	r2, [r0, lr, lsl #2]
      temp = GPIOx->MODER;
 8000ed4:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000ed6:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 8000eda:	2203      	movs	r2, #3
 8000edc:	fa02 f20e 	lsl.w	r2, r2, lr
 8000ee0:	43d2      	mvns	r2, r2
 8000ee2:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ee4:	684f      	ldr	r7, [r1, #4]
 8000ee6:	f007 0703 	and.w	r7, r7, #3
 8000eea:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eee:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8000ef0:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ef2:	684e      	ldr	r6, [r1, #4]
 8000ef4:	1e77      	subs	r7, r6, #1
 8000ef6:	2e11      	cmp	r6, #17
 8000ef8:	bf18      	it	ne
 8000efa:	2f01      	cmpne	r7, #1
 8000efc:	d901      	bls.n	8000f02 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000efe:	2e12      	cmp	r6, #18
 8000f00:	d10f      	bne.n	8000f22 <HAL_GPIO_Init+0x10a>
        temp = GPIOx->OSPEEDR; 
 8000f02:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000f04:	4016      	ands	r6, r2
        temp |= (GPIO_Init->Speed << (position * 2));
 8000f06:	68cf      	ldr	r7, [r1, #12]
 8000f08:	fa07 f70e 	lsl.w	r7, r7, lr
 8000f0c:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000f0e:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000f10:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f12:	ea26 0303 	bic.w	r3, r6, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000f16:	684e      	ldr	r6, [r1, #4]
 8000f18:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000f1c:	40a6      	lsls	r6, r4
 8000f1e:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8000f20:	6043      	str	r3, [r0, #4]
      temp = GPIOx->PUPDR;
 8000f22:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000f24:	401a      	ands	r2, r3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000f26:	688b      	ldr	r3, [r1, #8]
 8000f28:	fa03 f30e 	lsl.w	r3, r3, lr
 8000f2c:	431a      	orrs	r2, r3
      GPIOx->PUPDR = temp;
 8000f2e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f30:	684b      	ldr	r3, [r1, #4]
 8000f32:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000f36:	d0aa      	beq.n	8000e8e <HAL_GPIO_Init+0x76>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f38:	4b25      	ldr	r3, [pc, #148]	; (8000fd0 <HAL_GPIO_Init+0x1b8>)
 8000f3a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f40:	645a      	str	r2, [r3, #68]	; 0x44
 8000f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000f4c:	08a3      	lsrs	r3, r4, #2
 8000f4e:	1c9e      	adds	r6, r3, #2
 8000f50:	4a1d      	ldr	r2, [pc, #116]	; (8000fc8 <HAL_GPIO_Init+0x1b0>)
 8000f52:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000f56:	f004 0603 	and.w	r6, r4, #3
 8000f5a:	ea4f 0e86 	mov.w	lr, r6, lsl #2
 8000f5e:	260f      	movs	r6, #15
 8000f60:	fa06 f60e 	lsl.w	r6, r6, lr
 8000f64:	ea22 0206 	bic.w	r2, r2, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000f68:	4f1a      	ldr	r7, [pc, #104]	; (8000fd4 <HAL_GPIO_Init+0x1bc>)
 8000f6a:	42b8      	cmp	r0, r7
 8000f6c:	f43f af5a 	beq.w	8000e24 <HAL_GPIO_Init+0xc>
 8000f70:	4e19      	ldr	r6, [pc, #100]	; (8000fd8 <HAL_GPIO_Init+0x1c0>)
 8000f72:	42b0      	cmp	r0, r6
 8000f74:	d01a      	beq.n	8000fac <HAL_GPIO_Init+0x194>
 8000f76:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f7a:	42b0      	cmp	r0, r6
 8000f7c:	d018      	beq.n	8000fb0 <HAL_GPIO_Init+0x198>
 8000f7e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f82:	42b0      	cmp	r0, r6
 8000f84:	d016      	beq.n	8000fb4 <HAL_GPIO_Init+0x19c>
 8000f86:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f8a:	42b0      	cmp	r0, r6
 8000f8c:	d014      	beq.n	8000fb8 <HAL_GPIO_Init+0x1a0>
 8000f8e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f92:	42b0      	cmp	r0, r6
 8000f94:	d012      	beq.n	8000fbc <HAL_GPIO_Init+0x1a4>
 8000f96:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000f9a:	42b0      	cmp	r0, r6
 8000f9c:	d010      	beq.n	8000fc0 <HAL_GPIO_Init+0x1a8>
 8000f9e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000fa2:	42b0      	cmp	r0, r6
 8000fa4:	f43f af3c 	beq.w	8000e20 <HAL_GPIO_Init+0x8>
 8000fa8:	2608      	movs	r6, #8
 8000faa:	e73c      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000fac:	2601      	movs	r6, #1
 8000fae:	e73a      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000fb0:	2602      	movs	r6, #2
 8000fb2:	e738      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000fb4:	2603      	movs	r6, #3
 8000fb6:	e736      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000fb8:	2604      	movs	r6, #4
 8000fba:	e734      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000fbc:	2605      	movs	r6, #5
 8000fbe:	e732      	b.n	8000e26 <HAL_GPIO_Init+0xe>
 8000fc0:	2606      	movs	r6, #6
 8000fc2:	e730      	b.n	8000e26 <HAL_GPIO_Init+0xe>
      }
    }
  }
}
 8000fc4:	b003      	add	sp, #12
 8000fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fc8:	40013800 	.word	0x40013800
 8000fcc:	40013c00 	.word	0x40013c00
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020000 	.word	0x40020000
 8000fd8:	40020400 	.word	0x40020400

08000fdc <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	f000 81db 	beq.w	8001398 <HAL_RCC_OscConfig+0x3bc>
{
 8000fe2:	b570      	push	{r4, r5, r6, lr}
 8000fe4:	b082      	sub	sp, #8
 8000fe6:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fe8:	6803      	ldr	r3, [r0, #0]
 8000fea:	f013 0f01 	tst.w	r3, #1
 8000fee:	d03a      	beq.n	8001066 <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ff0:	4ba2      	ldr	r3, [pc, #648]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	f003 030c 	and.w	r3, r3, #12
 8000ff8:	2b04      	cmp	r3, #4
 8000ffa:	d02b      	beq.n	8001054 <HAL_RCC_OscConfig+0x78>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ffc:	4b9f      	ldr	r3, [pc, #636]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 030c 	and.w	r3, r3, #12
 8001004:	2b08      	cmp	r3, #8
 8001006:	d020      	beq.n	800104a <HAL_RCC_OscConfig+0x6e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001008:	6863      	ldr	r3, [r4, #4]
 800100a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800100e:	d050      	beq.n	80010b2 <HAL_RCC_OscConfig+0xd6>
 8001010:	2b00      	cmp	r3, #0
 8001012:	d154      	bne.n	80010be <HAL_RCC_OscConfig+0xe2>
 8001014:	4b99      	ldr	r3, [pc, #612]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001024:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001026:	6863      	ldr	r3, [r4, #4]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d05f      	beq.n	80010ec <HAL_RCC_OscConfig+0x110>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800102c:	f7ff fabe 	bl	80005ac <HAL_GetTick>
 8001030:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001032:	4b92      	ldr	r3, [pc, #584]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800103a:	d114      	bne.n	8001066 <HAL_RCC_OscConfig+0x8a>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800103c:	f7ff fab6 	bl	80005ac <HAL_GetTick>
 8001040:	1b40      	subs	r0, r0, r5
 8001042:	2864      	cmp	r0, #100	; 0x64
 8001044:	d9f5      	bls.n	8001032 <HAL_RCC_OscConfig+0x56>
          {
            return HAL_TIMEOUT;
 8001046:	2003      	movs	r0, #3
 8001048:	e1ab      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800104a:	4b8c      	ldr	r3, [pc, #560]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001052:	d0d9      	beq.n	8001008 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001054:	4b89      	ldr	r3, [pc, #548]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800105c:	d003      	beq.n	8001066 <HAL_RCC_OscConfig+0x8a>
 800105e:	6863      	ldr	r3, [r4, #4]
 8001060:	2b00      	cmp	r3, #0
 8001062:	f000 819b 	beq.w	800139c <HAL_RCC_OscConfig+0x3c0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001066:	6823      	ldr	r3, [r4, #0]
 8001068:	f013 0f02 	tst.w	r3, #2
 800106c:	d064      	beq.n	8001138 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800106e:	4b83      	ldr	r3, [pc, #524]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	f013 0f0c 	tst.w	r3, #12
 8001076:	d04d      	beq.n	8001114 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001078:	4b80      	ldr	r3, [pc, #512]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	f003 030c 	and.w	r3, r3, #12
 8001080:	2b08      	cmp	r3, #8
 8001082:	d042      	beq.n	800110a <HAL_RCC_OscConfig+0x12e>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001084:	68e3      	ldr	r3, [r4, #12]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d079      	beq.n	800117e <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800108a:	4a7c      	ldr	r2, [pc, #496]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800108c:	6813      	ldr	r3, [r2, #0]
 800108e:	f043 0301 	orr.w	r3, r3, #1
 8001092:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001094:	f7ff fa8a 	bl	80005ac <HAL_GetTick>
 8001098:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109a:	4b78      	ldr	r3, [pc, #480]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f013 0f02 	tst.w	r3, #2
 80010a2:	d163      	bne.n	800116c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010a4:	f7ff fa82 	bl	80005ac <HAL_GetTick>
 80010a8:	1b40      	subs	r0, r0, r5
 80010aa:	2802      	cmp	r0, #2
 80010ac:	d9f5      	bls.n	800109a <HAL_RCC_OscConfig+0xbe>
          {
            return HAL_TIMEOUT;
 80010ae:	2003      	movs	r0, #3
 80010b0:	e177      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010b2:	4a72      	ldr	r2, [pc, #456]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80010b4:	6813      	ldr	r3, [r2, #0]
 80010b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010ba:	6013      	str	r3, [r2, #0]
 80010bc:	e7b3      	b.n	8001026 <HAL_RCC_OscConfig+0x4a>
 80010be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010c2:	d009      	beq.n	80010d8 <HAL_RCC_OscConfig+0xfc>
 80010c4:	4b6d      	ldr	r3, [pc, #436]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80010cc:	601a      	str	r2, [r3, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	e7a6      	b.n	8001026 <HAL_RCC_OscConfig+0x4a>
 80010d8:	4b68      	ldr	r3, [pc, #416]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	e79c      	b.n	8001026 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 80010ec:	f7ff fa5e 	bl	80005ac <HAL_GetTick>
 80010f0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010f2:	4b62      	ldr	r3, [pc, #392]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80010fa:	d0b4      	beq.n	8001066 <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010fc:	f7ff fa56 	bl	80005ac <HAL_GetTick>
 8001100:	1b40      	subs	r0, r0, r5
 8001102:	2864      	cmp	r0, #100	; 0x64
 8001104:	d9f5      	bls.n	80010f2 <HAL_RCC_OscConfig+0x116>
            return HAL_TIMEOUT;
 8001106:	2003      	movs	r0, #3
 8001108:	e14b      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800110a:	4b5c      	ldr	r3, [pc, #368]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001112:	d1b7      	bne.n	8001084 <HAL_RCC_OscConfig+0xa8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001114:	4b59      	ldr	r3, [pc, #356]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f013 0f02 	tst.w	r3, #2
 800111c:	d004      	beq.n	8001128 <HAL_RCC_OscConfig+0x14c>
 800111e:	68e3      	ldr	r3, [r4, #12]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d001      	beq.n	8001128 <HAL_RCC_OscConfig+0x14c>
        return HAL_ERROR;
 8001124:	2001      	movs	r0, #1
 8001126:	e13c      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001128:	4a54      	ldr	r2, [pc, #336]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800112a:	6813      	ldr	r3, [r2, #0]
 800112c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001130:	6921      	ldr	r1, [r4, #16]
 8001132:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001136:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001138:	6823      	ldr	r3, [r4, #0]
 800113a:	f013 0f08 	tst.w	r3, #8
 800113e:	d046      	beq.n	80011ce <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001140:	6963      	ldr	r3, [r4, #20]
 8001142:	b383      	cbz	r3, 80011a6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001144:	4a4d      	ldr	r2, [pc, #308]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001146:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800114e:	f7ff fa2d 	bl	80005ac <HAL_GetTick>
 8001152:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001154:	4b49      	ldr	r3, [pc, #292]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001156:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001158:	f013 0f02 	tst.w	r3, #2
 800115c:	d137      	bne.n	80011ce <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800115e:	f7ff fa25 	bl	80005ac <HAL_GetTick>
 8001162:	1b40      	subs	r0, r0, r5
 8001164:	2802      	cmp	r0, #2
 8001166:	d9f5      	bls.n	8001154 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 8001168:	2003      	movs	r0, #3
 800116a:	e11a      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800116c:	4a43      	ldr	r2, [pc, #268]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800116e:	6813      	ldr	r3, [r2, #0]
 8001170:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001174:	6921      	ldr	r1, [r4, #16]
 8001176:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	e7dc      	b.n	8001138 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 800117e:	4a3f      	ldr	r2, [pc, #252]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001180:	6813      	ldr	r3, [r2, #0]
 8001182:	f023 0301 	bic.w	r3, r3, #1
 8001186:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001188:	f7ff fa10 	bl	80005ac <HAL_GetTick>
 800118c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800118e:	4b3b      	ldr	r3, [pc, #236]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f013 0f02 	tst.w	r3, #2
 8001196:	d0cf      	beq.n	8001138 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001198:	f7ff fa08 	bl	80005ac <HAL_GetTick>
 800119c:	1b40      	subs	r0, r0, r5
 800119e:	2802      	cmp	r0, #2
 80011a0:	d9f5      	bls.n	800118e <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 80011a2:	2003      	movs	r0, #3
 80011a4:	e0fd      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011a6:	4a35      	ldr	r2, [pc, #212]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80011a8:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011b0:	f7ff f9fc 	bl	80005ac <HAL_GetTick>
 80011b4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b6:	4b31      	ldr	r3, [pc, #196]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80011b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011ba:	f013 0f02 	tst.w	r3, #2
 80011be:	d006      	beq.n	80011ce <HAL_RCC_OscConfig+0x1f2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011c0:	f7ff f9f4 	bl	80005ac <HAL_GetTick>
 80011c4:	1b40      	subs	r0, r0, r5
 80011c6:	2802      	cmp	r0, #2
 80011c8:	d9f5      	bls.n	80011b6 <HAL_RCC_OscConfig+0x1da>
        {
          return HAL_TIMEOUT;
 80011ca:	2003      	movs	r0, #3
 80011cc:	e0e9      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	f013 0f04 	tst.w	r3, #4
 80011d4:	d07e      	beq.n	80012d4 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011d6:	4b29      	ldr	r3, [pc, #164]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011da:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80011de:	d131      	bne.n	8001244 <HAL_RCC_OscConfig+0x268>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80011e0:	4b26      	ldr	r3, [pc, #152]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 80011e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011e8:	641a      	str	r2, [r3, #64]	; 0x40
 80011ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f0:	9301      	str	r3, [sp, #4]
 80011f2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80011f4:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80011f6:	4b22      	ldr	r3, [pc, #136]	; (8001280 <HAL_RCC_OscConfig+0x2a4>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f413 7f80 	tst.w	r3, #256	; 0x100
 80011fe:	d023      	beq.n	8001248 <HAL_RCC_OscConfig+0x26c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001200:	68a3      	ldr	r3, [r4, #8]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d034      	beq.n	8001270 <HAL_RCC_OscConfig+0x294>
 8001206:	2b00      	cmp	r3, #0
 8001208:	d13c      	bne.n	8001284 <HAL_RCC_OscConfig+0x2a8>
 800120a:	4b1c      	ldr	r3, [pc, #112]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800120c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800120e:	f022 0201 	bic.w	r2, r2, #1
 8001212:	671a      	str	r2, [r3, #112]	; 0x70
 8001214:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001216:	f022 0204 	bic.w	r2, r2, #4
 800121a:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800121c:	68a3      	ldr	r3, [r4, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d046      	beq.n	80012b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001222:	f7ff f9c3 	bl	80005ac <HAL_GetTick>
 8001226:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 800122a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800122c:	f013 0f02 	tst.w	r3, #2
 8001230:	d14f      	bne.n	80012d2 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001232:	f7ff f9bb 	bl	80005ac <HAL_GetTick>
 8001236:	1b80      	subs	r0, r0, r6
 8001238:	f241 3388 	movw	r3, #5000	; 0x1388
 800123c:	4298      	cmp	r0, r3
 800123e:	d9f3      	bls.n	8001228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001240:	2003      	movs	r0, #3
 8001242:	e0ae      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
  FlagStatus pwrclkchanged = RESET;
 8001244:	2500      	movs	r5, #0
 8001246:	e7d6      	b.n	80011f6 <HAL_RCC_OscConfig+0x21a>
      PWR->CR1 |= PWR_CR1_DBP;
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <HAL_RCC_OscConfig+0x2a4>)
 800124a:	6813      	ldr	r3, [r2, #0]
 800124c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001250:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001252:	f7ff f9ab 	bl	80005ac <HAL_GetTick>
 8001256:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001258:	4b09      	ldr	r3, [pc, #36]	; (8001280 <HAL_RCC_OscConfig+0x2a4>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001260:	d1ce      	bne.n	8001200 <HAL_RCC_OscConfig+0x224>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001262:	f7ff f9a3 	bl	80005ac <HAL_GetTick>
 8001266:	1b80      	subs	r0, r0, r6
 8001268:	2864      	cmp	r0, #100	; 0x64
 800126a:	d9f5      	bls.n	8001258 <HAL_RCC_OscConfig+0x27c>
          return HAL_TIMEOUT;
 800126c:	2003      	movs	r0, #3
 800126e:	e098      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001270:	4a02      	ldr	r2, [pc, #8]	; (800127c <HAL_RCC_OscConfig+0x2a0>)
 8001272:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	6713      	str	r3, [r2, #112]	; 0x70
 800127a:	e7cf      	b.n	800121c <HAL_RCC_OscConfig+0x240>
 800127c:	40023800 	.word	0x40023800
 8001280:	40007000 	.word	0x40007000
 8001284:	2b05      	cmp	r3, #5
 8001286:	d009      	beq.n	800129c <HAL_RCC_OscConfig+0x2c0>
 8001288:	4b48      	ldr	r3, [pc, #288]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 800128a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800128c:	f022 0201 	bic.w	r2, r2, #1
 8001290:	671a      	str	r2, [r3, #112]	; 0x70
 8001292:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001294:	f022 0204 	bic.w	r2, r2, #4
 8001298:	671a      	str	r2, [r3, #112]	; 0x70
 800129a:	e7bf      	b.n	800121c <HAL_RCC_OscConfig+0x240>
 800129c:	4b43      	ldr	r3, [pc, #268]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 800129e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80012a0:	f042 0204 	orr.w	r2, r2, #4
 80012a4:	671a      	str	r2, [r3, #112]	; 0x70
 80012a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80012a8:	f042 0201 	orr.w	r2, r2, #1
 80012ac:	671a      	str	r2, [r3, #112]	; 0x70
 80012ae:	e7b5      	b.n	800121c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012b0:	f7ff f97c 	bl	80005ac <HAL_GetTick>
 80012b4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012b6:	4b3d      	ldr	r3, [pc, #244]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 80012b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ba:	f013 0f02 	tst.w	r3, #2
 80012be:	d008      	beq.n	80012d2 <HAL_RCC_OscConfig+0x2f6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012c0:	f7ff f974 	bl	80005ac <HAL_GetTick>
 80012c4:	1b80      	subs	r0, r0, r6
 80012c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80012ca:	4298      	cmp	r0, r3
 80012cc:	d9f3      	bls.n	80012b6 <HAL_RCC_OscConfig+0x2da>
        {
          return HAL_TIMEOUT;
 80012ce:	2003      	movs	r0, #3
 80012d0:	e067      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012d2:	b9f5      	cbnz	r5, 8001312 <HAL_RCC_OscConfig+0x336>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012d4:	69a3      	ldr	r3, [r4, #24]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d062      	beq.n	80013a0 <HAL_RCC_OscConfig+0x3c4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012da:	4a34      	ldr	r2, [pc, #208]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 80012dc:	6892      	ldr	r2, [r2, #8]
 80012de:	f002 020c 	and.w	r2, r2, #12
 80012e2:	2a08      	cmp	r2, #8
 80012e4:	d05f      	beq.n	80013a6 <HAL_RCC_OscConfig+0x3ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012e6:	2b02      	cmp	r3, #2
 80012e8:	d019      	beq.n	800131e <HAL_RCC_OscConfig+0x342>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ea:	4a30      	ldr	r2, [pc, #192]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 80012ec:	6813      	ldr	r3, [r2, #0]
 80012ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f4:	f7ff f95a 	bl	80005ac <HAL_GetTick>
 80012f8:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80012fa:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001302:	d047      	beq.n	8001394 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001304:	f7ff f952 	bl	80005ac <HAL_GetTick>
 8001308:	1b00      	subs	r0, r0, r4
 800130a:	2802      	cmp	r0, #2
 800130c:	d9f5      	bls.n	80012fa <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800130e:	2003      	movs	r0, #3
 8001310:	e047      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001312:	4a26      	ldr	r2, [pc, #152]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 8001314:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001316:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800131a:	6413      	str	r3, [r2, #64]	; 0x40
 800131c:	e7da      	b.n	80012d4 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 800131e:	4a23      	ldr	r2, [pc, #140]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 8001320:	6813      	ldr	r3, [r2, #0]
 8001322:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001326:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001328:	f7ff f940 	bl	80005ac <HAL_GetTick>
 800132c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800132e:	4b1f      	ldr	r3, [pc, #124]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001336:	d006      	beq.n	8001346 <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001338:	f7ff f938 	bl	80005ac <HAL_GetTick>
 800133c:	1b40      	subs	r0, r0, r5
 800133e:	2802      	cmp	r0, #2
 8001340:	d9f5      	bls.n	800132e <HAL_RCC_OscConfig+0x352>
            return HAL_TIMEOUT;
 8001342:	2003      	movs	r0, #3
 8001344:	e02d      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001346:	69e3      	ldr	r3, [r4, #28]
 8001348:	6a22      	ldr	r2, [r4, #32]
 800134a:	4313      	orrs	r3, r2
 800134c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800134e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001352:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001354:	0852      	lsrs	r2, r2, #1
 8001356:	3a01      	subs	r2, #1
 8001358:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800135c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800135e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001362:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001366:	4a11      	ldr	r2, [pc, #68]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 8001368:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800136a:	6813      	ldr	r3, [r2, #0]
 800136c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001370:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001372:	f7ff f91b 	bl	80005ac <HAL_GetTick>
 8001376:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <HAL_RCC_OscConfig+0x3d0>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001380:	d106      	bne.n	8001390 <HAL_RCC_OscConfig+0x3b4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001382:	f7ff f913 	bl	80005ac <HAL_GetTick>
 8001386:	1b00      	subs	r0, r0, r4
 8001388:	2802      	cmp	r0, #2
 800138a:	d9f5      	bls.n	8001378 <HAL_RCC_OscConfig+0x39c>
            return HAL_TIMEOUT;
 800138c:	2003      	movs	r0, #3
 800138e:	e008      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001390:	2000      	movs	r0, #0
 8001392:	e006      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
 8001394:	2000      	movs	r0, #0
 8001396:	e004      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
    return HAL_ERROR;
 8001398:	2001      	movs	r0, #1
 800139a:	4770      	bx	lr
        return HAL_ERROR;
 800139c:	2001      	movs	r0, #1
 800139e:	e000      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
  return HAL_OK;
 80013a0:	2000      	movs	r0, #0
}
 80013a2:	b002      	add	sp, #8
 80013a4:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80013a6:	2001      	movs	r0, #1
 80013a8:	e7fb      	b.n	80013a2 <HAL_RCC_OscConfig+0x3c6>
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800

080013b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013b2:	4b25      	ldr	r3, [pc, #148]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 030c 	and.w	r3, r3, #12
 80013ba:	2b04      	cmp	r3, #4
 80013bc:	d041      	beq.n	8001442 <HAL_RCC_GetSysClockFreq+0x92>
 80013be:	2b08      	cmp	r3, #8
 80013c0:	d001      	beq.n	80013c6 <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013c2:	4822      	ldr	r0, [pc, #136]	; (800144c <HAL_RCC_GetSysClockFreq+0x9c>)
 80013c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013c6:	4b20      	ldr	r3, [pc, #128]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80013d4:	d012      	beq.n	80013fc <HAL_RCC_GetSysClockFreq+0x4c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013d6:	4b1c      	ldr	r3, [pc, #112]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 80013d8:	6859      	ldr	r1, [r3, #4]
 80013da:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80013de:	2300      	movs	r3, #0
 80013e0:	481b      	ldr	r0, [pc, #108]	; (8001450 <HAL_RCC_GetSysClockFreq+0xa0>)
 80013e2:	fba1 0100 	umull	r0, r1, r1, r0
 80013e6:	f7fe ff1b 	bl	8000220 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80013ea:	4b17      	ldr	r3, [pc, #92]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80013f2:	3301      	adds	r3, #1
 80013f4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80013f6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80013fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013fc:	4b12      	ldr	r3, [pc, #72]	; (8001448 <HAL_RCC_GetSysClockFreq+0x98>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001404:	461e      	mov	r6, r3
 8001406:	2700      	movs	r7, #0
 8001408:	015c      	lsls	r4, r3, #5
 800140a:	2500      	movs	r5, #0
 800140c:	1ae4      	subs	r4, r4, r3
 800140e:	eb65 0507 	sbc.w	r5, r5, r7
 8001412:	01a9      	lsls	r1, r5, #6
 8001414:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001418:	01a0      	lsls	r0, r4, #6
 800141a:	1b00      	subs	r0, r0, r4
 800141c:	eb61 0105 	sbc.w	r1, r1, r5
 8001420:	00cb      	lsls	r3, r1, #3
 8001422:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001426:	00c4      	lsls	r4, r0, #3
 8001428:	19a0      	adds	r0, r4, r6
 800142a:	eb43 0107 	adc.w	r1, r3, r7
 800142e:	028b      	lsls	r3, r1, #10
 8001430:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001434:	0284      	lsls	r4, r0, #10
 8001436:	4620      	mov	r0, r4
 8001438:	4619      	mov	r1, r3
 800143a:	2300      	movs	r3, #0
 800143c:	f7fe fef0 	bl	8000220 <__aeabi_uldivmod>
 8001440:	e7d3      	b.n	80013ea <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
 8001442:	4803      	ldr	r0, [pc, #12]	; (8001450 <HAL_RCC_GetSysClockFreq+0xa0>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001446:	bf00      	nop
 8001448:	40023800 	.word	0x40023800
 800144c:	00f42400 	.word	0x00f42400
 8001450:	017d7840 	.word	0x017d7840

08001454 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001454:	2800      	cmp	r0, #0
 8001456:	f000 80a2 	beq.w	800159e <HAL_RCC_ClockConfig+0x14a>
{
 800145a:	b570      	push	{r4, r5, r6, lr}
 800145c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800145e:	4b52      	ldr	r3, [pc, #328]	; (80015a8 <HAL_RCC_ClockConfig+0x154>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 030f 	and.w	r3, r3, #15
 8001466:	428b      	cmp	r3, r1
 8001468:	d20c      	bcs.n	8001484 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800146a:	4a4f      	ldr	r2, [pc, #316]	; (80015a8 <HAL_RCC_ClockConfig+0x154>)
 800146c:	6813      	ldr	r3, [r2, #0]
 800146e:	f023 030f 	bic.w	r3, r3, #15
 8001472:	430b      	orrs	r3, r1
 8001474:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001476:	6813      	ldr	r3, [r2, #0]
 8001478:	f003 030f 	and.w	r3, r3, #15
 800147c:	4299      	cmp	r1, r3
 800147e:	d001      	beq.n	8001484 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8001480:	2001      	movs	r0, #1
 8001482:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001484:	6823      	ldr	r3, [r4, #0]
 8001486:	f013 0f02 	tst.w	r3, #2
 800148a:	d017      	beq.n	80014bc <HAL_RCC_ClockConfig+0x68>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800148c:	f013 0f04 	tst.w	r3, #4
 8001490:	d004      	beq.n	800149c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001492:	4a46      	ldr	r2, [pc, #280]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 8001494:	6893      	ldr	r3, [r2, #8]
 8001496:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800149a:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800149c:	6823      	ldr	r3, [r4, #0]
 800149e:	f013 0f08 	tst.w	r3, #8
 80014a2:	d004      	beq.n	80014ae <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014a4:	4a41      	ldr	r2, [pc, #260]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 80014a6:	6893      	ldr	r3, [r2, #8]
 80014a8:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014ac:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014ae:	4a3f      	ldr	r2, [pc, #252]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 80014b0:	6893      	ldr	r3, [r2, #8]
 80014b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80014b6:	68a0      	ldr	r0, [r4, #8]
 80014b8:	4303      	orrs	r3, r0
 80014ba:	6093      	str	r3, [r2, #8]
 80014bc:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014be:	6823      	ldr	r3, [r4, #0]
 80014c0:	f013 0f01 	tst.w	r3, #1
 80014c4:	d031      	beq.n	800152a <HAL_RCC_ClockConfig+0xd6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014c6:	6863      	ldr	r3, [r4, #4]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d020      	beq.n	800150e <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d025      	beq.n	800151c <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d0:	4a36      	ldr	r2, [pc, #216]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 80014d2:	6812      	ldr	r2, [r2, #0]
 80014d4:	f012 0f02 	tst.w	r2, #2
 80014d8:	d063      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014da:	4934      	ldr	r1, [pc, #208]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 80014dc:	688a      	ldr	r2, [r1, #8]
 80014de:	f022 0203 	bic.w	r2, r2, #3
 80014e2:	4313      	orrs	r3, r2
 80014e4:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80014e6:	f7ff f861 	bl	80005ac <HAL_GetTick>
 80014ea:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ec:	4b2f      	ldr	r3, [pc, #188]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f003 030c 	and.w	r3, r3, #12
 80014f4:	6862      	ldr	r2, [r4, #4]
 80014f6:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80014fa:	d016      	beq.n	800152a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014fc:	f7ff f856 	bl	80005ac <HAL_GetTick>
 8001500:	1b80      	subs	r0, r0, r6
 8001502:	f241 3388 	movw	r3, #5000	; 0x1388
 8001506:	4298      	cmp	r0, r3
 8001508:	d9f0      	bls.n	80014ec <HAL_RCC_ClockConfig+0x98>
        return HAL_TIMEOUT;
 800150a:	2003      	movs	r0, #3
 800150c:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150e:	4a27      	ldr	r2, [pc, #156]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 8001510:	6812      	ldr	r2, [r2, #0]
 8001512:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001516:	d1e0      	bne.n	80014da <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001518:	2001      	movs	r0, #1
 800151a:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800151c:	4a23      	ldr	r2, [pc, #140]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 800151e:	6812      	ldr	r2, [r2, #0]
 8001520:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001524:	d1d9      	bne.n	80014da <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001526:	2001      	movs	r0, #1
 8001528:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800152a:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <HAL_RCC_ClockConfig+0x154>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 030f 	and.w	r3, r3, #15
 8001532:	429d      	cmp	r5, r3
 8001534:	d20c      	bcs.n	8001550 <HAL_RCC_ClockConfig+0xfc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001536:	4a1c      	ldr	r2, [pc, #112]	; (80015a8 <HAL_RCC_ClockConfig+0x154>)
 8001538:	6813      	ldr	r3, [r2, #0]
 800153a:	f023 030f 	bic.w	r3, r3, #15
 800153e:	432b      	orrs	r3, r5
 8001540:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001542:	6813      	ldr	r3, [r2, #0]
 8001544:	f003 030f 	and.w	r3, r3, #15
 8001548:	429d      	cmp	r5, r3
 800154a:	d001      	beq.n	8001550 <HAL_RCC_ClockConfig+0xfc>
      return HAL_ERROR;
 800154c:	2001      	movs	r0, #1
}
 800154e:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	f013 0f04 	tst.w	r3, #4
 8001556:	d006      	beq.n	8001566 <HAL_RCC_ClockConfig+0x112>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001558:	4a14      	ldr	r2, [pc, #80]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 800155a:	6893      	ldr	r3, [r2, #8]
 800155c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001560:	68e1      	ldr	r1, [r4, #12]
 8001562:	430b      	orrs	r3, r1
 8001564:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	f013 0f08 	tst.w	r3, #8
 800156c:	d007      	beq.n	800157e <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800156e:	4a0f      	ldr	r2, [pc, #60]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 8001570:	6893      	ldr	r3, [r2, #8]
 8001572:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001576:	6921      	ldr	r1, [r4, #16]
 8001578:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800157c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800157e:	f7ff ff17 	bl	80013b0 <HAL_RCC_GetSysClockFreq>
 8001582:	4b0a      	ldr	r3, [pc, #40]	; (80015ac <HAL_RCC_ClockConfig+0x158>)
 8001584:	689b      	ldr	r3, [r3, #8]
 8001586:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800158a:	4a09      	ldr	r2, [pc, #36]	; (80015b0 <HAL_RCC_ClockConfig+0x15c>)
 800158c:	5cd3      	ldrb	r3, [r2, r3]
 800158e:	40d8      	lsrs	r0, r3
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <HAL_RCC_ClockConfig+0x160>)
 8001592:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001594:	2000      	movs	r0, #0
 8001596:	f7fe ffcb 	bl	8000530 <HAL_InitTick>
  return HAL_OK;
 800159a:	2000      	movs	r0, #0
 800159c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800159e:	2001      	movs	r0, #1
 80015a0:	4770      	bx	lr
        return HAL_ERROR;
 80015a2:	2001      	movs	r0, #1
 80015a4:	bd70      	pop	{r4, r5, r6, pc}
 80015a6:	bf00      	nop
 80015a8:	40023c00 	.word	0x40023c00
 80015ac:	40023800 	.word	0x40023800
 80015b0:	08003300 	.word	0x08003300
 80015b4:	20000008 	.word	0x20000008

080015b8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80015b8:	4b01      	ldr	r3, [pc, #4]	; (80015c0 <HAL_RCC_GetHCLKFreq+0x8>)
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	20000008 	.word	0x20000008

080015c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015c4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80015c6:	f7ff fff7 	bl	80015b8 <HAL_RCC_GetHCLKFreq>
 80015ca:	4b04      	ldr	r3, [pc, #16]	; (80015dc <HAL_RCC_GetPCLK1Freq+0x18>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80015d2:	4a03      	ldr	r2, [pc, #12]	; (80015e0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015d4:	5cd3      	ldrb	r3, [r2, r3]
}
 80015d6:	40d8      	lsrs	r0, r3
 80015d8:	bd08      	pop	{r3, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800
 80015e0:	08003310 	.word	0x08003310

080015e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80015e4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80015e6:	f7ff ffe7 	bl	80015b8 <HAL_RCC_GetHCLKFreq>
 80015ea:	4b04      	ldr	r3, [pc, #16]	; (80015fc <HAL_RCC_GetPCLK2Freq+0x18>)
 80015ec:	689b      	ldr	r3, [r3, #8]
 80015ee:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80015f2:	4a03      	ldr	r2, [pc, #12]	; (8001600 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80015f4:	5cd3      	ldrb	r3, [r2, r3]
}
 80015f6:	40d8      	lsrs	r0, r3
 80015f8:	bd08      	pop	{r3, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800
 8001600:	08003310 	.word	0x08003310

08001604 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001606:	b083      	sub	sp, #12
 8001608:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800160a:	6803      	ldr	r3, [r0, #0]
 800160c:	f013 0f01 	tst.w	r3, #1
 8001610:	d00c      	beq.n	800162c <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001612:	4ba4      	ldr	r3, [pc, #656]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	689a      	ldr	r2, [r3, #8]
 800161e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001620:	430a      	orrs	r2, r1
 8001622:	609a      	str	r2, [r3, #8]
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001624:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001626:	b1c3      	cbz	r3, 800165a <HAL_RCCEx_PeriphCLKConfig+0x56>
  uint32_t plli2sused = 0;
 8001628:	2700      	movs	r7, #0
 800162a:	e000      	b.n	800162e <HAL_RCCEx_PeriphCLKConfig+0x2a>
 800162c:	2700      	movs	r7, #0
      plli2sused = 1; 
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800162e:	6823      	ldr	r3, [r4, #0]
 8001630:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001634:	d015      	beq.n	8001662 <HAL_RCCEx_PeriphCLKConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001636:	4a9b      	ldr	r2, [pc, #620]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001638:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800163c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8001640:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001642:	430b      	orrs	r3, r1
 8001644:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001648:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800164a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800164e:	d006      	beq.n	800165e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001650:	2b00      	cmp	r3, #0
 8001652:	f000 8105 	beq.w	8001860 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  uint32_t pllsaiused = 0;
 8001656:	2500      	movs	r5, #0
 8001658:	e004      	b.n	8001664 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1; 
 800165a:	2701      	movs	r7, #1
 800165c:	e7e7      	b.n	800162e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1; 
 800165e:	2701      	movs	r7, #1
 8001660:	e7f6      	b.n	8001650 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  uint32_t pllsaiused = 0;
 8001662:	2500      	movs	r5, #0
      pllsaiused = 1; 
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800166a:	d00f      	beq.n	800168c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800166c:	4a8d      	ldr	r2, [pc, #564]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800166e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001672:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001676:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001678:	430b      	orrs	r3, r1
 800167a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800167e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001680:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001684:	f000 80ee 	beq.w	8001864 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      plli2sused = 1; 
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001688:	b903      	cbnz	r3, 800168c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      pllsaiused = 1; 
 800168a:	2501      	movs	r5, #1
    }
  }
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800168c:	6823      	ldr	r3, [r4, #0]
 800168e:	f013 0f20 	tst.w	r3, #32
 8001692:	f040 80e9 	bne.w	8001868 <HAL_RCCEx_PeriphCLKConfig+0x264>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001696:	6823      	ldr	r3, [r4, #0]
 8001698:	f013 0f10 	tst.w	r3, #16
 800169c:	d00c      	beq.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800169e:	4b81      	ldr	r3, [pc, #516]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80016a0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80016a4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80016a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80016ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80016b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80016b2:	430a      	orrs	r2, r1
 80016b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80016b8:	6823      	ldr	r3, [r4, #0]
 80016ba:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80016be:	d008      	beq.n	80016d2 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80016c0:	4a78      	ldr	r2, [pc, #480]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80016c2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80016c6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80016ca:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80016cc:	430b      	orrs	r3, r1
 80016ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80016d2:	6823      	ldr	r3, [r4, #0]
 80016d4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80016d8:	d008      	beq.n	80016ec <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80016da:	4a72      	ldr	r2, [pc, #456]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80016dc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80016e0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80016e4:	6e21      	ldr	r1, [r4, #96]	; 0x60
 80016e6:	430b      	orrs	r3, r1
 80016e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80016f2:	d008      	beq.n	8001706 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80016f4:	4a6b      	ldr	r2, [pc, #428]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80016f6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80016fa:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80016fe:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8001700:	430b      	orrs	r3, r1
 8001702:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	f013 0f40 	tst.w	r3, #64	; 0x40
 800170c:	d008      	beq.n	8001720 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800170e:	4a65      	ldr	r2, [pc, #404]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001710:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001714:	f023 0303 	bic.w	r3, r3, #3
 8001718:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800171a:	430b      	orrs	r3, r1
 800171c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001720:	6823      	ldr	r3, [r4, #0]
 8001722:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001726:	d008      	beq.n	800173a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001728:	4a5e      	ldr	r2, [pc, #376]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800172a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800172e:	f023 030c 	bic.w	r3, r3, #12
 8001732:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001734:	430b      	orrs	r3, r1
 8001736:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800173a:	6823      	ldr	r3, [r4, #0]
 800173c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001740:	d008      	beq.n	8001754 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001742:	4a58      	ldr	r2, [pc, #352]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001744:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001748:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800174c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800174e:	430b      	orrs	r3, r1
 8001750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	f413 7f00 	tst.w	r3, #512	; 0x200
 800175a:	d008      	beq.n	800176e <HAL_RCCEx_PeriphCLKConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800175c:	4a51      	ldr	r2, [pc, #324]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800175e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001762:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001766:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001768:	430b      	orrs	r3, r1
 800176a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800176e:	6823      	ldr	r3, [r4, #0]
 8001770:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001774:	d008      	beq.n	8001788 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001776:	4a4b      	ldr	r2, [pc, #300]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001778:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800177c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001780:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8001782:	430b      	orrs	r3, r1
 8001784:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001788:	6823      	ldr	r3, [r4, #0]
 800178a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800178e:	d008      	beq.n	80017a2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001790:	4a44      	ldr	r2, [pc, #272]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001792:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001796:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800179a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800179c:	430b      	orrs	r3, r1
 800179e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80017a2:	6823      	ldr	r3, [r4, #0]
 80017a4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80017a8:	d008      	beq.n	80017bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80017aa:	4a3e      	ldr	r2, [pc, #248]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80017ac:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80017b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017b4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80017b6:	430b      	orrs	r3, r1
 80017b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80017bc:	6823      	ldr	r3, [r4, #0]
 80017be:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80017c2:	d008      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80017c4:	4a37      	ldr	r2, [pc, #220]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80017c6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80017ca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017ce:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80017d0:	430b      	orrs	r3, r1
 80017d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80017d6:	6823      	ldr	r3, [r4, #0]
 80017d8:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80017dc:	d00d      	beq.n	80017fa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80017de:	4a31      	ldr	r2, [pc, #196]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80017e0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80017e4:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80017e8:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80017ea:	430b      	orrs	r3, r1
 80017ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80017f0:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80017f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80017f6:	f000 80a1 	beq.w	800193c <HAL_RCCEx_PeriphCLKConfig+0x338>
      pllsaiused = 1; 
    }
  }
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80017fa:	6823      	ldr	r3, [r4, #0]
 80017fc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001800:	d008      	beq.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001802:	4a28      	ldr	r2, [pc, #160]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001804:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001808:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800180c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800180e:	430b      	orrs	r3, r1
 8001810:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001814:	6823      	ldr	r3, [r4, #0]
 8001816:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800181a:	d008      	beq.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800181c:	4a21      	ldr	r2, [pc, #132]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800181e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001826:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8001828:	430b      	orrs	r3, r1
 800182a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
   
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800182e:	6823      	ldr	r3, [r4, #0]
 8001830:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8001834:	d008      	beq.n	8001848 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001836:	4a1b      	ldr	r2, [pc, #108]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8001838:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800183c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8001840:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8001842:	430b      	orrs	r3, r1
 8001844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001848:	2f00      	cmp	r7, #0
 800184a:	d179      	bne.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001852:	d075      	beq.n	8001940 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001854:	2d00      	cmp	r5, #0
 8001856:	f040 80e4 	bne.w	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800185a:	2000      	movs	r0, #0
}
 800185c:	b003      	add	sp, #12
 800185e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pllsaiused = 1; 
 8001860:	2501      	movs	r5, #1
 8001862:	e6ff      	b.n	8001664 <HAL_RCCEx_PeriphCLKConfig+0x60>
      plli2sused = 1; 
 8001864:	2701      	movs	r7, #1
 8001866:	e70f      	b.n	8001688 <HAL_RCCEx_PeriphCLKConfig+0x84>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001868:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800186a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001870:	641a      	str	r2, [r3, #64]	; 0x40
 8001872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 800187c:	4a0a      	ldr	r2, [pc, #40]	; (80018a8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800187e:	6813      	ldr	r3, [r2, #0]
 8001880:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001884:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001886:	f7fe fe91 	bl	80005ac <HAL_GetTick>
 800188a:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800188c:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001894:	d10a      	bne.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001896:	f7fe fe89 	bl	80005ac <HAL_GetTick>
 800189a:	1b80      	subs	r0, r0, r6
 800189c:	2864      	cmp	r0, #100	; 0x64
 800189e:	d9f5      	bls.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x288>
        return HAL_TIMEOUT;
 80018a0:	2003      	movs	r0, #3
 80018a2:	e7db      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018ac:	4b8e      	ldr	r3, [pc, #568]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80018ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018b0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80018b4:	d015      	beq.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80018b6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80018b8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80018bc:	4293      	cmp	r3, r2
 80018be:	d010      	beq.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018c0:	4b89      	ldr	r3, [pc, #548]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80018c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80018c8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80018ca:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80018ce:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018d0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80018d2:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80018d6:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 80018d8:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80018da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018dc:	f013 0f01 	tst.w	r3, #1
 80018e0:	d112      	bne.n	8001908 <HAL_RCCEx_PeriphCLKConfig+0x304>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80018e4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80018e8:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80018ec:	d01d      	beq.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x326>
 80018ee:	4a7e      	ldr	r2, [pc, #504]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80018f0:	6893      	ldr	r3, [r2, #8]
 80018f2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80018f6:	6093      	str	r3, [r2, #8]
 80018f8:	497b      	ldr	r1, [pc, #492]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80018fa:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80018fc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80018fe:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001902:	4313      	orrs	r3, r2
 8001904:	670b      	str	r3, [r1, #112]	; 0x70
 8001906:	e6c6      	b.n	8001696 <HAL_RCCEx_PeriphCLKConfig+0x92>
        tickstart = HAL_GetTick();
 8001908:	f7fe fe50 	bl	80005ac <HAL_GetTick>
 800190c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800190e:	4b76      	ldr	r3, [pc, #472]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001910:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001912:	f013 0f02 	tst.w	r3, #2
 8001916:	d1e4      	bne.n	80018e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001918:	f7fe fe48 	bl	80005ac <HAL_GetTick>
 800191c:	1b80      	subs	r0, r0, r6
 800191e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001922:	4298      	cmp	r0, r3
 8001924:	d9f3      	bls.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x30a>
            return HAL_TIMEOUT;
 8001926:	2003      	movs	r0, #3
 8001928:	e798      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800192a:	486f      	ldr	r0, [pc, #444]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800192c:	6882      	ldr	r2, [r0, #8]
 800192e:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8001932:	496e      	ldr	r1, [pc, #440]	; (8001aec <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 8001934:	4019      	ands	r1, r3
 8001936:	430a      	orrs	r2, r1
 8001938:	6082      	str	r2, [r0, #8]
 800193a:	e7dd      	b.n	80018f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      pllsaiused = 1; 
 800193c:	2501      	movs	r5, #1
 800193e:	e75c      	b.n	80017fa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_PLLI2S_DISABLE();  
 8001940:	4a69      	ldr	r2, [pc, #420]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001942:	6813      	ldr	r3, [r2, #0]
 8001944:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001948:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800194a:	f7fe fe2f 	bl	80005ac <HAL_GetTick>
 800194e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001950:	4b65      	ldr	r3, [pc, #404]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8001958:	d006      	beq.n	8001968 <HAL_RCCEx_PeriphCLKConfig+0x364>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800195a:	f7fe fe27 	bl	80005ac <HAL_GetTick>
 800195e:	1b80      	subs	r0, r0, r6
 8001960:	2864      	cmp	r0, #100	; 0x64
 8001962:	d9f5      	bls.n	8001950 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        return HAL_TIMEOUT;
 8001964:	2003      	movs	r0, #3
 8001966:	e779      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001968:	6823      	ldr	r3, [r4, #0]
 800196a:	f013 0f01 	tst.w	r3, #1
 800196e:	d00e      	beq.n	800198e <HAL_RCCEx_PeriphCLKConfig+0x38a>
 8001970:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001972:	b963      	cbnz	r3, 800198e <HAL_RCCEx_PeriphCLKConfig+0x38a>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001974:	4a5c      	ldr	r2, [pc, #368]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001976:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800197a:	6861      	ldr	r1, [r4, #4]
 800197c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001980:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001984:	68a1      	ldr	r1, [r4, #8]
 8001986:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800198a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800198e:	6823      	ldr	r3, [r4, #0]
 8001990:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001994:	d003      	beq.n	800199e <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8001996:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001998:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800199c:	d02a      	beq.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 800199e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80019a2:	d003      	beq.n	80019ac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 80019a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80019a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019aa:	d023      	beq.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80019ac:	6823      	ldr	r3, [r4, #0]
 80019ae:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019b2:	d00a      	beq.n	80019ca <HAL_RCCEx_PeriphCLKConfig+0x3c6>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80019b4:	6862      	ldr	r2, [r4, #4]
 80019b6:	68e3      	ldr	r3, [r4, #12]
 80019b8:	061b      	lsls	r3, r3, #24
 80019ba:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80019be:	68a2      	ldr	r2, [r4, #8]
 80019c0:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80019c4:	4a48      	ldr	r2, [pc, #288]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80019c6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80019ca:	4a47      	ldr	r2, [pc, #284]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80019cc:	6813      	ldr	r3, [r2, #0]
 80019ce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80019d2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80019d4:	f7fe fdea 	bl	80005ac <HAL_GetTick>
 80019d8:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80019da:	4b43      	ldr	r3, [pc, #268]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80019e2:	f47f af37 	bne.w	8001854 <HAL_RCCEx_PeriphCLKConfig+0x250>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80019e6:	f7fe fde1 	bl	80005ac <HAL_GetTick>
 80019ea:	1b80      	subs	r0, r0, r6
 80019ec:	2864      	cmp	r0, #100	; 0x64
 80019ee:	d9f4      	bls.n	80019da <HAL_RCCEx_PeriphCLKConfig+0x3d6>
        return HAL_TIMEOUT;
 80019f0:	2003      	movs	r0, #3
 80019f2:	e733      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80019f4:	4a3c      	ldr	r2, [pc, #240]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80019f6:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80019fa:	6860      	ldr	r0, [r4, #4]
 80019fc:	68e3      	ldr	r3, [r4, #12]
 80019fe:	061b      	lsls	r3, r3, #24
 8001a00:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001a04:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8001a08:	430b      	orrs	r3, r1
 8001a0a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8001a0e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001a12:	f023 031f 	bic.w	r3, r3, #31
 8001a16:	69e1      	ldr	r1, [r4, #28]
 8001a18:	3901      	subs	r1, #1
 8001a1a:	430b      	orrs	r3, r1
 8001a1c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001a20:	e7c4      	b.n	80019ac <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    __HAL_RCC_PLLSAI_DISABLE(); 
 8001a22:	4a31      	ldr	r2, [pc, #196]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a24:	6813      	ldr	r3, [r2, #0]
 8001a26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a2a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001a2c:	f7fe fdbe 	bl	80005ac <HAL_GetTick>
 8001a30:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001a32:	4b2d      	ldr	r3, [pc, #180]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001a3a:	d006      	beq.n	8001a4a <HAL_RCCEx_PeriphCLKConfig+0x446>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001a3c:	f7fe fdb6 	bl	80005ac <HAL_GetTick>
 8001a40:	1b40      	subs	r0, r0, r5
 8001a42:	2864      	cmp	r0, #100	; 0x64
 8001a44:	d9f5      	bls.n	8001a32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
        return HAL_TIMEOUT;
 8001a46:	2003      	movs	r0, #3
 8001a48:	e708      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8001a4a:	6823      	ldr	r3, [r4, #0]
 8001a4c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001a50:	d001      	beq.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x452>
 8001a52:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001a54:	b122      	cbz	r2, 8001a60 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8001a56:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001a5a:	d018      	beq.n	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001a5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a5e:	b9b3      	cbnz	r3, 8001a8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001a60:	4a21      	ldr	r2, [pc, #132]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a62:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8001a66:	6921      	ldr	r1, [r4, #16]
 8001a68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a6c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001a70:	6961      	ldr	r1, [r4, #20]
 8001a72:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001a76:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001a7a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001a7e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001a82:	6a21      	ldr	r1, [r4, #32]
 8001a84:	3901      	subs	r1, #1
 8001a86:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a8a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8001a94:	d003      	beq.n	8001a9e <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8001a96:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8001a98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001a9c:	d013      	beq.n	8001ac6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    __HAL_RCC_PLLSAI_ENABLE();
 8001a9e:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001aa0:	6813      	ldr	r3, [r2, #0]
 8001aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001aa8:	f7fe fd80 	bl	80005ac <HAL_GetTick>
 8001aac:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001aae:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001ab6:	d114      	bne.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001ab8:	f7fe fd78 	bl	80005ac <HAL_GetTick>
 8001abc:	1b00      	subs	r0, r0, r4
 8001abe:	2864      	cmp	r0, #100	; 0x64
 8001ac0:	d9f5      	bls.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
        return HAL_TIMEOUT;
 8001ac2:	2003      	movs	r0, #3
 8001ac4:	e6ca      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001ac6:	4908      	ldr	r1, [pc, #32]	; (8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ac8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8001acc:	6920      	ldr	r0, [r4, #16]
 8001ace:	69a3      	ldr	r3, [r4, #24]
 8001ad0:	041b      	lsls	r3, r3, #16
 8001ad2:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001ad6:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
 8001ada:	4313      	orrs	r3, r2
 8001adc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001ae0:	e7dd      	b.n	8001a9e <HAL_RCCEx_PeriphCLKConfig+0x49a>
  return HAL_OK;
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	e6ba      	b.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x258>
 8001ae6:	bf00      	nop
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	0ffffcff 	.word	0x0ffffcff

08001af0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001af0:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001af2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001af4:	6a04      	ldr	r4, [r0, #32]
 8001af6:	f024 0401 	bic.w	r4, r4, #1
 8001afa:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001afc:	6984      	ldr	r4, [r0, #24]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001afe:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);
 8001b02:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b06:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8001b0a:	430b      	orrs	r3, r1
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001b0c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001b0e:	6203      	str	r3, [r0, #32]
}
 8001b10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001b16:	b410      	push	{r4}
uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001b18:	6a03      	ldr	r3, [r0, #32]
 8001b1a:	f023 0310 	bic.w	r3, r3, #16
 8001b1e:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b20:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001b22:	6a03      	ldr	r3, [r0, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001b24:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12);
 8001b28:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001b2c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8001b30:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001b34:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001b36:	6203      	str	r3, [r0, #32]
}
 8001b38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b3c:	4770      	bx	lr

08001b3e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001b3e:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001b44:	f041 0107 	orr.w	r1, r1, #7
 8001b48:	430b      	orrs	r3, r1
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8001b4a:	6083      	str	r3, [r0, #8]
 8001b4c:	4770      	bx	lr

08001b4e <HAL_TIM_PWM_MspInit>:
{
 8001b4e:	4770      	bx	lr

08001b50 <TIM_Base_SetConfig>:
{
 8001b50:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 8001b52:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001b54:	4a47      	ldr	r2, [pc, #284]	; (8001c74 <TIM_Base_SetConfig+0x124>)
 8001b56:	4290      	cmp	r0, r2
 8001b58:	bf14      	ite	ne
 8001b5a:	2200      	movne	r2, #0
 8001b5c:	2201      	moveq	r2, #1
 8001b5e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b62:	bf14      	ite	ne
 8001b64:	4614      	movne	r4, r2
 8001b66:	f042 0401 	orreq.w	r4, r2, #1
 8001b6a:	b9d4      	cbnz	r4, 8001ba2 <TIM_Base_SetConfig+0x52>
 8001b6c:	4d42      	ldr	r5, [pc, #264]	; (8001c78 <TIM_Base_SetConfig+0x128>)
 8001b6e:	42a8      	cmp	r0, r5
 8001b70:	bf14      	ite	ne
 8001b72:	2500      	movne	r5, #0
 8001b74:	2501      	moveq	r5, #1
 8001b76:	4e41      	ldr	r6, [pc, #260]	; (8001c7c <TIM_Base_SetConfig+0x12c>)
 8001b78:	42b0      	cmp	r0, r6
 8001b7a:	d054      	beq.n	8001c26 <TIM_Base_SetConfig+0xd6>
 8001b7c:	2d00      	cmp	r5, #0
 8001b7e:	d152      	bne.n	8001c26 <TIM_Base_SetConfig+0xd6>
 8001b80:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001b84:	f505 3582 	add.w	r5, r5, #66560	; 0x10400
 8001b88:	42a8      	cmp	r0, r5
 8001b8a:	bf14      	ite	ne
 8001b8c:	2500      	movne	r5, #0
 8001b8e:	2501      	moveq	r5, #1
 8001b90:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8001b94:	42b0      	cmp	r0, r6
 8001b96:	d002      	beq.n	8001b9e <TIM_Base_SetConfig+0x4e>
 8001b98:	b90d      	cbnz	r5, 8001b9e <TIM_Base_SetConfig+0x4e>
 8001b9a:	2500      	movs	r5, #0
 8001b9c:	e002      	b.n	8001ba4 <TIM_Base_SetConfig+0x54>
 8001b9e:	2501      	movs	r5, #1
 8001ba0:	e000      	b.n	8001ba4 <TIM_Base_SetConfig+0x54>
 8001ba2:	2501      	movs	r5, #1
 8001ba4:	b11d      	cbz	r5, 8001bae <TIM_Base_SetConfig+0x5e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001baa:	684d      	ldr	r5, [r1, #4]
 8001bac:	432b      	orrs	r3, r5
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001bae:	2c00      	cmp	r4, #0
 8001bb0:	d13d      	bne.n	8001c2e <TIM_Base_SetConfig+0xde>
 8001bb2:	4c31      	ldr	r4, [pc, #196]	; (8001c78 <TIM_Base_SetConfig+0x128>)
 8001bb4:	42a0      	cmp	r0, r4
 8001bb6:	bf14      	ite	ne
 8001bb8:	2400      	movne	r4, #0
 8001bba:	2401      	moveq	r4, #1
 8001bbc:	4d2f      	ldr	r5, [pc, #188]	; (8001c7c <TIM_Base_SetConfig+0x12c>)
 8001bbe:	42a8      	cmp	r0, r5
 8001bc0:	d050      	beq.n	8001c64 <TIM_Base_SetConfig+0x114>
 8001bc2:	2c00      	cmp	r4, #0
 8001bc4:	d14e      	bne.n	8001c64 <TIM_Base_SetConfig+0x114>
 8001bc6:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001bca:	f504 3482 	add.w	r4, r4, #66560	; 0x10400
 8001bce:	42a0      	cmp	r0, r4
 8001bd0:	bf14      	ite	ne
 8001bd2:	2400      	movne	r4, #0
 8001bd4:	2401      	moveq	r4, #1
 8001bd6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001bda:	42a8      	cmp	r0, r5
 8001bdc:	d044      	beq.n	8001c68 <TIM_Base_SetConfig+0x118>
 8001bde:	2c00      	cmp	r4, #0
 8001be0:	d142      	bne.n	8001c68 <TIM_Base_SetConfig+0x118>
 8001be2:	4c27      	ldr	r4, [pc, #156]	; (8001c80 <TIM_Base_SetConfig+0x130>)
 8001be4:	42a0      	cmp	r0, r4
 8001be6:	bf14      	ite	ne
 8001be8:	2400      	movne	r4, #0
 8001bea:	2401      	moveq	r4, #1
 8001bec:	f505 359a 	add.w	r5, r5, #78848	; 0x13400
 8001bf0:	42a8      	cmp	r0, r5
 8001bf2:	d03b      	beq.n	8001c6c <TIM_Base_SetConfig+0x11c>
 8001bf4:	2c00      	cmp	r4, #0
 8001bf6:	d139      	bne.n	8001c6c <TIM_Base_SetConfig+0x11c>
 8001bf8:	4c22      	ldr	r4, [pc, #136]	; (8001c84 <TIM_Base_SetConfig+0x134>)
 8001bfa:	42a0      	cmp	r0, r4
 8001bfc:	bf14      	ite	ne
 8001bfe:	2400      	movne	r4, #0
 8001c00:	2401      	moveq	r4, #1
 8001c02:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001c06:	42a8      	cmp	r0, r5
 8001c08:	d032      	beq.n	8001c70 <TIM_Base_SetConfig+0x120>
 8001c0a:	2c00      	cmp	r4, #0
 8001c0c:	d130      	bne.n	8001c70 <TIM_Base_SetConfig+0x120>
 8001c0e:	4c1e      	ldr	r4, [pc, #120]	; (8001c88 <TIM_Base_SetConfig+0x138>)
 8001c10:	42a0      	cmp	r0, r4
 8001c12:	bf14      	ite	ne
 8001c14:	2400      	movne	r4, #0
 8001c16:	2401      	moveq	r4, #1
 8001c18:	f5a5 3596 	sub.w	r5, r5, #76800	; 0x12c00
 8001c1c:	42a8      	cmp	r0, r5
 8001c1e:	d004      	beq.n	8001c2a <TIM_Base_SetConfig+0xda>
 8001c20:	b91c      	cbnz	r4, 8001c2a <TIM_Base_SetConfig+0xda>
 8001c22:	2400      	movs	r4, #0
 8001c24:	e004      	b.n	8001c30 <TIM_Base_SetConfig+0xe0>
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001c26:	2501      	movs	r5, #1
 8001c28:	e7bc      	b.n	8001ba4 <TIM_Base_SetConfig+0x54>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001c2a:	2401      	movs	r4, #1
 8001c2c:	e000      	b.n	8001c30 <TIM_Base_SetConfig+0xe0>
 8001c2e:	2401      	movs	r4, #1
 8001c30:	b11c      	cbz	r4, 8001c3a <TIM_Base_SetConfig+0xea>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c36:	68cc      	ldr	r4, [r1, #12]
 8001c38:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c3e:	694c      	ldr	r4, [r1, #20]
 8001c40:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8001c42:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c44:	688b      	ldr	r3, [r1, #8]
 8001c46:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001c48:	680b      	ldr	r3, [r1, #0]
 8001c4a:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <TIM_Base_SetConfig+0x13c>)
 8001c4e:	4298      	cmp	r0, r3
 8001c50:	bf08      	it	eq
 8001c52:	f042 0201 	orreq.w	r2, r2, #1
 8001c56:	b10a      	cbz	r2, 8001c5c <TIM_Base_SetConfig+0x10c>
    TIMx->RCR = Structure->RepetitionCounter;
 8001c58:	690b      	ldr	r3, [r1, #16]
 8001c5a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	6143      	str	r3, [r0, #20]
}
 8001c60:	bc70      	pop	{r4, r5, r6}
 8001c62:	4770      	bx	lr
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001c64:	2401      	movs	r4, #1
 8001c66:	e7e3      	b.n	8001c30 <TIM_Base_SetConfig+0xe0>
 8001c68:	2401      	movs	r4, #1
 8001c6a:	e7e1      	b.n	8001c30 <TIM_Base_SetConfig+0xe0>
 8001c6c:	2401      	movs	r4, #1
 8001c6e:	e7df      	b.n	8001c30 <TIM_Base_SetConfig+0xe0>
 8001c70:	2401      	movs	r4, #1
 8001c72:	e7dd      	b.n	8001c30 <TIM_Base_SetConfig+0xe0>
 8001c74:	40010000 	.word	0x40010000
 8001c78:	40000800 	.word	0x40000800
 8001c7c:	40000400 	.word	0x40000400
 8001c80:	40014400 	.word	0x40014400
 8001c84:	40001800 	.word	0x40001800
 8001c88:	40002000 	.word	0x40002000
 8001c8c:	40010400 	.word	0x40010400

08001c90 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8001c90:	b1a8      	cbz	r0, 8001cbe <HAL_TIM_Base_Init+0x2e>
{ 
 8001c92:	b510      	push	{r4, lr}
 8001c94:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8001c96:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001c9a:	b15b      	cbz	r3, 8001cb4 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001ca2:	1d21      	adds	r1, r4, #4
 8001ca4:	6820      	ldr	r0, [r4, #0]
 8001ca6:	f7ff ff53 	bl	8001b50 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001caa:	2301      	movs	r3, #1
 8001cac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001cb4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001cb8:	f001 f888 	bl	8002dcc <HAL_TIM_Base_MspInit>
 8001cbc:	e7ee      	b.n	8001c9c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001cbe:	2001      	movs	r0, #1
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8001cc2:	b1a8      	cbz	r0, 8001cf0 <HAL_TIM_PWM_Init+0x2e>
{
 8001cc4:	b510      	push	{r4, lr}
 8001cc6:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8001cc8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ccc:	b15b      	cbz	r3, 8001ce6 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;  
 8001cce:	2302      	movs	r3, #2
 8001cd0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001cd4:	1d21      	adds	r1, r4, #4
 8001cd6:	6820      	ldr	r0, [r4, #0]
 8001cd8:	f7ff ff3a 	bl	8001b50 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001ce6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001cea:	f7ff ff30 	bl	8001b4e <HAL_TIM_PWM_MspInit>
 8001cee:	e7ee      	b.n	8001cce <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	4770      	bx	lr

08001cf4 <TIM_OC1_SetConfig>:
{
 8001cf4:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001cf6:	6a03      	ldr	r3, [r0, #32]
 8001cf8:	f023 0301 	bic.w	r3, r3, #1
 8001cfc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001cfe:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001d00:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001d02:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001d04:	4a10      	ldr	r2, [pc, #64]	; (8001d48 <TIM_OC1_SetConfig+0x54>)
 8001d06:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 8001d08:	680d      	ldr	r5, [r1, #0]
 8001d0a:	432a      	orrs	r2, r5
  tmpccer &= ~TIM_CCER_CC1P;
 8001d0c:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001d10:	688d      	ldr	r5, [r1, #8]
 8001d12:	432b      	orrs	r3, r5
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001d14:	4d0d      	ldr	r5, [pc, #52]	; (8001d4c <TIM_OC1_SetConfig+0x58>)
 8001d16:	4e0e      	ldr	r6, [pc, #56]	; (8001d50 <TIM_OC1_SetConfig+0x5c>)
 8001d18:	42a8      	cmp	r0, r5
 8001d1a:	bf18      	it	ne
 8001d1c:	42b0      	cmpne	r0, r6
 8001d1e:	d10b      	bne.n	8001d38 <TIM_OC1_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC1NP;
 8001d20:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001d24:	68cd      	ldr	r5, [r1, #12]
 8001d26:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d28:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001d2c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8001d30:	694d      	ldr	r5, [r1, #20]
 8001d32:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8001d34:	698d      	ldr	r5, [r1, #24]
 8001d36:	432c      	orrs	r4, r5
  TIMx->CR2 = tmpcr2;
 8001d38:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001d3a:	6182      	str	r2, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001d3c:	684a      	ldr	r2, [r1, #4]
 8001d3e:	6342      	str	r2, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 8001d40:	6203      	str	r3, [r0, #32]
} 
 8001d42:	bc70      	pop	{r4, r5, r6}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	fffeff8c 	.word	0xfffeff8c
 8001d4c:	40010400 	.word	0x40010400
 8001d50:	40010000 	.word	0x40010000

08001d54 <TIM_OC2_SetConfig>:
{
 8001d54:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d56:	6a03      	ldr	r3, [r0, #32]
 8001d58:	f023 0310 	bic.w	r3, r3, #16
 8001d5c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001d5e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001d60:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001d62:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d64:	4a12      	ldr	r2, [pc, #72]	; (8001db0 <TIM_OC2_SetConfig+0x5c>)
 8001d66:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001d68:	680d      	ldr	r5, [r1, #0]
 8001d6a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8001d6e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4);
 8001d72:	688d      	ldr	r5, [r1, #8]
 8001d74:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001d78:	4d0e      	ldr	r5, [pc, #56]	; (8001db4 <TIM_OC2_SetConfig+0x60>)
 8001d7a:	4e0f      	ldr	r6, [pc, #60]	; (8001db8 <TIM_OC2_SetConfig+0x64>)
 8001d7c:	42a8      	cmp	r0, r5
 8001d7e:	bf18      	it	ne
 8001d80:	42b0      	cmpne	r0, r6
 8001d82:	d10e      	bne.n	8001da2 <TIM_OC2_SetConfig+0x4e>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8001d88:	68cd      	ldr	r5, [r1, #12]
 8001d8a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001d8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d92:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001d96:	694d      	ldr	r5, [r1, #20]
 8001d98:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001d9c:	698d      	ldr	r5, [r1, #24]
 8001d9e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001da2:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001da4:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001da6:	684a      	ldr	r2, [r1, #4]
 8001da8:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001daa:	6203      	str	r3, [r0, #32]
}
 8001dac:	bc70      	pop	{r4, r5, r6}
 8001dae:	4770      	bx	lr
 8001db0:	feff8cff 	.word	0xfeff8cff
 8001db4:	40010400 	.word	0x40010400
 8001db8:	40010000 	.word	0x40010000

08001dbc <TIM_OC3_SetConfig>:
{
 8001dbc:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001dbe:	6a03      	ldr	r3, [r0, #32]
 8001dc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dc4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001dc6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001dc8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001dca:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8001dcc:	4a12      	ldr	r2, [pc, #72]	; (8001e18 <TIM_OC3_SetConfig+0x5c>)
 8001dce:	402a      	ands	r2, r5
  tmpccmrx |= OC_Config->OCMode;
 8001dd0:	680d      	ldr	r5, [r1, #0]
 8001dd2:	432a      	orrs	r2, r5
  tmpccer &= ~TIM_CCER_CC3P;
 8001dd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8);
 8001dd8:	688d      	ldr	r5, [r1, #8]
 8001dda:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001dde:	4d0f      	ldr	r5, [pc, #60]	; (8001e1c <TIM_OC3_SetConfig+0x60>)
 8001de0:	4e0f      	ldr	r6, [pc, #60]	; (8001e20 <TIM_OC3_SetConfig+0x64>)
 8001de2:	42a8      	cmp	r0, r5
 8001de4:	bf18      	it	ne
 8001de6:	42b0      	cmpne	r0, r6
 8001de8:	d10e      	bne.n	8001e08 <TIM_OC3_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC3NP;
 8001dea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8001dee:	68cd      	ldr	r5, [r1, #12]
 8001df0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8001df4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001df8:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8001dfc:	694d      	ldr	r5, [r1, #20]
 8001dfe:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8001e02:	698d      	ldr	r5, [r1, #24]
 8001e04:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  TIMx->CR2 = tmpcr2;
 8001e08:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001e0a:	61c2      	str	r2, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001e0c:	684a      	ldr	r2, [r1, #4]
 8001e0e:	63c2      	str	r2, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8001e10:	6203      	str	r3, [r0, #32]
}
 8001e12:	bc70      	pop	{r4, r5, r6}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	fffeff8c 	.word	0xfffeff8c
 8001e1c:	40010400 	.word	0x40010400
 8001e20:	40010000 	.word	0x40010000

08001e24 <TIM_OC4_SetConfig>:
{
 8001e24:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e26:	6a03      	ldr	r3, [r0, #32]
 8001e28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e2c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001e2e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 8001e30:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001e32:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001e34:	4a0d      	ldr	r2, [pc, #52]	; (8001e6c <TIM_OC4_SetConfig+0x48>)
 8001e36:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8);
 8001e38:	680d      	ldr	r5, [r1, #0]
 8001e3a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC4P;
 8001e3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12);
 8001e42:	688d      	ldr	r5, [r1, #8]
 8001e44:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001e48:	4d09      	ldr	r5, [pc, #36]	; (8001e70 <TIM_OC4_SetConfig+0x4c>)
 8001e4a:	4e0a      	ldr	r6, [pc, #40]	; (8001e74 <TIM_OC4_SetConfig+0x50>)
 8001e4c:	42a8      	cmp	r0, r5
 8001e4e:	bf18      	it	ne
 8001e50:	42b0      	cmpne	r0, r6
 8001e52:	d104      	bne.n	8001e5e <TIM_OC4_SetConfig+0x3a>
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001e54:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001e58:	694d      	ldr	r5, [r1, #20]
 8001e5a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  TIMx->CR2 = tmpcr2;
 8001e5e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001e60:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001e62:	684a      	ldr	r2, [r1, #4]
 8001e64:	6402      	str	r2, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8001e66:	6203      	str	r3, [r0, #32]
}
 8001e68:	bc70      	pop	{r4, r5, r6}
 8001e6a:	4770      	bx	lr
 8001e6c:	feff8cff 	.word	0xfeff8cff
 8001e70:	40010400 	.word	0x40010400
 8001e74:	40010000 	.word	0x40010000

08001e78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001e78:	b410      	push	{r4}
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 8001e7a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e7c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001e80:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001e84:	4319      	orrs	r1, r3
 8001e86:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e88:	6084      	str	r4, [r0, #8]
} 
 8001e8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001e90:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d07d      	beq.n	8001f94 <HAL_TIM_ConfigClockSource+0x104>
{
 8001e98:	b510      	push	{r4, lr}
 8001e9a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001ea8:	6802      	ldr	r2, [r0, #0]
 8001eaa:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001eac:	4b3a      	ldr	r3, [pc, #232]	; (8001f98 <HAL_TIM_ConfigClockSource+0x108>)
 8001eae:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8001eb0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001eb2:	680b      	ldr	r3, [r1, #0]
 8001eb4:	2b40      	cmp	r3, #64	; 0x40
 8001eb6:	d059      	beq.n	8001f6c <HAL_TIM_ConfigClockSource+0xdc>
 8001eb8:	d910      	bls.n	8001edc <HAL_TIM_ConfigClockSource+0x4c>
 8001eba:	2b70      	cmp	r3, #112	; 0x70
 8001ebc:	d03e      	beq.n	8001f3c <HAL_TIM_ConfigClockSource+0xac>
 8001ebe:	d81f      	bhi.n	8001f00 <HAL_TIM_ConfigClockSource+0x70>
 8001ec0:	2b50      	cmp	r3, #80	; 0x50
 8001ec2:	d049      	beq.n	8001f58 <HAL_TIM_ConfigClockSource+0xc8>
 8001ec4:	2b60      	cmp	r3, #96	; 0x60
 8001ec6:	d132      	bne.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001ec8:	68ca      	ldr	r2, [r1, #12]
 8001eca:	6849      	ldr	r1, [r1, #4]
 8001ecc:	6820      	ldr	r0, [r4, #0]
 8001ece:	f7ff fe22 	bl	8001b16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001ed2:	2160      	movs	r1, #96	; 0x60
 8001ed4:	6820      	ldr	r0, [r4, #0]
 8001ed6:	f7ff fe32 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001eda:	e028      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001edc:	2b10      	cmp	r3, #16
 8001ede:	d04f      	beq.n	8001f80 <HAL_TIM_ConfigClockSource+0xf0>
 8001ee0:	d908      	bls.n	8001ef4 <HAL_TIM_ConfigClockSource+0x64>
 8001ee2:	2b20      	cmp	r3, #32
 8001ee4:	d051      	beq.n	8001f8a <HAL_TIM_ConfigClockSource+0xfa>
 8001ee6:	2b30      	cmp	r3, #48	; 0x30
 8001ee8:	d121      	bne.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001eea:	2130      	movs	r1, #48	; 0x30
 8001eec:	6820      	ldr	r0, [r4, #0]
 8001eee:	f7ff fe26 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001ef2:	e01c      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001ef4:	b9db      	cbnz	r3, 8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	6820      	ldr	r0, [r4, #0]
 8001efa:	f7ff fe20 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001efe:	e016      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 8001f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f04:	d00e      	beq.n	8001f24 <HAL_TIM_ConfigClockSource+0x94>
 8001f06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f0a:	d110      	bne.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_ETR_SetConfig(htim->Instance, 
 8001f0c:	68cb      	ldr	r3, [r1, #12]
 8001f0e:	684a      	ldr	r2, [r1, #4]
 8001f10:	6889      	ldr	r1, [r1, #8]
 8001f12:	6820      	ldr	r0, [r4, #0]
 8001f14:	f7ff ffb0 	bl	8001e78 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f18:	6822      	ldr	r2, [r4, #0]
 8001f1a:	6893      	ldr	r3, [r2, #8]
 8001f1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f20:	6093      	str	r3, [r2, #8]
    break;
 8001f22:	e004      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f24:	6822      	ldr	r2, [r4, #0]
 8001f26:	6891      	ldr	r1, [r2, #8]
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <HAL_TIM_ConfigClockSource+0x10c>)
 8001f2a:	400b      	ands	r3, r1
 8001f2c:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8001f3a:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance, 
 8001f3c:	68cb      	ldr	r3, [r1, #12]
 8001f3e:	684a      	ldr	r2, [r1, #4]
 8001f40:	6889      	ldr	r1, [r1, #8]
 8001f42:	6820      	ldr	r0, [r4, #0]
 8001f44:	f7ff ff98 	bl	8001e78 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001f48:	6822      	ldr	r2, [r4, #0]
 8001f4a:	6891      	ldr	r1, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001f4c:	4b14      	ldr	r3, [pc, #80]	; (8001fa0 <HAL_TIM_ConfigClockSource+0x110>)
 8001f4e:	400b      	ands	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001f54:	6093      	str	r3, [r2, #8]
    break;
 8001f56:	e7ea      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001f58:	68ca      	ldr	r2, [r1, #12]
 8001f5a:	6849      	ldr	r1, [r1, #4]
 8001f5c:	6820      	ldr	r0, [r4, #0]
 8001f5e:	f7ff fdc7 	bl	8001af0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f62:	2150      	movs	r1, #80	; 0x50
 8001f64:	6820      	ldr	r0, [r4, #0]
 8001f66:	f7ff fdea 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001f6a:	e7e0      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001f6c:	68ca      	ldr	r2, [r1, #12]
 8001f6e:	6849      	ldr	r1, [r1, #4]
 8001f70:	6820      	ldr	r0, [r4, #0]
 8001f72:	f7ff fdbd 	bl	8001af0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f76:	2140      	movs	r1, #64	; 0x40
 8001f78:	6820      	ldr	r0, [r4, #0]
 8001f7a:	f7ff fde0 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001f7e:	e7d6      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8001f80:	2110      	movs	r1, #16
 8001f82:	6820      	ldr	r0, [r4, #0]
 8001f84:	f7ff fddb 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001f88:	e7d1      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8001f8a:	2120      	movs	r1, #32
 8001f8c:	6820      	ldr	r0, [r4, #0]
 8001f8e:	f7ff fdd6 	bl	8001b3e <TIM_ITRx_SetConfig>
    break;
 8001f92:	e7cc      	b.n	8001f2e <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8001f94:	2002      	movs	r0, #2
 8001f96:	4770      	bx	lr
 8001f98:	fffe0088 	.word	0xfffe0088
 8001f9c:	fffefff8 	.word	0xfffefff8
 8001fa0:	fffeff88 	.word	0xfffeff88

08001fa4 <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001fa4:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8001fa6:	6a03      	ldr	r3, [r0, #32]
 8001fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fac:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001fb0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8001fb2:	6d45      	ldr	r5, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8001fb4:	4a0d      	ldr	r2, [pc, #52]	; (8001fec <TIM_OC5_SetConfig+0x48>)
 8001fb6:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fb8:	680d      	ldr	r5, [r1, #0]
 8001fba:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8001fbc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 8001fc0:	688d      	ldr	r5, [r1, #8]
 8001fc2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001fc6:	4d0a      	ldr	r5, [pc, #40]	; (8001ff0 <TIM_OC5_SetConfig+0x4c>)
 8001fc8:	4e0a      	ldr	r6, [pc, #40]	; (8001ff4 <TIM_OC5_SetConfig+0x50>)
 8001fca:	42a8      	cmp	r0, r5
 8001fcc:	bf18      	it	ne
 8001fce:	42b0      	cmpne	r0, r6
 8001fd0:	d104      	bne.n	8001fdc <TIM_OC5_SetConfig+0x38>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001fd2:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8001fd6:	694d      	ldr	r5, [r1, #20]
 8001fd8:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fdc:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8001fde:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8001fe0:	684a      	ldr	r2, [r1, #4]
 8001fe2:	6582      	str	r2, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001fe4:	6203      	str	r3, [r0, #32]
}
 8001fe6:	bc70      	pop	{r4, r5, r6}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	fffeff8f 	.word	0xfffeff8f
 8001ff0:	40010400 	.word	0x40010400
 8001ff4:	40010000 	.word	0x40010000

08001ff8 <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001ff8:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8001ffa:	6a03      	ldr	r3, [r0, #32]
 8001ffc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002000:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002002:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002004:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002006:	6d45      	ldr	r5, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002008:	4a0d      	ldr	r2, [pc, #52]	; (8002040 <TIM_OC6_SetConfig+0x48>)
 800200a:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800200c:	680d      	ldr	r5, [r1, #0]
 800200e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002012:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 8002016:	688d      	ldr	r5, [r1, #8]
 8002018:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800201c:	4d09      	ldr	r5, [pc, #36]	; (8002044 <TIM_OC6_SetConfig+0x4c>)
 800201e:	4e0a      	ldr	r6, [pc, #40]	; (8002048 <TIM_OC6_SetConfig+0x50>)
 8002020:	42a8      	cmp	r0, r5
 8002022:	bf18      	it	ne
 8002024:	42b0      	cmpne	r0, r6
 8002026:	d104      	bne.n	8002032 <TIM_OC6_SetConfig+0x3a>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002028:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 800202c:	694d      	ldr	r5, [r1, #20]
 800202e:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002032:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002034:	6542      	str	r2, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002036:	684a      	ldr	r2, [r1, #4]
 8002038:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800203a:	6203      	str	r3, [r0, #32]
}
 800203c:	bc70      	pop	{r4, r5, r6}
 800203e:	4770      	bx	lr
 8002040:	feff8fff 	.word	0xfeff8fff
 8002044:	40010400 	.word	0x40010400
 8002048:	40010000 	.word	0x40010000

0800204c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800204c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002050:	2b01      	cmp	r3, #1
 8002052:	d021      	beq.n	8002098 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
{
 8002054:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8002056:	2301      	movs	r3, #1
 8002058:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmpcr2 = htim->Instance->CR2;
 800205c:	6804      	ldr	r4, [r0, #0]
 800205e:	6863      	ldr	r3, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002060:	68a2      	ldr	r2, [r4, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002062:	4d0e      	ldr	r5, [pc, #56]	; (800209c <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8002064:	4e0e      	ldr	r6, [pc, #56]	; (80020a0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8002066:	42ac      	cmp	r4, r5
 8002068:	bf18      	it	ne
 800206a:	42b4      	cmpne	r4, r6
 800206c:	d103      	bne.n	8002076 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
    tmpcr2 &= ~TIM_CR2_MMS2;
 800206e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002072:	684d      	ldr	r5, [r1, #4]
 8002074:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8002076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800207a:	680d      	ldr	r5, [r1, #0]
 800207c:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 800207e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002082:	6889      	ldr	r1, [r1, #8]
 8002084:	430a      	orrs	r2, r1
  htim->Instance->CR2 = tmpcr2;
 8002086:	6063      	str	r3, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002088:	6803      	ldr	r3, [r0, #0]
 800208a:	609a      	str	r2, [r3, #8]
  __HAL_UNLOCK(htim);
 800208c:	2300      	movs	r3, #0
 800208e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8002092:	4618      	mov	r0, r3
} 
 8002094:	bc70      	pop	{r4, r5, r6}
 8002096:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002098:	2002      	movs	r0, #2
 800209a:	4770      	bx	lr
 800209c:	40010400 	.word	0x40010400
 80020a0:	40010000 	.word	0x40010000

080020a4 <HAL_TIM_PWM_ConfigChannel>:
{
 80020a4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80020a6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	f000 8092 	beq.w	80021d4 <HAL_TIM_PWM_ConfigChannel+0x130>
 80020b0:	460d      	mov	r5, r1
 80020b2:	4604      	mov	r4, r0
 80020b4:	2301      	movs	r3, #1
 80020b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80020ba:	2302      	movs	r3, #2
 80020bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 80020c0:	2a14      	cmp	r2, #20
 80020c2:	d81e      	bhi.n	8002102 <HAL_TIM_PWM_ConfigChannel+0x5e>
 80020c4:	e8df f002 	tbb	[pc, r2]
 80020c8:	1d1d1d0b 	.word	0x1d1d1d0b
 80020cc:	1d1d1d24 	.word	0x1d1d1d24
 80020d0:	1d1d1d38 	.word	0x1d1d1d38
 80020d4:	1d1d1d4b 	.word	0x1d1d1d4b
 80020d8:	1d1d1d5f 	.word	0x1d1d1d5f
 80020dc:	72          	.byte	0x72
 80020dd:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80020de:	6800      	ldr	r0, [r0, #0]
 80020e0:	f7ff fe08 	bl	8001cf4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80020e4:	6822      	ldr	r2, [r4, #0]
 80020e6:	6993      	ldr	r3, [r2, #24]
 80020e8:	f043 0308 	orr.w	r3, r3, #8
 80020ec:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80020ee:	6822      	ldr	r2, [r4, #0]
 80020f0:	6993      	ldr	r3, [r2, #24]
 80020f2:	f023 0304 	bic.w	r3, r3, #4
 80020f6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80020f8:	6822      	ldr	r2, [r4, #0]
 80020fa:	6993      	ldr	r3, [r2, #24]
 80020fc:	6929      	ldr	r1, [r5, #16]
 80020fe:	430b      	orrs	r3, r1
 8002100:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002102:	2301      	movs	r3, #1
 8002104:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002108:	2000      	movs	r0, #0
 800210a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800210e:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002110:	6800      	ldr	r0, [r0, #0]
 8002112:	f7ff fe1f 	bl	8001d54 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002116:	6822      	ldr	r2, [r4, #0]
 8002118:	6993      	ldr	r3, [r2, #24]
 800211a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800211e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002120:	6822      	ldr	r2, [r4, #0]
 8002122:	6993      	ldr	r3, [r2, #24]
 8002124:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002128:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800212a:	6822      	ldr	r2, [r4, #0]
 800212c:	6993      	ldr	r3, [r2, #24]
 800212e:	6929      	ldr	r1, [r5, #16]
 8002130:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002134:	6193      	str	r3, [r2, #24]
    break;
 8002136:	e7e4      	b.n	8002102 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002138:	6800      	ldr	r0, [r0, #0]
 800213a:	f7ff fe3f 	bl	8001dbc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800213e:	6822      	ldr	r2, [r4, #0]
 8002140:	69d3      	ldr	r3, [r2, #28]
 8002142:	f043 0308 	orr.w	r3, r3, #8
 8002146:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002148:	6822      	ldr	r2, [r4, #0]
 800214a:	69d3      	ldr	r3, [r2, #28]
 800214c:	f023 0304 	bic.w	r3, r3, #4
 8002150:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002152:	6822      	ldr	r2, [r4, #0]
 8002154:	69d3      	ldr	r3, [r2, #28]
 8002156:	6929      	ldr	r1, [r5, #16]
 8002158:	430b      	orrs	r3, r1
 800215a:	61d3      	str	r3, [r2, #28]
    break;
 800215c:	e7d1      	b.n	8002102 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800215e:	6800      	ldr	r0, [r0, #0]
 8002160:	f7ff fe60 	bl	8001e24 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002164:	6822      	ldr	r2, [r4, #0]
 8002166:	69d3      	ldr	r3, [r2, #28]
 8002168:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800216c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800216e:	6822      	ldr	r2, [r4, #0]
 8002170:	69d3      	ldr	r3, [r2, #28]
 8002172:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002176:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 8002178:	6822      	ldr	r2, [r4, #0]
 800217a:	69d3      	ldr	r3, [r2, #28]
 800217c:	6929      	ldr	r1, [r5, #16]
 800217e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002182:	61d3      	str	r3, [r2, #28]
    break;
 8002184:	e7bd      	b.n	8002102 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002186:	6800      	ldr	r0, [r0, #0]
 8002188:	f7ff ff0c 	bl	8001fa4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800218c:	6822      	ldr	r2, [r4, #0]
 800218e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002190:	f043 0308 	orr.w	r3, r3, #8
 8002194:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002196:	6822      	ldr	r2, [r4, #0]
 8002198:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800219a:	f023 0304 	bic.w	r3, r3, #4
 800219e:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80021a0:	6822      	ldr	r2, [r4, #0]
 80021a2:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80021a4:	6929      	ldr	r1, [r5, #16]
 80021a6:	430b      	orrs	r3, r1
 80021a8:	6553      	str	r3, [r2, #84]	; 0x54
    break;
 80021aa:	e7aa      	b.n	8002102 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80021ac:	6800      	ldr	r0, [r0, #0]
 80021ae:	f7ff ff23 	bl	8001ff8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80021b2:	6822      	ldr	r2, [r4, #0]
 80021b4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80021b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021ba:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80021bc:	6822      	ldr	r2, [r4, #0]
 80021be:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80021c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021c4:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 80021c6:	6822      	ldr	r2, [r4, #0]
 80021c8:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80021ca:	6929      	ldr	r1, [r5, #16]
 80021cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80021d0:	6553      	str	r3, [r2, #84]	; 0x54
    break;
 80021d2:	e796      	b.n	8002102 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 80021d4:	2002      	movs	r0, #2
}
 80021d6:	bd38      	pop	{r3, r4, r5, pc}

080021d8 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80021d8:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b21      	cmp	r3, #33	; 0x21
 80021e0:	d001      	beq.n	80021e6 <UART_Transmit_IT+0xe>
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 80021e2:	2002      	movs	r0, #2
  }
}
 80021e4:	4770      	bx	lr
    if(huart->TxXferCount == 0U)
 80021e6:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	b193      	cbz	r3, 8002214 <UART_Transmit_IT+0x3c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021ee:	6883      	ldr	r3, [r0, #8]
 80021f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021f4:	d01a      	beq.n	800222c <UART_Transmit_IT+0x54>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80021f6:	6802      	ldr	r2, [r0, #0]
 80021f8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80021fa:	1c59      	adds	r1, r3, #1
 80021fc:	64c1      	str	r1, [r0, #76]	; 0x4c
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002202:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002206:	b29b      	uxth	r3, r3
 8002208:	3b01      	subs	r3, #1
 800220a:	b29b      	uxth	r3, r3
 800220c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      return HAL_OK;
 8002210:	2000      	movs	r0, #0
 8002212:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002214:	6802      	ldr	r2, [r0, #0]
 8002216:	6813      	ldr	r3, [r2, #0]
 8002218:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800221c:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800221e:	6802      	ldr	r2, [r0, #0]
 8002220:	6813      	ldr	r3, [r2, #0]
 8002222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002226:	6013      	str	r3, [r2, #0]
      return HAL_OK;
 8002228:	2000      	movs	r0, #0
 800222a:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800222c:	6903      	ldr	r3, [r0, #16]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1e1      	bne.n	80021f6 <UART_Transmit_IT+0x1e>
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8002232:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002234:	6802      	ldr	r2, [r0, #0]
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800223c:	6293      	str	r3, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 800223e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002240:	3302      	adds	r3, #2
 8002242:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002244:	e7dd      	b.n	8002202 <UART_Transmit_IT+0x2a>

08002246 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002246:	6802      	ldr	r2, [r0, #0]
 8002248:	6813      	ldr	r3, [r2, #0]
 800224a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800224e:	6013      	str	r3, [r2, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002250:	2320      	movs	r3, #32
 8002252:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
 8002256:	4770      	bx	lr

08002258 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002258:	6802      	ldr	r2, [r0, #0]
 800225a:	6813      	ldr	r3, [r2, #0]
 800225c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002260:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002262:	6802      	ldr	r2, [r0, #0]
 8002264:	6893      	ldr	r3, [r2, #8]
 8002266:	f023 0301 	bic.w	r3, r3, #1
 800226a:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800226c:	2320      	movs	r3, #32
 800226e:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8002272:	4770      	bx	lr

08002274 <HAL_UART_Transmit_DMA>:
{
 8002274:	b538      	push	{r3, r4, r5, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8002276:	f890 4069 	ldrb.w	r4, [r0, #105]	; 0x69
 800227a:	b2e4      	uxtb	r4, r4
 800227c:	2c20      	cmp	r4, #32
 800227e:	d001      	beq.n	8002284 <HAL_UART_Transmit_DMA+0x10>
    return HAL_BUSY;
 8002280:	2002      	movs	r0, #2
 8002282:	bd38      	pop	{r3, r4, r5, pc}
    if((pData == NULL ) || (Size == 0U))
 8002284:	2a00      	cmp	r2, #0
 8002286:	bf18      	it	ne
 8002288:	2900      	cmpne	r1, #0
 800228a:	d030      	beq.n	80022ee <HAL_UART_Transmit_DMA+0x7a>
    __HAL_LOCK(huart);
 800228c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002290:	2b01      	cmp	r3, #1
 8002292:	d101      	bne.n	8002298 <HAL_UART_Transmit_DMA+0x24>
 8002294:	2002      	movs	r0, #2
}
 8002296:	bd38      	pop	{r3, r4, r5, pc}
 8002298:	4613      	mov	r3, r2
 800229a:	4604      	mov	r4, r0
    __HAL_LOCK(huart);
 800229c:	2201      	movs	r2, #1
 800229e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    huart->pTxBuffPtr = pData;
 80022a2:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize = Size;
 80022a4:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 80022a8:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022ac:	2500      	movs	r5, #0
 80022ae:	66c5      	str	r5, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022b0:	2221      	movs	r2, #33	; 0x21
 80022b2:	f880 2069 	strb.w	r2, [r0, #105]	; 0x69
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80022b6:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80022b8:	480e      	ldr	r0, [pc, #56]	; (80022f4 <HAL_UART_Transmit_DMA+0x80>)
 80022ba:	63d0      	str	r0, [r2, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80022bc:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80022be:	480e      	ldr	r0, [pc, #56]	; (80022f8 <HAL_UART_Transmit_DMA+0x84>)
 80022c0:	6410      	str	r0, [r2, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80022c2:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80022c4:	480d      	ldr	r0, [pc, #52]	; (80022fc <HAL_UART_Transmit_DMA+0x88>)
 80022c6:	64d0      	str	r0, [r2, #76]	; 0x4c
    huart->hdmatx->XferAbortCallback = NULL;
 80022c8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80022ca:	6515      	str	r5, [r2, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->TDR, Size);
 80022cc:	6822      	ldr	r2, [r4, #0]
 80022ce:	3228      	adds	r2, #40	; 0x28
 80022d0:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80022d2:	f7fe fc65 	bl	8000ba0 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_IT(huart, UART_FLAG_TC);
 80022d6:	6823      	ldr	r3, [r4, #0]
 80022d8:	2240      	movs	r2, #64	; 0x40
 80022da:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 80022dc:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80022e0:	6822      	ldr	r2, [r4, #0]
 80022e2:	6893      	ldr	r3, [r2, #8]
 80022e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022e8:	6093      	str	r3, [r2, #8]
    return HAL_OK;
 80022ea:	4628      	mov	r0, r5
 80022ec:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80022ee:	2001      	movs	r0, #1
 80022f0:	bd38      	pop	{r3, r4, r5, pc}
 80022f2:	bf00      	nop
 80022f4:	08002365 	.word	0x08002365
 80022f8:	080023b3 	.word	0x080023b3
 80022fc:	08002445 	.word	0x08002445

08002300 <UART_WaitOnFlagUntilTimeout>:
{
 8002300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002304:	4605      	mov	r5, r0
 8002306:	460f      	mov	r7, r1
 8002308:	4616      	mov	r6, r2
 800230a:	4698      	mov	r8, r3
 800230c:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800230e:	682b      	ldr	r3, [r5, #0]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	ea37 0303 	bics.w	r3, r7, r3
 8002316:	bf0c      	ite	eq
 8002318:	2301      	moveq	r3, #1
 800231a:	2300      	movne	r3, #0
 800231c:	42b3      	cmp	r3, r6
 800231e:	d11e      	bne.n	800235e <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8002320:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002324:	d0f3      	beq.n	800230e <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8002326:	b12c      	cbz	r4, 8002334 <UART_WaitOnFlagUntilTimeout+0x34>
 8002328:	f7fe f940 	bl	80005ac <HAL_GetTick>
 800232c:	eba0 0008 	sub.w	r0, r0, r8
 8002330:	4284      	cmp	r4, r0
 8002332:	d8ec      	bhi.n	800230e <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002334:	682a      	ldr	r2, [r5, #0]
 8002336:	6813      	ldr	r3, [r2, #0]
 8002338:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800233c:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800233e:	682a      	ldr	r2, [r5, #0]
 8002340:	6893      	ldr	r3, [r2, #8]
 8002342:	f023 0301 	bic.w	r3, r3, #1
 8002346:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002348:	2320      	movs	r3, #32
 800234a:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800234e:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002352:	2300      	movs	r3, #0
 8002354:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
        return HAL_TIMEOUT;
 8002358:	2003      	movs	r0, #3
 800235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 800235e:	2000      	movs	r0, #0
}
 8002360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002364 <UART_DMATransmitCplt>:
{
 8002364:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002366:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8002368:	6802      	ldr	r2, [r0, #0]
 800236a:	6812      	ldr	r2, [r2, #0]
 800236c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002370:	d10d      	bne.n	800238e <UART_DMATransmitCplt+0x2a>
    huart->TxXferCount = 0U;
 8002372:	2200      	movs	r2, #0
 8002374:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002378:	6819      	ldr	r1, [r3, #0]
 800237a:	688a      	ldr	r2, [r1, #8]
 800237c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002380:	608a      	str	r2, [r1, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	6813      	ldr	r3, [r2, #0]
 8002386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800238a:	6013      	str	r3, [r2, #0]
 800238c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800238e:	4618      	mov	r0, r3
 8002390:	f000 fbe4 	bl	8002b5c <HAL_UART_TxCpltCallback>
 8002394:	bd08      	pop	{r3, pc}

08002396 <UART_EndTransmit_IT>:
{
 8002396:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002398:	6801      	ldr	r1, [r0, #0]
 800239a:	680b      	ldr	r3, [r1, #0]
 800239c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023a0:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 80023a2:	2320      	movs	r3, #32
 80023a4:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
  HAL_UART_TxCpltCallback(huart);
 80023a8:	f000 fbd8 	bl	8002b5c <HAL_UART_TxCpltCallback>
}
 80023ac:	2000      	movs	r0, #0
 80023ae:	bd08      	pop	{r3, pc}

080023b0 <HAL_UART_TxHalfCpltCallback>:
{
 80023b0:	4770      	bx	lr

080023b2 <UART_DMATxHalfCplt>:
{
 80023b2:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80023b4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80023b6:	f7ff fffb 	bl	80023b0 <HAL_UART_TxHalfCpltCallback>
 80023ba:	bd08      	pop	{r3, pc}

080023bc <HAL_UART_RxCpltCallback>:
{
 80023bc:	4770      	bx	lr

080023be <UART_Receive_IT>:
{
 80023be:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 80023c0:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80023c4:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b22      	cmp	r3, #34	; 0x22
 80023cc:	d006      	beq.n	80023dc <UART_Receive_IT+0x1e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80023ce:	6802      	ldr	r2, [r0, #0]
 80023d0:	6993      	ldr	r3, [r2, #24]
 80023d2:	f043 0308 	orr.w	r3, r3, #8
 80023d6:	6193      	str	r3, [r2, #24]
    return HAL_BUSY;
 80023d8:	2002      	movs	r0, #2
 80023da:	bd08      	pop	{r3, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023dc:	6883      	ldr	r3, [r0, #8]
 80023de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023e2:	d011      	beq.n	8002408 <UART_Receive_IT+0x4a>
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80023e4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80023e6:	1c59      	adds	r1, r3, #1
 80023e8:	6541      	str	r1, [r0, #84]	; 0x54
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	400a      	ands	r2, r1
 80023f2:	701a      	strb	r2, [r3, #0]
    if(--huart->RxXferCount == 0)
 80023f4:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	3b01      	subs	r3, #1
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
 8002402:	b16b      	cbz	r3, 8002420 <UART_Receive_IT+0x62>
    return HAL_OK;
 8002404:	2000      	movs	r0, #0
}
 8002406:	bd08      	pop	{r3, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002408:	6903      	ldr	r3, [r0, #16]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1ea      	bne.n	80023e4 <UART_Receive_IT+0x26>
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 800240e:	6d43      	ldr	r3, [r0, #84]	; 0x54
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002410:	6801      	ldr	r1, [r0, #0]
 8002412:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002414:	400a      	ands	r2, r1
 8002416:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 8002418:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800241a:	3302      	adds	r3, #2
 800241c:	6543      	str	r3, [r0, #84]	; 0x54
 800241e:	e7e9      	b.n	80023f4 <UART_Receive_IT+0x36>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002420:	6802      	ldr	r2, [r0, #0]
 8002422:	6813      	ldr	r3, [r2, #0]
 8002424:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002428:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800242a:	6802      	ldr	r2, [r0, #0]
 800242c:	6893      	ldr	r3, [r2, #8]
 800242e:	f023 0301 	bic.w	r3, r3, #1
 8002432:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8002434:	2320      	movs	r3, #32
 8002436:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 800243a:	f7ff ffbf 	bl	80023bc <HAL_UART_RxCpltCallback>
      return HAL_OK;
 800243e:	2000      	movs	r0, #0
 8002440:	bd08      	pop	{r3, pc}

08002442 <HAL_UART_ErrorCallback>:
{
 8002442:	4770      	bx	lr

08002444 <UART_DMAError>:
{
 8002444:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002446:	6b84      	ldr	r4, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002448:	2300      	movs	r3, #0
 800244a:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800244e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002452:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b21      	cmp	r3, #33	; 0x21
 800245a:	d00c      	beq.n	8002476 <UART_DMAError+0x32>
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800245c:	f894 306a 	ldrb.w	r3, [r4, #106]	; 0x6a
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b22      	cmp	r3, #34	; 0x22
 8002464:	d010      	beq.n	8002488 <UART_DMAError+0x44>
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8002466:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 800246e:	4620      	mov	r0, r4
 8002470:	f7ff ffe7 	bl	8002442 <HAL_UART_ErrorCallback>
 8002474:	bd10      	pop	{r4, pc}
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8002476:	6823      	ldr	r3, [r4, #0]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800247e:	d0ed      	beq.n	800245c <UART_DMAError+0x18>
    UART_EndTxTransfer(huart);
 8002480:	4620      	mov	r0, r4
 8002482:	f7ff fee0 	bl	8002246 <UART_EndTxTransfer>
 8002486:	e7e9      	b.n	800245c <UART_DMAError+0x18>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002490:	d0e9      	beq.n	8002466 <UART_DMAError+0x22>
    UART_EndRxTransfer(huart);
 8002492:	4620      	mov	r0, r4
 8002494:	f7ff fee0 	bl	8002258 <UART_EndRxTransfer>
 8002498:	e7e5      	b.n	8002466 <UART_DMAError+0x22>
	...

0800249c <HAL_UART_IRQHandler>:
{
 800249c:	b538      	push	{r3, r4, r5, lr}
 800249e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80024a0:	6802      	ldr	r2, [r0, #0]
 80024a2:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024a4:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024a6:	6891      	ldr	r1, [r2, #8]
  if (errorflags == RESET)
 80024a8:	f013 050f 	ands.w	r5, r3, #15
 80024ac:	d105      	bne.n	80024ba <HAL_UART_IRQHandler+0x1e>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024ae:	f013 0f20 	tst.w	r3, #32
 80024b2:	d002      	beq.n	80024ba <HAL_UART_IRQHandler+0x1e>
 80024b4:	f010 0f20 	tst.w	r0, #32
 80024b8:	d15f      	bne.n	800257a <HAL_UART_IRQHandler+0xde>
  if(   (errorflags != RESET)
 80024ba:	2d00      	cmp	r5, #0
 80024bc:	d073      	beq.n	80025a6 <HAL_UART_IRQHandler+0x10a>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 80024be:	f011 0101 	ands.w	r1, r1, #1
 80024c2:	d102      	bne.n	80024ca <HAL_UART_IRQHandler+0x2e>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 80024c4:	f410 7f90 	tst.w	r0, #288	; 0x120
 80024c8:	d06d      	beq.n	80025a6 <HAL_UART_IRQHandler+0x10a>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80024ca:	f013 0f01 	tst.w	r3, #1
 80024ce:	d007      	beq.n	80024e0 <HAL_UART_IRQHandler+0x44>
 80024d0:	f410 7f80 	tst.w	r0, #256	; 0x100
 80024d4:	d004      	beq.n	80024e0 <HAL_UART_IRQHandler+0x44>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80024d6:	2501      	movs	r5, #1
 80024d8:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024da:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80024dc:	432a      	orrs	r2, r5
 80024de:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024e0:	f013 0f02 	tst.w	r3, #2
 80024e4:	d007      	beq.n	80024f6 <HAL_UART_IRQHandler+0x5a>
 80024e6:	b131      	cbz	r1, 80024f6 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80024e8:	6822      	ldr	r2, [r4, #0]
 80024ea:	2502      	movs	r5, #2
 80024ec:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80024ee:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80024f0:	f042 0204 	orr.w	r2, r2, #4
 80024f4:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024f6:	f013 0f04 	tst.w	r3, #4
 80024fa:	d007      	beq.n	800250c <HAL_UART_IRQHandler+0x70>
 80024fc:	b131      	cbz	r1, 800250c <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80024fe:	6822      	ldr	r2, [r4, #0]
 8002500:	2504      	movs	r5, #4
 8002502:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002504:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002506:	f042 0202 	orr.w	r2, r2, #2
 800250a:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800250c:	f013 0f08 	tst.w	r3, #8
 8002510:	d009      	beq.n	8002526 <HAL_UART_IRQHandler+0x8a>
 8002512:	f010 0f20 	tst.w	r0, #32
 8002516:	d100      	bne.n	800251a <HAL_UART_IRQHandler+0x7e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002518:	b129      	cbz	r1, 8002526 <HAL_UART_IRQHandler+0x8a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 800251a:	6822      	ldr	r2, [r4, #0]
 800251c:	2108      	movs	r1, #8
 800251e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002520:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002522:	430a      	orrs	r2, r1
 8002524:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002526:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002528:	2a00      	cmp	r2, #0
 800252a:	d048      	beq.n	80025be <HAL_UART_IRQHandler+0x122>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800252c:	f013 0f20 	tst.w	r3, #32
 8002530:	d002      	beq.n	8002538 <HAL_UART_IRQHandler+0x9c>
 8002532:	f010 0f20 	tst.w	r0, #32
 8002536:	d124      	bne.n	8002582 <HAL_UART_IRQHandler+0xe6>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002538:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800253a:	f013 0f08 	tst.w	r3, #8
 800253e:	d104      	bne.n	800254a <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002540:	6823      	ldr	r3, [r4, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002544:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002548:	d027      	beq.n	800259a <HAL_UART_IRQHandler+0xfe>
        UART_EndRxTransfer(huart);
 800254a:	4620      	mov	r0, r4
 800254c:	f7ff fe84 	bl	8002258 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002550:	6823      	ldr	r3, [r4, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002558:	d01b      	beq.n	8002592 <HAL_UART_IRQHandler+0xf6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002560:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002564:	b18b      	cbz	r3, 800258a <HAL_UART_IRQHandler+0xee>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002566:	4a1a      	ldr	r2, [pc, #104]	; (80025d0 <HAL_UART_IRQHandler+0x134>)
 8002568:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800256a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800256c:	f7fe fb52 	bl	8000c14 <HAL_DMA_Abort_IT>
 8002570:	b328      	cbz	r0, 80025be <HAL_UART_IRQHandler+0x122>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002572:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002574:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002576:	4798      	blx	r3
 8002578:	bd38      	pop	{r3, r4, r5, pc}
      UART_Receive_IT(huart);
 800257a:	4620      	mov	r0, r4
 800257c:	f7ff ff1f 	bl	80023be <UART_Receive_IT>
      return;
 8002580:	bd38      	pop	{r3, r4, r5, pc}
        UART_Receive_IT(huart);
 8002582:	4620      	mov	r0, r4
 8002584:	f7ff ff1b 	bl	80023be <UART_Receive_IT>
 8002588:	e7d6      	b.n	8002538 <HAL_UART_IRQHandler+0x9c>
            HAL_UART_ErrorCallback(huart);
 800258a:	4620      	mov	r0, r4
 800258c:	f7ff ff59 	bl	8002442 <HAL_UART_ErrorCallback>
 8002590:	bd38      	pop	{r3, r4, r5, pc}
          HAL_UART_ErrorCallback(huart);
 8002592:	4620      	mov	r0, r4
 8002594:	f7ff ff55 	bl	8002442 <HAL_UART_ErrorCallback>
 8002598:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 800259a:	4620      	mov	r0, r4
 800259c:	f7ff ff51 	bl	8002442 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	66e3      	str	r3, [r4, #108]	; 0x6c
 80025a4:	bd38      	pop	{r3, r4, r5, pc}
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80025a6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80025aa:	d002      	beq.n	80025b2 <HAL_UART_IRQHandler+0x116>
 80025ac:	f010 0f80 	tst.w	r0, #128	; 0x80
 80025b0:	d106      	bne.n	80025c0 <HAL_UART_IRQHandler+0x124>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80025b2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80025b6:	d002      	beq.n	80025be <HAL_UART_IRQHandler+0x122>
 80025b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80025bc:	d104      	bne.n	80025c8 <HAL_UART_IRQHandler+0x12c>
 80025be:	bd38      	pop	{r3, r4, r5, pc}
    UART_Transmit_IT(huart);
 80025c0:	4620      	mov	r0, r4
 80025c2:	f7ff fe09 	bl	80021d8 <UART_Transmit_IT>
    return;
 80025c6:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 80025c8:	4620      	mov	r0, r4
 80025ca:	f7ff fee4 	bl	8002396 <UART_EndTransmit_IT>
    return;
 80025ce:	e7f6      	b.n	80025be <HAL_UART_IRQHandler+0x122>
 80025d0:	080025d5 	.word	0x080025d5

080025d4 <UART_DMAAbortOnError>:
{
 80025d4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80025d6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80025d8:	2300      	movs	r3, #0
 80025da:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80025de:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 80025e2:	f7ff ff2e 	bl	8002442 <HAL_UART_ErrorCallback>
 80025e6:	bd08      	pop	{r3, pc}

080025e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025e8:	b538      	push	{r3, r4, r5, lr}
 80025ea:	4604      	mov	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025ec:	6883      	ldr	r3, [r0, #8]
 80025ee:	6902      	ldr	r2, [r0, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	6942      	ldr	r2, [r0, #20]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	69c2      	ldr	r2, [r0, #28]
 80025f8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80025fa:	6801      	ldr	r1, [r0, #0]
 80025fc:	6808      	ldr	r0, [r1, #0]
 80025fe:	4aa0      	ldr	r2, [pc, #640]	; (8002880 <UART_SetConfig+0x298>)
 8002600:	4002      	ands	r2, r0
 8002602:	4313      	orrs	r3, r2
 8002604:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002606:	6822      	ldr	r2, [r4, #0]
 8002608:	6853      	ldr	r3, [r2, #4]
 800260a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800260e:	68e1      	ldr	r1, [r4, #12]
 8002610:	430b      	orrs	r3, r1
 8002612:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002614:	69a3      	ldr	r3, [r4, #24]
 8002616:	6a22      	ldr	r2, [r4, #32]
 8002618:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800261a:	6821      	ldr	r1, [r4, #0]
 800261c:	688a      	ldr	r2, [r1, #8]
 800261e:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8002622:	4313      	orrs	r3, r2
 8002624:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002626:	6825      	ldr	r5, [r4, #0]
 8002628:	4b96      	ldr	r3, [pc, #600]	; (8002884 <UART_SetConfig+0x29c>)
 800262a:	429d      	cmp	r5, r3
 800262c:	d02b      	beq.n	8002686 <UART_SetConfig+0x9e>
 800262e:	4b96      	ldr	r3, [pc, #600]	; (8002888 <UART_SetConfig+0x2a0>)
 8002630:	429d      	cmp	r5, r3
 8002632:	d03c      	beq.n	80026ae <UART_SetConfig+0xc6>
 8002634:	4b95      	ldr	r3, [pc, #596]	; (800288c <UART_SetConfig+0x2a4>)
 8002636:	429d      	cmp	r5, r3
 8002638:	d052      	beq.n	80026e0 <UART_SetConfig+0xf8>
 800263a:	4b95      	ldr	r3, [pc, #596]	; (8002890 <UART_SetConfig+0x2a8>)
 800263c:	429d      	cmp	r5, r3
 800263e:	d067      	beq.n	8002710 <UART_SetConfig+0x128>
 8002640:	4b94      	ldr	r3, [pc, #592]	; (8002894 <UART_SetConfig+0x2ac>)
 8002642:	429d      	cmp	r5, r3
 8002644:	d07c      	beq.n	8002740 <UART_SetConfig+0x158>
 8002646:	4b94      	ldr	r3, [pc, #592]	; (8002898 <UART_SetConfig+0x2b0>)
 8002648:	429d      	cmp	r5, r3
 800264a:	f000 8094 	beq.w	8002776 <UART_SetConfig+0x18e>
 800264e:	4b93      	ldr	r3, [pc, #588]	; (800289c <UART_SetConfig+0x2b4>)
 8002650:	429d      	cmp	r5, r3
 8002652:	f000 80ab 	beq.w	80027ac <UART_SetConfig+0x1c4>
 8002656:	4b92      	ldr	r3, [pc, #584]	; (80028a0 <UART_SetConfig+0x2b8>)
 8002658:	429d      	cmp	r5, r3
 800265a:	f000 80c2 	beq.w	80027e2 <UART_SetConfig+0x1fa>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800265e:	2310      	movs	r3, #16

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002660:	69e2      	ldr	r2, [r4, #28]
 8002662:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002666:	f000 80db 	beq.w	8002820 <UART_SetConfig+0x238>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 800266a:	2b08      	cmp	r3, #8
 800266c:	f200 8168 	bhi.w	8002940 <UART_SetConfig+0x358>
 8002670:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002674:	013c0131 	.word	0x013c0131
 8002678:	01660147 	.word	0x01660147
 800267c:	01660151 	.word	0x01660151
 8002680:	01660166 	.word	0x01660166
 8002684:	015c      	.short	0x015c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002686:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800268a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	2b03      	cmp	r3, #3
 8002694:	d803      	bhi.n	800269e <UART_SetConfig+0xb6>
 8002696:	e8df f003 	tbb	[pc, r3]
 800269a:	06bf      	.short	0x06bf
 800269c:	0804      	.short	0x0804
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800269e:	2310      	movs	r3, #16
 80026a0:	e7de      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026a2:	2302      	movs	r3, #2
 80026a4:	e7dc      	b.n	8002660 <UART_SetConfig+0x78>
 80026a6:	2304      	movs	r3, #4
 80026a8:	e7da      	b.n	8002660 <UART_SetConfig+0x78>
 80026aa:	2308      	movs	r3, #8
 80026ac:	e7d8      	b.n	8002660 <UART_SetConfig+0x78>
 80026ae:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 80026b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b6:	f003 030c 	and.w	r3, r3, #12
 80026ba:	2b0c      	cmp	r3, #12
 80026bc:	d808      	bhi.n	80026d0 <UART_SetConfig+0xe8>
 80026be:	e8df f003 	tbb	[pc, r3]
 80026c2:	07ad      	.short	0x07ad
 80026c4:	070b0707 	.word	0x070b0707
 80026c8:	07090707 	.word	0x07090707
 80026cc:	0707      	.short	0x0707
 80026ce:	0d          	.byte	0x0d
 80026cf:	00          	.byte	0x00
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80026d0:	2310      	movs	r3, #16
 80026d2:	e7c5      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026d4:	2302      	movs	r3, #2
 80026d6:	e7c3      	b.n	8002660 <UART_SetConfig+0x78>
 80026d8:	2304      	movs	r3, #4
 80026da:	e7c1      	b.n	8002660 <UART_SetConfig+0x78>
 80026dc:	2308      	movs	r3, #8
 80026de:	e7bf      	b.n	8002660 <UART_SetConfig+0x78>
 80026e0:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 80026e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80026ec:	2b10      	cmp	r3, #16
 80026ee:	d00d      	beq.n	800270c <UART_SetConfig+0x124>
 80026f0:	d905      	bls.n	80026fe <UART_SetConfig+0x116>
 80026f2:	2b20      	cmp	r3, #32
 80026f4:	d008      	beq.n	8002708 <UART_SetConfig+0x120>
 80026f6:	2b30      	cmp	r3, #48	; 0x30
 80026f8:	d104      	bne.n	8002704 <UART_SetConfig+0x11c>
 80026fa:	2308      	movs	r3, #8
 80026fc:	e7b0      	b.n	8002660 <UART_SetConfig+0x78>
 80026fe:	b90b      	cbnz	r3, 8002704 <UART_SetConfig+0x11c>
 8002700:	2300      	movs	r3, #0
 8002702:	e7ad      	b.n	8002660 <UART_SetConfig+0x78>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002704:	2310      	movs	r3, #16
 8002706:	e7ab      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002708:	2302      	movs	r3, #2
 800270a:	e7a9      	b.n	8002660 <UART_SetConfig+0x78>
 800270c:	2304      	movs	r3, #4
 800270e:	e7a7      	b.n	8002660 <UART_SetConfig+0x78>
 8002710:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002718:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800271c:	2b40      	cmp	r3, #64	; 0x40
 800271e:	d00d      	beq.n	800273c <UART_SetConfig+0x154>
 8002720:	d905      	bls.n	800272e <UART_SetConfig+0x146>
 8002722:	2b80      	cmp	r3, #128	; 0x80
 8002724:	d008      	beq.n	8002738 <UART_SetConfig+0x150>
 8002726:	2bc0      	cmp	r3, #192	; 0xc0
 8002728:	d104      	bne.n	8002734 <UART_SetConfig+0x14c>
 800272a:	2308      	movs	r3, #8
 800272c:	e798      	b.n	8002660 <UART_SetConfig+0x78>
 800272e:	b90b      	cbnz	r3, 8002734 <UART_SetConfig+0x14c>
 8002730:	2300      	movs	r3, #0
 8002732:	e795      	b.n	8002660 <UART_SetConfig+0x78>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002734:	2310      	movs	r3, #16
 8002736:	e793      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002738:	2302      	movs	r3, #2
 800273a:	e791      	b.n	8002660 <UART_SetConfig+0x78>
 800273c:	2304      	movs	r3, #4
 800273e:	e78f      	b.n	8002660 <UART_SetConfig+0x78>
 8002740:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
 8002744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002748:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800274c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002750:	d00f      	beq.n	8002772 <UART_SetConfig+0x18a>
 8002752:	d907      	bls.n	8002764 <UART_SetConfig+0x17c>
 8002754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002758:	d009      	beq.n	800276e <UART_SetConfig+0x186>
 800275a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800275e:	d104      	bne.n	800276a <UART_SetConfig+0x182>
 8002760:	2308      	movs	r3, #8
 8002762:	e77d      	b.n	8002660 <UART_SetConfig+0x78>
 8002764:	b90b      	cbnz	r3, 800276a <UART_SetConfig+0x182>
 8002766:	2300      	movs	r3, #0
 8002768:	e77a      	b.n	8002660 <UART_SetConfig+0x78>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800276a:	2310      	movs	r3, #16
 800276c:	e778      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800276e:	2302      	movs	r3, #2
 8002770:	e776      	b.n	8002660 <UART_SetConfig+0x78>
 8002772:	2304      	movs	r3, #4
 8002774:	e774      	b.n	8002660 <UART_SetConfig+0x78>
 8002776:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800277e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002782:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002786:	d00f      	beq.n	80027a8 <UART_SetConfig+0x1c0>
 8002788:	d907      	bls.n	800279a <UART_SetConfig+0x1b2>
 800278a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800278e:	d009      	beq.n	80027a4 <UART_SetConfig+0x1bc>
 8002790:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002794:	d104      	bne.n	80027a0 <UART_SetConfig+0x1b8>
 8002796:	2308      	movs	r3, #8
 8002798:	e762      	b.n	8002660 <UART_SetConfig+0x78>
 800279a:	b90b      	cbnz	r3, 80027a0 <UART_SetConfig+0x1b8>
 800279c:	2301      	movs	r3, #1
 800279e:	e75f      	b.n	8002660 <UART_SetConfig+0x78>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80027a0:	2310      	movs	r3, #16
 80027a2:	e75d      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027a4:	2302      	movs	r3, #2
 80027a6:	e75b      	b.n	8002660 <UART_SetConfig+0x78>
 80027a8:	2304      	movs	r3, #4
 80027aa:	e759      	b.n	8002660 <UART_SetConfig+0x78>
 80027ac:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80027b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80027b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027bc:	d00f      	beq.n	80027de <UART_SetConfig+0x1f6>
 80027be:	d907      	bls.n	80027d0 <UART_SetConfig+0x1e8>
 80027c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027c4:	d009      	beq.n	80027da <UART_SetConfig+0x1f2>
 80027c6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80027ca:	d104      	bne.n	80027d6 <UART_SetConfig+0x1ee>
 80027cc:	2308      	movs	r3, #8
 80027ce:	e747      	b.n	8002660 <UART_SetConfig+0x78>
 80027d0:	b90b      	cbnz	r3, 80027d6 <UART_SetConfig+0x1ee>
 80027d2:	2300      	movs	r3, #0
 80027d4:	e744      	b.n	8002660 <UART_SetConfig+0x78>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80027d6:	2310      	movs	r3, #16
 80027d8:	e742      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027da:	2302      	movs	r3, #2
 80027dc:	e740      	b.n	8002660 <UART_SetConfig+0x78>
 80027de:	2304      	movs	r3, #4
 80027e0:	e73e      	b.n	8002660 <UART_SetConfig+0x78>
 80027e2:	f503 33de 	add.w	r3, r3, #113664	; 0x1bc00
 80027e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027f2:	d00f      	beq.n	8002814 <UART_SetConfig+0x22c>
 80027f4:	d907      	bls.n	8002806 <UART_SetConfig+0x21e>
 80027f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80027fa:	d009      	beq.n	8002810 <UART_SetConfig+0x228>
 80027fc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002800:	d104      	bne.n	800280c <UART_SetConfig+0x224>
 8002802:	2308      	movs	r3, #8
 8002804:	e72c      	b.n	8002660 <UART_SetConfig+0x78>
 8002806:	b90b      	cbnz	r3, 800280c <UART_SetConfig+0x224>
 8002808:	2300      	movs	r3, #0
 800280a:	e729      	b.n	8002660 <UART_SetConfig+0x78>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800280c:	2310      	movs	r3, #16
 800280e:	e727      	b.n	8002660 <UART_SetConfig+0x78>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002810:	2302      	movs	r3, #2
 8002812:	e725      	b.n	8002660 <UART_SetConfig+0x78>
 8002814:	2304      	movs	r3, #4
 8002816:	e723      	b.n	8002660 <UART_SetConfig+0x78>
 8002818:	2301      	movs	r3, #1
 800281a:	e721      	b.n	8002660 <UART_SetConfig+0x78>
 800281c:	2300      	movs	r3, #0
 800281e:	e71f      	b.n	8002660 <UART_SetConfig+0x78>
    switch (clocksource)
 8002820:	2b08      	cmp	r3, #8
 8002822:	d855      	bhi.n	80028d0 <UART_SetConfig+0x2e8>
 8002824:	e8df f003 	tbb	[pc, r3]
 8002828:	54221705 	.word	0x54221705
 800282c:	54545440 	.word	0x54545440
 8002830:	4b          	.byte	0x4b
 8002831:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002832:	f7fe fec7 	bl	80015c4 <HAL_RCC_GetPCLK1Freq>
 8002836:	6862      	ldr	r2, [r4, #4]
 8002838:	0853      	lsrs	r3, r2, #1
 800283a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800283e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002842:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002844:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002846:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800284a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800284e:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8002850:	6822      	ldr	r2, [r4, #0]
 8002852:	60d3      	str	r3, [r2, #12]
 8002854:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002856:	f7fe fec5 	bl	80015e4 <HAL_RCC_GetPCLK2Freq>
 800285a:	6862      	ldr	r2, [r4, #4]
 800285c:	0853      	lsrs	r3, r2, #1
 800285e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002862:	fbb3 f3f2 	udiv	r3, r3, r2
 8002866:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002868:	2000      	movs	r0, #0
      break;
 800286a:	e7ec      	b.n	8002846 <UART_SetConfig+0x25e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800286c:	6862      	ldr	r2, [r4, #4]
 800286e:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <UART_SetConfig+0x2bc>)
 8002870:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8002874:	fbb3 f3f2 	udiv	r3, r3, r2
 8002878:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800287a:	2000      	movs	r0, #0
      break;
 800287c:	e7e3      	b.n	8002846 <UART_SetConfig+0x25e>
 800287e:	bf00      	nop
 8002880:	efff69f3 	.word	0xefff69f3
 8002884:	40011000 	.word	0x40011000
 8002888:	40004400 	.word	0x40004400
 800288c:	40004800 	.word	0x40004800
 8002890:	40004c00 	.word	0x40004c00
 8002894:	40005000 	.word	0x40005000
 8002898:	40011400 	.word	0x40011400
 800289c:	40007800 	.word	0x40007800
 80028a0:	40007c00 	.word	0x40007c00
 80028a4:	01e84800 	.word	0x01e84800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80028a8:	f7fe fd82 	bl	80013b0 <HAL_RCC_GetSysClockFreq>
 80028ac:	6862      	ldr	r2, [r4, #4]
 80028ae:	0853      	lsrs	r3, r2, #1
 80028b0:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80028b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80028b8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80028ba:	2000      	movs	r0, #0
      break;
 80028bc:	e7c3      	b.n	8002846 <UART_SetConfig+0x25e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80028be:	6862      	ldr	r2, [r4, #4]
 80028c0:	0853      	lsrs	r3, r2, #1
 80028c2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80028c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80028ca:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80028cc:	2000      	movs	r0, #0
      break;
 80028ce:	e7ba      	b.n	8002846 <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 80028d0:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	e7b7      	b.n	8002846 <UART_SetConfig+0x25e>
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80028d6:	f7fe fe75 	bl	80015c4 <HAL_RCC_GetPCLK1Freq>
 80028da:	6863      	ldr	r3, [r4, #4]
 80028dc:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80028e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80028e4:	b280      	uxth	r0, r0
 80028e6:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80028e8:	2000      	movs	r0, #0
      break;
 80028ea:	bd38      	pop	{r3, r4, r5, pc}
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80028ec:	f7fe fe7a 	bl	80015e4 <HAL_RCC_GetPCLK2Freq>
 80028f0:	6863      	ldr	r3, [r4, #4]
 80028f2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80028f6:	fbb0 f0f3 	udiv	r0, r0, r3
 80028fa:	b280      	uxth	r0, r0
 80028fc:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80028fe:	2000      	movs	r0, #0
      break;
 8002900:	bd38      	pop	{r3, r4, r5, pc}
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002902:	6862      	ldr	r2, [r4, #4]
 8002904:	4b0f      	ldr	r3, [pc, #60]	; (8002944 <UART_SetConfig+0x35c>)
 8002906:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800290a:	fbb3 f3f2 	udiv	r3, r3, r2
 800290e:	b29b      	uxth	r3, r3
 8002910:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002912:	2000      	movs	r0, #0
      break;
 8002914:	bd38      	pop	{r3, r4, r5, pc}
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002916:	f7fe fd4b 	bl	80013b0 <HAL_RCC_GetSysClockFreq>
 800291a:	6863      	ldr	r3, [r4, #4]
 800291c:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002920:	fbb0 f0f3 	udiv	r0, r0, r3
 8002924:	b280      	uxth	r0, r0
 8002926:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002928:	2000      	movs	r0, #0
      break;
 800292a:	bd38      	pop	{r3, r4, r5, pc}
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800292c:	6862      	ldr	r2, [r4, #4]
 800292e:	0853      	lsrs	r3, r2, #1
 8002930:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8002934:	fbb3 f3f2 	udiv	r3, r3, r2
 8002938:	b29b      	uxth	r3, r3
 800293a:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 800293c:	2000      	movs	r0, #0
      break;
 800293e:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002940:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8002942:	bd38      	pop	{r3, r4, r5, pc}
 8002944:	00f42400 	.word	0x00f42400

08002948 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002948:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800294a:	f013 0f01 	tst.w	r3, #1
 800294e:	d006      	beq.n	800295e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002950:	6802      	ldr	r2, [r0, #0]
 8002952:	6853      	ldr	r3, [r2, #4]
 8002954:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002958:	6a81      	ldr	r1, [r0, #40]	; 0x28
 800295a:	430b      	orrs	r3, r1
 800295c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800295e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002960:	f013 0f02 	tst.w	r3, #2
 8002964:	d006      	beq.n	8002974 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002966:	6802      	ldr	r2, [r0, #0]
 8002968:	6853      	ldr	r3, [r2, #4]
 800296a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800296e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002970:	430b      	orrs	r3, r1
 8002972:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002974:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002976:	f013 0f04 	tst.w	r3, #4
 800297a:	d006      	beq.n	800298a <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800297c:	6802      	ldr	r2, [r0, #0]
 800297e:	6853      	ldr	r3, [r2, #4]
 8002980:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002984:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002986:	430b      	orrs	r3, r1
 8002988:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800298a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800298c:	f013 0f08 	tst.w	r3, #8
 8002990:	d006      	beq.n	80029a0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002992:	6802      	ldr	r2, [r0, #0]
 8002994:	6853      	ldr	r3, [r2, #4]
 8002996:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800299a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800299c:	430b      	orrs	r3, r1
 800299e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80029a2:	f013 0f10 	tst.w	r3, #16
 80029a6:	d006      	beq.n	80029b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029a8:	6802      	ldr	r2, [r0, #0]
 80029aa:	6893      	ldr	r3, [r2, #8]
 80029ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029b0:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80029b2:	430b      	orrs	r3, r1
 80029b4:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029b6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80029b8:	f013 0f20 	tst.w	r3, #32
 80029bc:	d006      	beq.n	80029cc <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029be:	6802      	ldr	r2, [r0, #0]
 80029c0:	6893      	ldr	r3, [r2, #8]
 80029c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80029c6:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80029c8:	430b      	orrs	r3, r1
 80029ca:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80029cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80029ce:	f013 0f40 	tst.w	r3, #64	; 0x40
 80029d2:	d00a      	beq.n	80029ea <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80029d4:	6802      	ldr	r2, [r0, #0]
 80029d6:	6853      	ldr	r3, [r2, #4]
 80029d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80029dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80029de:	430b      	orrs	r3, r1
 80029e0:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029e2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80029e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029e8:	d00b      	beq.n	8002a02 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80029ea:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80029ec:	f013 0f80 	tst.w	r3, #128	; 0x80
 80029f0:	d006      	beq.n	8002a00 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80029f2:	6802      	ldr	r2, [r0, #0]
 80029f4:	6853      	ldr	r3, [r2, #4]
 80029f6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80029fa:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80029fc:	430b      	orrs	r3, r1
 80029fe:	6053      	str	r3, [r2, #4]
 8002a00:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a02:	6802      	ldr	r2, [r0, #0]
 8002a04:	6853      	ldr	r3, [r2, #4]
 8002a06:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002a0a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002a0c:	430b      	orrs	r3, r1
 8002a0e:	6053      	str	r3, [r2, #4]
 8002a10:	e7eb      	b.n	80029ea <UART_AdvFeatureConfig+0xa2>

08002a12 <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a12:	b510      	push	{r4, lr}
 8002a14:	b082      	sub	sp, #8
 8002a16:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002a1c:	f7fd fdc6 	bl	80005ac <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a20:	6822      	ldr	r2, [r4, #0]
 8002a22:	6812      	ldr	r2, [r2, #0]
 8002a24:	f012 0f08 	tst.w	r2, #8
 8002a28:	d109      	bne.n	8002a3e <UART_CheckIdleState+0x2c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002a2a:	2320      	movs	r3, #32
 8002a2c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8002a30:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a34:	2000      	movs	r0, #0
 8002a36:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68

  return HAL_OK;
}
 8002a3a:	b002      	add	sp, #8
 8002a3c:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a3e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	4603      	mov	r3, r0
 8002a46:	2200      	movs	r2, #0
 8002a48:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002a4c:	4620      	mov	r0, r4
 8002a4e:	f7ff fc57 	bl	8002300 <UART_WaitOnFlagUntilTimeout>
 8002a52:	2800      	cmp	r0, #0
 8002a54:	d0e9      	beq.n	8002a2a <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8002a56:	2003      	movs	r0, #3
 8002a58:	e7ef      	b.n	8002a3a <UART_CheckIdleState+0x28>

08002a5a <HAL_UART_Init>:
  if(huart == NULL)
 8002a5a:	b378      	cbz	r0, 8002abc <HAL_UART_Init+0x62>
{
 8002a5c:	b510      	push	{r4, lr}
 8002a5e:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8002a60:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002a64:	b30b      	cbz	r3, 8002aaa <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002a66:	2324      	movs	r3, #36	; 0x24
 8002a68:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002a6c:	6822      	ldr	r2, [r4, #0]
 8002a6e:	6813      	ldr	r3, [r2, #0]
 8002a70:	f023 0301 	bic.w	r3, r3, #1
 8002a74:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a76:	4620      	mov	r0, r4
 8002a78:	f7ff fdb6 	bl	80025e8 <UART_SetConfig>
 8002a7c:	2801      	cmp	r0, #1
 8002a7e:	d01f      	beq.n	8002ac0 <HAL_UART_Init+0x66>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a82:	b9bb      	cbnz	r3, 8002ab4 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a84:	6822      	ldr	r2, [r4, #0]
 8002a86:	6853      	ldr	r3, [r2, #4]
 8002a88:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002a8c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a8e:	6822      	ldr	r2, [r4, #0]
 8002a90:	6893      	ldr	r3, [r2, #8]
 8002a92:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002a96:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002a98:	6822      	ldr	r2, [r4, #0]
 8002a9a:	6813      	ldr	r3, [r2, #0]
 8002a9c:	f043 0301 	orr.w	r3, r3, #1
 8002aa0:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002aa2:	4620      	mov	r0, r4
 8002aa4:	f7ff ffb5 	bl	8002a12 <UART_CheckIdleState>
 8002aa8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002aaa:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8002aae:	f000 fa2b 	bl	8002f08 <HAL_UART_MspInit>
 8002ab2:	e7d8      	b.n	8002a66 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f7ff ff47 	bl	8002948 <UART_AdvFeatureConfig>
 8002aba:	e7e3      	b.n	8002a84 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8002abc:	2001      	movs	r0, #1
 8002abe:	4770      	bx	lr
}
 8002ac0:	bd10      	pop	{r4, pc}
	...

08002ac4 <MX_GPIO_Init>:
}

/** Pinout Configuration
*/
static void MX_GPIO_Init(void)
{
 8002ac4:	b084      	sub	sp, #16

  /* GPIO Ports Clock Enable */
 __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ac6:	4b13      	ldr	r3, [pc, #76]	; (8002b14 <MX_GPIO_Init+0x50>)
 8002ac8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aca:	f042 0201 	orr.w	r2, r2, #1
 8002ace:	631a      	str	r2, [r3, #48]	; 0x30
 8002ad0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ad2:	f002 0201 	and.w	r2, r2, #1
 8002ad6:	9200      	str	r2, [sp, #0]
 8002ad8:	9a00      	ldr	r2, [sp, #0]
 __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ada:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002adc:	f042 0208 	orr.w	r2, r2, #8
 8002ae0:	631a      	str	r2, [r3, #48]	; 0x30
 8002ae2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ae4:	f002 0208 	and.w	r2, r2, #8
 8002ae8:	9201      	str	r2, [sp, #4]
 8002aea:	9a01      	ldr	r2, [sp, #4]
 __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aee:	f042 0204 	orr.w	r2, r2, #4
 8002af2:	631a      	str	r2, [r3, #48]	; 0x30
 8002af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002af6:	f002 0204 	and.w	r2, r2, #4
 8002afa:	9202      	str	r2, [sp, #8]
 8002afc:	9a02      	ldr	r2, [sp, #8]
 __HAL_RCC_GPIOE_CLK_ENABLE();
 8002afe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b00:	f042 0210 	orr.w	r2, r2, #16
 8002b04:	631a      	str	r2, [r3, #48]	; 0x30
 8002b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b08:	f003 0310 	and.w	r3, r3, #16
 8002b0c:	9303      	str	r3, [sp, #12]
 8002b0e:	9b03      	ldr	r3, [sp, #12]

}
 8002b10:	b004      	add	sp, #16
 8002b12:	4770      	bx	lr
 8002b14:	40023800 	.word	0x40023800

08002b18 <MX_DMA_Init>:
{
 8002b18:	b500      	push	{lr}
 8002b1a:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b1c:	4b0e      	ldr	r3, [pc, #56]	; (8002b58 <MX_DMA_Init+0x40>)
 8002b1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b20:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002b24:	631a      	str	r2, [r3, #48]	; 0x30
 8002b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002b30:	2200      	movs	r2, #0
 8002b32:	4611      	mov	r1, r2
 8002b34:	200d      	movs	r0, #13
 8002b36:	f7fd fee9 	bl	800090c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002b3a:	200d      	movs	r0, #13
 8002b3c:	f7fd ff16 	bl	800096c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002b40:	2200      	movs	r2, #0
 8002b42:	4611      	mov	r1, r2
 8002b44:	200f      	movs	r0, #15
 8002b46:	f7fd fee1 	bl	800090c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002b4a:	200f      	movs	r0, #15
 8002b4c:	f7fd ff0e 	bl	800096c <HAL_NVIC_EnableIRQ>
}
 8002b50:	b003      	add	sp, #12
 8002b52:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b56:	bf00      	nop
 8002b58:	40023800 	.word	0x40023800

08002b5c <HAL_UART_TxCpltCallback>:
  HAL_TIM_MspPostInit(&htim4);

}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart)
{
 8002b5c:	b508      	push	{r3, lr}
	if(huart == &huart4) {
 8002b5e:	4b03      	ldr	r3, [pc, #12]	; (8002b6c <HAL_UART_TxCpltCallback+0x10>)
 8002b60:	4283      	cmp	r3, r0
 8002b62:	d000      	beq.n	8002b66 <HAL_UART_TxCpltCallback+0xa>
 8002b64:	bd08      	pop	{r3, pc}
		uart_debug_callback();
 8002b66:	f000 fb11 	bl	800318c <uart_debug_callback>
	}
}
 8002b6a:	e7fb      	b.n	8002b64 <HAL_UART_TxCpltCallback+0x8>
 8002b6c:	2000012c 	.word	0x2000012c

08002b70 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8002b70:	e7fe      	b.n	8002b70 <_Error_Handler>
	...

08002b74 <MX_ADC1_Init>:
{
 8002b74:	b500      	push	{lr}
 8002b76:	b085      	sub	sp, #20
  hadc1.Instance = ADC1;
 8002b78:	4815      	ldr	r0, [pc, #84]	; (8002bd0 <MX_ADC1_Init+0x5c>)
 8002b7a:	4b16      	ldr	r3, [pc, #88]	; (8002bd4 <MX_ADC1_Init+0x60>)
 8002b7c:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002b82:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002b84:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002b86:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002b88:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b8a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b8c:	4a12      	ldr	r2, [pc, #72]	; (8002bd8 <MX_ADC1_Init+0x64>)
 8002b8e:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b90:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002b92:	2201      	movs	r2, #1
 8002b94:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002b96:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b98:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002b9a:	f7fd fda5 	bl	80006e8 <HAL_ADC_Init>
 8002b9e:	b960      	cbnz	r0, 8002bba <MX_ADC1_Init+0x46>
  sConfig.Channel = ADC_CHANNEL_0;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	9201      	str	r2, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002ba8:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002baa:	4669      	mov	r1, sp
 8002bac:	4808      	ldr	r0, [pc, #32]	; (8002bd0 <MX_ADC1_Init+0x5c>)
 8002bae:	f7fd fdc5 	bl	800073c <HAL_ADC_ConfigChannel>
 8002bb2:	b938      	cbnz	r0, 8002bc4 <MX_ADC1_Init+0x50>
}
 8002bb4:	b005      	add	sp, #20
 8002bb6:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002bba:	f44f 7184 	mov.w	r1, #264	; 0x108
 8002bbe:	4807      	ldr	r0, [pc, #28]	; (8002bdc <MX_ADC1_Init+0x68>)
 8002bc0:	f7ff ffd6 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002bc4:	f44f 7189 	mov.w	r1, #274	; 0x112
 8002bc8:	4804      	ldr	r0, [pc, #16]	; (8002bdc <MX_ADC1_Init+0x68>)
 8002bca:	f7ff ffd1 	bl	8002b70 <_Error_Handler>
 8002bce:	bf00      	nop
 8002bd0:	200000e4 	.word	0x200000e4
 8002bd4:	40012000 	.word	0x40012000
 8002bd8:	0f000001 	.word	0x0f000001
 8002bdc:	080032b8 	.word	0x080032b8

08002be0 <MX_TIM4_Init>:
{
 8002be0:	b500      	push	{lr}
 8002be2:	b08f      	sub	sp, #60	; 0x3c
  htim4.Instance = TIM4;
 8002be4:	4825      	ldr	r0, [pc, #148]	; (8002c7c <MX_TIM4_Init+0x9c>)
 8002be6:	4b26      	ldr	r3, [pc, #152]	; (8002c80 <MX_TIM4_Init+0xa0>)
 8002be8:	6003      	str	r3, [r0, #0]
  htim4.Init.Prescaler = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bee:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0;
 8002bf0:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf2:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bf4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002bf6:	f7ff f84b 	bl	8001c90 <HAL_TIM_Base_Init>
 8002bfa:	bb28      	cbnz	r0, 8002c48 <MX_TIM4_Init+0x68>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bfc:	a90e      	add	r1, sp, #56	; 0x38
 8002bfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c02:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c06:	481d      	ldr	r0, [pc, #116]	; (8002c7c <MX_TIM4_Init+0x9c>)
 8002c08:	f7ff f942 	bl	8001e90 <HAL_TIM_ConfigClockSource>
 8002c0c:	bb08      	cbnz	r0, 8002c52 <MX_TIM4_Init+0x72>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002c0e:	481b      	ldr	r0, [pc, #108]	; (8002c7c <MX_TIM4_Init+0x9c>)
 8002c10:	f7ff f857 	bl	8001cc2 <HAL_TIM_PWM_Init>
 8002c14:	bb10      	cbnz	r0, 8002c5c <MX_TIM4_Init+0x7c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c16:	2300      	movs	r3, #0
 8002c18:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c1a:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c1c:	a907      	add	r1, sp, #28
 8002c1e:	4817      	ldr	r0, [pc, #92]	; (8002c7c <MX_TIM4_Init+0x9c>)
 8002c20:	f7ff fa14 	bl	800204c <HAL_TIMEx_MasterConfigSynchronization>
 8002c24:	b9f8      	cbnz	r0, 8002c66 <MX_TIM4_Init+0x86>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c26:	2360      	movs	r3, #96	; 0x60
 8002c28:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c2e:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c30:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c32:	4669      	mov	r1, sp
 8002c34:	4811      	ldr	r0, [pc, #68]	; (8002c7c <MX_TIM4_Init+0x9c>)
 8002c36:	f7ff fa35 	bl	80020a4 <HAL_TIM_PWM_ConfigChannel>
 8002c3a:	b9c8      	cbnz	r0, 8002c70 <MX_TIM4_Init+0x90>
  HAL_TIM_MspPostInit(&htim4);
 8002c3c:	480f      	ldr	r0, [pc, #60]	; (8002c7c <MX_TIM4_Init+0x9c>)
 8002c3e:	f000 f947 	bl	8002ed0 <HAL_TIM_MspPostInit>
}
 8002c42:	b00f      	add	sp, #60	; 0x3c
 8002c44:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002c48:	f44f 719a 	mov.w	r1, #308	; 0x134
 8002c4c:	480d      	ldr	r0, [pc, #52]	; (8002c84 <MX_TIM4_Init+0xa4>)
 8002c4e:	f7ff ff8f 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002c52:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8002c56:	480b      	ldr	r0, [pc, #44]	; (8002c84 <MX_TIM4_Init+0xa4>)
 8002c58:	f7ff ff8a 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002c5c:	f240 113f 	movw	r1, #319	; 0x13f
 8002c60:	4808      	ldr	r0, [pc, #32]	; (8002c84 <MX_TIM4_Init+0xa4>)
 8002c62:	f7ff ff85 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002c66:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8002c6a:	4806      	ldr	r0, [pc, #24]	; (8002c84 <MX_TIM4_Init+0xa4>)
 8002c6c:	f7ff ff80 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002c70:	f240 114f 	movw	r1, #335	; 0x14f
 8002c74:	4803      	ldr	r0, [pc, #12]	; (8002c84 <MX_TIM4_Init+0xa4>)
 8002c76:	f7ff ff7b 	bl	8002b70 <_Error_Handler>
 8002c7a:	bf00      	nop
 8002c7c:	200000a4 	.word	0x200000a4
 8002c80:	40000800 	.word	0x40000800
 8002c84:	080032b8 	.word	0x080032b8

08002c88 <MX_UART4_Init>:
{
 8002c88:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 8002c8a:	4810      	ldr	r0, [pc, #64]	; (8002ccc <MX_UART4_Init+0x44>)
 8002c8c:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <MX_UART4_Init+0x48>)
 8002c8e:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8002c90:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002c94:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c96:	2300      	movs	r3, #0
 8002c98:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002c9a:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002c9c:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ca2:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca4:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ca6:	6203      	str	r3, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ca8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002caa:	f7ff fed6 	bl	8002a5a <HAL_UART_Init>
 8002cae:	b940      	cbnz	r0, 8002cc2 <MX_UART4_Init+0x3a>
  HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	4611      	mov	r1, r2
 8002cb4:	2034      	movs	r0, #52	; 0x34
 8002cb6:	f7fd fe29 	bl	800090c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002cba:	2034      	movs	r0, #52	; 0x34
 8002cbc:	f7fd fe56 	bl	800096c <HAL_NVIC_EnableIRQ>
 8002cc0:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8002cc2:	21d9      	movs	r1, #217	; 0xd9
 8002cc4:	4803      	ldr	r0, [pc, #12]	; (8002cd4 <MX_UART4_Init+0x4c>)
 8002cc6:	f7ff ff53 	bl	8002b70 <_Error_Handler>
 8002cca:	bf00      	nop
 8002ccc:	2000012c 	.word	0x2000012c
 8002cd0:	40004c00 	.word	0x40004c00
 8002cd4:	080032b8 	.word	0x080032b8

08002cd8 <SystemClock_Config>:
{
 8002cd8:	b500      	push	{lr}
 8002cda:	b0b5      	sub	sp, #212	; 0xd4
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cdc:	4b2a      	ldr	r3, [pc, #168]	; (8002d88 <SystemClock_Config+0xb0>)
 8002cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ce0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ce4:	641a      	str	r2, [r3, #64]	; 0x40
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cec:	9301      	str	r3, [sp, #4]
 8002cee:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002cf0:	4a26      	ldr	r2, [pc, #152]	; (8002d8c <SystemClock_Config+0xb4>)
 8002cf2:	6813      	ldr	r3, [r2, #0]
 8002cf4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002cf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cfc:	6013      	str	r3, [r2, #0]
 8002cfe:	6813      	ldr	r3, [r2, #0]
 8002d00:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d04:	9302      	str	r3, [sp, #8]
 8002d06:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d08:	2302      	movs	r3, #2
 8002d0a:	9328      	str	r3, [sp, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	932b      	str	r3, [sp, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002d10:	2310      	movs	r3, #16
 8002d12:	932c      	str	r3, [sp, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	932e      	str	r3, [sp, #184]	; 0xb8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d18:	a828      	add	r0, sp, #160	; 0xa0
 8002d1a:	f7fe f95f 	bl	8000fdc <HAL_RCC_OscConfig>
 8002d1e:	bb38      	cbnz	r0, 8002d70 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d20:	230f      	movs	r3, #15
 8002d22:	9323      	str	r3, [sp, #140]	; 0x8c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002d24:	2100      	movs	r1, #0
 8002d26:	9124      	str	r1, [sp, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d28:	9125      	str	r1, [sp, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d2a:	9126      	str	r1, [sp, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d2c:	9127      	str	r1, [sp, #156]	; 0x9c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002d2e:	a823      	add	r0, sp, #140	; 0x8c
 8002d30:	f7fe fb90 	bl	8001454 <HAL_RCC_ClockConfig>
 8002d34:	bb00      	cbnz	r0, 8002d78 <SystemClock_Config+0xa0>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002d36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d3a:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d40:	a803      	add	r0, sp, #12
 8002d42:	f7fe fc5f 	bl	8001604 <HAL_RCCEx_PeriphCLKConfig>
 8002d46:	b9d8      	cbnz	r0, 8002d80 <SystemClock_Config+0xa8>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002d48:	f7fe fc36 	bl	80015b8 <HAL_RCC_GetHCLKFreq>
 8002d4c:	4b10      	ldr	r3, [pc, #64]	; (8002d90 <SystemClock_Config+0xb8>)
 8002d4e:	fba3 3000 	umull	r3, r0, r3, r0
 8002d52:	0980      	lsrs	r0, r0, #6
 8002d54:	f7fd fe16 	bl	8000984 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002d58:	2004      	movs	r0, #4
 8002d5a:	f7fd fe29 	bl	80009b0 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	4611      	mov	r1, r2
 8002d62:	f04f 30ff 	mov.w	r0, #4294967295
 8002d66:	f7fd fdd1 	bl	800090c <HAL_NVIC_SetPriority>
}
 8002d6a:	b035      	add	sp, #212	; 0xd4
 8002d6c:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002d70:	21a5      	movs	r1, #165	; 0xa5
 8002d72:	4808      	ldr	r0, [pc, #32]	; (8002d94 <SystemClock_Config+0xbc>)
 8002d74:	f7ff fefc 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002d78:	21b3      	movs	r1, #179	; 0xb3
 8002d7a:	4806      	ldr	r0, [pc, #24]	; (8002d94 <SystemClock_Config+0xbc>)
 8002d7c:	f7ff fef8 	bl	8002b70 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002d80:	21ba      	movs	r1, #186	; 0xba
 8002d82:	4804      	ldr	r0, [pc, #16]	; (8002d94 <SystemClock_Config+0xbc>)
 8002d84:	f7ff fef4 	bl	8002b70 <_Error_Handler>
 8002d88:	40023800 	.word	0x40023800
 8002d8c:	40007000 	.word	0x40007000
 8002d90:	10624dd3 	.word	0x10624dd3
 8002d94:	080032b8 	.word	0x080032b8

08002d98 <main>:
{
 8002d98:	b508      	push	{r3, lr}
  HAL_Init();
 8002d9a:	f7fd fbef 	bl	800057c <HAL_Init>
  SystemClock_Config();
 8002d9e:	f7ff ff9b 	bl	8002cd8 <SystemClock_Config>
  MX_GPIO_Init();
 8002da2:	f7ff fe8f 	bl	8002ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002da6:	f7ff feb7 	bl	8002b18 <MX_DMA_Init>
  MX_ADC1_Init();
 8002daa:	f7ff fee3 	bl	8002b74 <MX_ADC1_Init>
  MX_TIM4_Init();
 8002dae:	f7ff ff17 	bl	8002be0 <MX_TIM4_Init>
  MX_UART4_Init();
 8002db2:	f7ff ff69 	bl	8002c88 <MX_UART4_Init>
  uart_debug_init(&huart4);
 8002db6:	4803      	ldr	r0, [pc, #12]	; (8002dc4 <main+0x2c>)
 8002db8:	f000 f984 	bl	80030c4 <uart_debug_init>
  uart_debug_send_line("UART ALIVE Butts butts!!\n");
 8002dbc:	4802      	ldr	r0, [pc, #8]	; (8002dc8 <main+0x30>)
 8002dbe:	f000 f9d7 	bl	8003170 <uart_debug_send_line>
 8002dc2:	e7fe      	b.n	8002dc2 <main+0x2a>
 8002dc4:	2000012c 	.word	0x2000012c
 8002dc8:	080032c8 	.word	0x080032c8

08002dcc <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM4)
 8002dcc:	6802      	ldr	r2, [r0, #0]
 8002dce:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <HAL_TIM_Base_MspInit+0x28>)
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d000      	beq.n	8002dd6 <HAL_TIM_Base_MspInit+0xa>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002dd4:	4770      	bx	lr
{
 8002dd6:	b082      	sub	sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002dd8:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8002ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dde:	f042 0204 	orr.w	r2, r2, #4
 8002de2:	641a      	str	r2, [r3, #64]	; 0x40
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	9301      	str	r3, [sp, #4]
 8002dec:	9b01      	ldr	r3, [sp, #4]
}
 8002dee:	b002      	add	sp, #8
 8002df0:	e7f0      	b.n	8002dd4 <HAL_TIM_Base_MspInit+0x8>
 8002df2:	bf00      	nop
 8002df4:	40000800 	.word	0x40000800

08002df8 <HAL_ADC_MspInit>:
}
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002df8:	6802      	ldr	r2, [r0, #0]
 8002dfa:	4b0f      	ldr	r3, [pc, #60]	; (8002e38 <HAL_ADC_MspInit+0x40>)
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d000      	beq.n	8002e02 <HAL_ADC_MspInit+0xa>
 8002e00:	4770      	bx	lr
{
 8002e02:	b500      	push	{lr}
 8002e04:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002e06:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8002e0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e10:	645a      	str	r2, [r3, #68]	; 0x44
 8002e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	9b00      	ldr	r3, [sp, #0]

    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e20:	2303      	movs	r3, #3
 8002e22:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e24:	2300      	movs	r3, #0
 8002e26:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e28:	a901      	add	r1, sp, #4
 8002e2a:	4804      	ldr	r0, [pc, #16]	; (8002e3c <HAL_ADC_MspInit+0x44>)
 8002e2c:	f7fd fff4 	bl	8000e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002e30:	b007      	add	sp, #28
 8002e32:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e36:	bf00      	nop
 8002e38:	40012000 	.word	0x40012000
 8002e3c:	40020000 	.word	0x40020000

08002e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e40:	b500      	push	{lr}
 8002e42:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e44:	4b21      	ldr	r3, [pc, #132]	; (8002ecc <HAL_MspInit+0x8c>)
 8002e46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e48:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e4c:	641a      	str	r2, [r3, #64]	; 0x40
 8002e4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e50:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002e54:	9200      	str	r2, [sp, #0]
 8002e56:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e5e:	645a      	str	r2, [r3, #68]	; 0x44
 8002e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e66:	9301      	str	r3, [sp, #4]
 8002e68:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e6a:	2003      	movs	r0, #3
 8002e6c:	f7fd fd3c 	bl	80008e8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002e70:	2200      	movs	r2, #0
 8002e72:	4611      	mov	r1, r2
 8002e74:	f06f 000b 	mvn.w	r0, #11
 8002e78:	f7fd fd48 	bl	800090c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	4611      	mov	r1, r2
 8002e80:	f06f 000a 	mvn.w	r0, #10
 8002e84:	f7fd fd42 	bl	800090c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002e88:	2200      	movs	r2, #0
 8002e8a:	4611      	mov	r1, r2
 8002e8c:	f06f 0009 	mvn.w	r0, #9
 8002e90:	f7fd fd3c 	bl	800090c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002e94:	2200      	movs	r2, #0
 8002e96:	4611      	mov	r1, r2
 8002e98:	f06f 0004 	mvn.w	r0, #4
 8002e9c:	f7fd fd36 	bl	800090c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	f06f 0003 	mvn.w	r0, #3
 8002ea8:	f7fd fd30 	bl	800090c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002eac:	2200      	movs	r2, #0
 8002eae:	4611      	mov	r1, r2
 8002eb0:	f06f 0001 	mvn.w	r0, #1
 8002eb4:	f7fd fd2a 	bl	800090c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	4611      	mov	r1, r2
 8002ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec0:	f7fd fd24 	bl	800090c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ec4:	b003      	add	sp, #12
 8002ec6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002eca:	bf00      	nop
 8002ecc:	40023800 	.word	0x40023800

08002ed0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM4)
 8002ed0:	6802      	ldr	r2, [r0, #0]
 8002ed2:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <HAL_TIM_MspPostInit+0x30>)
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d000      	beq.n	8002eda <HAL_TIM_MspPostInit+0xa>
 8002ed8:	4770      	bx	lr
{
 8002eda:	b500      	push	{lr}
 8002edc:	b087      	sub	sp, #28
  /* USER CODE END TIM4_MspPostInit 0 */

    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ede:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ee2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2200      	movs	r2, #0
 8002eea:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eec:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002eee:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ef0:	a901      	add	r1, sp, #4
 8002ef2:	4804      	ldr	r0, [pc, #16]	; (8002f04 <HAL_TIM_MspPostInit+0x34>)
 8002ef4:	f7fd ff90 	bl	8000e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002ef8:	b007      	add	sp, #28
 8002efa:	f85d fb04 	ldr.w	pc, [sp], #4
 8002efe:	bf00      	nop
 8002f00:	40000800 	.word	0x40000800
 8002f04:	40020c00 	.word	0x40020c00

08002f08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 8002f08:	6802      	ldr	r2, [r0, #0]
 8002f0a:	4b2c      	ldr	r3, [pc, #176]	; (8002fbc <HAL_UART_MspInit+0xb4>)
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d000      	beq.n	8002f12 <HAL_UART_MspInit+0xa>
 8002f10:	4770      	bx	lr
{
 8002f12:	b530      	push	{r4, r5, lr}
 8002f14:	b087      	sub	sp, #28
 8002f16:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002f18:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 8002f1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f1e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002f22:	641a      	str	r2, [r3, #64]	; 0x40
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	9b00      	ldr	r3, [sp, #0]
  
    /**UART4 GPIO Configuration    
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f32:	2202      	movs	r2, #2
 8002f34:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f36:	2500      	movs	r5, #0
 8002f38:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f3a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002f3c:	2308      	movs	r3, #8
 8002f3e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f40:	a901      	add	r1, sp, #4
 8002f42:	481f      	ldr	r0, [pc, #124]	; (8002fc0 <HAL_UART_MspInit+0xb8>)
 8002f44:	f7fd ff68 	bl	8000e18 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8002f48:	481e      	ldr	r0, [pc, #120]	; (8002fc4 <HAL_UART_MspInit+0xbc>)
 8002f4a:	4b1f      	ldr	r3, [pc, #124]	; (8002fc8 <HAL_UART_MspInit+0xc0>)
 8002f4c:	6003      	str	r3, [r0, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8002f4e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002f52:	6043      	str	r3, [r0, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f54:	2340      	movs	r3, #64	; 0x40
 8002f56:	6083      	str	r3, [r0, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f58:	60c5      	str	r5, [r0, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f5e:	6103      	str	r3, [r0, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f60:	6145      	str	r5, [r0, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f62:	6185      	str	r5, [r0, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002f64:	61c5      	str	r5, [r0, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f66:	6205      	str	r5, [r0, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f68:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002f6a:	f7fd fdb1 	bl	8000ad0 <HAL_DMA_Init>
 8002f6e:	b9d8      	cbnz	r0, 8002fa8 <HAL_UART_MspInit+0xa0>
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <HAL_UART_MspInit+0xbc>)
 8002f72:	6623      	str	r3, [r4, #96]	; 0x60
 8002f74:	639c      	str	r4, [r3, #56]	; 0x38

    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002f76:	4815      	ldr	r0, [pc, #84]	; (8002fcc <HAL_UART_MspInit+0xc4>)
 8002f78:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <HAL_UART_MspInit+0xc8>)
 8002f7a:	6003      	str	r3, [r0, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002f7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002f80:	6043      	str	r3, [r0, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f82:	2300      	movs	r3, #0
 8002f84:	6083      	str	r3, [r0, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f86:	60c3      	str	r3, [r0, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f8c:	6102      	str	r2, [r0, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f8e:	6143      	str	r3, [r0, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f90:	6183      	str	r3, [r0, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002f92:	61c3      	str	r3, [r0, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f94:	6203      	str	r3, [r0, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f96:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002f98:	f7fd fd9a 	bl	8000ad0 <HAL_DMA_Init>
 8002f9c:	b948      	cbnz	r0, 8002fb2 <HAL_UART_MspInit+0xaa>
    {
      _Error_Handler(__FILE__, __LINE__);
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002f9e:	4b0b      	ldr	r3, [pc, #44]	; (8002fcc <HAL_UART_MspInit+0xc4>)
 8002fa0:	6663      	str	r3, [r4, #100]	; 0x64
 8002fa2:	639c      	str	r4, [r3, #56]	; 0x38
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8002fa4:	b007      	add	sp, #28
 8002fa6:	bd30      	pop	{r4, r5, pc}
      _Error_Handler(__FILE__, __LINE__);
 8002fa8:	21e7      	movs	r1, #231	; 0xe7
 8002faa:	480a      	ldr	r0, [pc, #40]	; (8002fd4 <HAL_UART_MspInit+0xcc>)
 8002fac:	f7ff fde0 	bl	8002b70 <_Error_Handler>
 8002fb0:	e7de      	b.n	8002f70 <HAL_UART_MspInit+0x68>
      _Error_Handler(__FILE__, __LINE__);
 8002fb2:	21f9      	movs	r1, #249	; 0xf9
 8002fb4:	4807      	ldr	r0, [pc, #28]	; (8002fd4 <HAL_UART_MspInit+0xcc>)
 8002fb6:	f7ff fddb 	bl	8002b70 <_Error_Handler>
 8002fba:	e7f0      	b.n	8002f9e <HAL_UART_MspInit+0x96>
 8002fbc:	40004c00 	.word	0x40004c00
 8002fc0:	40020000 	.word	0x40020000
 8002fc4:	2000019c 	.word	0x2000019c
 8002fc8:	40026070 	.word	0x40026070
 8002fcc:	20000044 	.word	0x20000044
 8002fd0:	40026040 	.word	0x40026040
 8002fd4:	080032e4 	.word	0x080032e4

08002fd8 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8002fd8:	4770      	bx	lr

08002fda <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002fda:	e7fe      	b.n	8002fda <HardFault_Handler>

08002fdc <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002fdc:	e7fe      	b.n	8002fdc <MemManage_Handler>

08002fde <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002fde:	e7fe      	b.n	8002fde <BusFault_Handler>

08002fe0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8002fe0:	e7fe      	b.n	8002fe0 <UsageFault_Handler>

08002fe2 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002fe2:	4770      	bx	lr

08002fe4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002fe4:	4770      	bx	lr

08002fe6 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002fe6:	4770      	bx	lr

08002fe8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002fe8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fea:	f7fd fad3 	bl	8000594 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002fee:	f7fd fcf0 	bl	80009d2 <HAL_SYSTICK_IRQHandler>
 8002ff2:	bd08      	pop	{r3, pc}

08002ff4 <DMA1_Stream2_IRQHandler>:

/**
* @brief This function handles DMA1 stream2 global interrupt.
*/
void DMA1_Stream2_IRQHandler(void)
{
 8002ff4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002ff6:	4802      	ldr	r0, [pc, #8]	; (8003000 <DMA1_Stream2_IRQHandler+0xc>)
 8002ff8:	f7fd fe20 	bl	8000c3c <HAL_DMA_IRQHandler>
 8002ffc:	bd08      	pop	{r3, pc}
 8002ffe:	bf00      	nop
 8003000:	20000044 	.word	0x20000044

08003004 <UART4_IRQHandler>:

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}

void UART4_IRQHandler(void)
{
 8003004:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&huart4);
 8003006:	4802      	ldr	r0, [pc, #8]	; (8003010 <UART4_IRQHandler+0xc>)
 8003008:	f7ff fa48 	bl	800249c <HAL_UART_IRQHandler>
 800300c:	bd08      	pop	{r3, pc}
 800300e:	bf00      	nop
 8003010:	2000012c 	.word	0x2000012c

08003014 <DMA1_Stream4_IRQHandler>:
}
/**
* @brief This function handles DMA1 stream4 global interrupt.
*/
void DMA1_Stream4_IRQHandler(void)
{
 8003014:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8003016:	4802      	ldr	r0, [pc, #8]	; (8003020 <DMA1_Stream4_IRQHandler+0xc>)
 8003018:	f7fd fe10 	bl	8000c3c <HAL_DMA_IRQHandler>
 800301c:	bd08      	pop	{r3, pc}
 800301e:	bf00      	nop
 8003020:	2000019c 	.word	0x2000019c

08003024 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003024:	b410      	push	{r4}
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003026:	4a0f      	ldr	r2, [pc, #60]	; (8003064 <SystemInit+0x40>)
 8003028:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800302c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003030:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003034:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <SystemInit+0x44>)
 8003036:	6819      	ldr	r1, [r3, #0]
 8003038:	f041 0101 	orr.w	r1, r1, #1
 800303c:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800303e:	2000      	movs	r0, #0
 8003040:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003042:	681c      	ldr	r4, [r3, #0]
 8003044:	4909      	ldr	r1, [pc, #36]	; (800306c <SystemInit+0x48>)
 8003046:	4021      	ands	r1, r4
 8003048:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800304a:	4909      	ldr	r1, [pc, #36]	; (8003070 <SystemInit+0x4c>)
 800304c:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800304e:	6819      	ldr	r1, [r3, #0]
 8003050:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003054:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003056:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003058:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800305c:	6093      	str	r3, [r2, #8]
#endif
}
 800305e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	e000ed00 	.word	0xe000ed00
 8003068:	40023800 	.word	0x40023800
 800306c:	fef6ffff 	.word	0xfef6ffff
 8003070:	24003010 	.word	0x24003010

08003074 <uart_debug_transmit>:
    uart_debug_add_to_buffer(&in, 1);
}

/* internal helper function to handle the actual HAL call*/
void uart_debug_transmit(void) {
	if(debugUART != NULL)
 8003074:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <uart_debug_transmit+0x38>)
 8003076:	6818      	ldr	r0, [r3, #0]
 8003078:	b1b8      	cbz	r0, 80030aa <uart_debug_transmit+0x36>
void uart_debug_transmit(void) {
 800307a:	b510      	push	{r4, lr}
	{
		uint32_t head = uart_debug_buffer_head;
 800307c:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <uart_debug_transmit+0x3c>)
 800307e:	681c      	ldr	r4, [r3, #0]
		if(head < uart_debug_buffer_tail) {
 8003080:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <uart_debug_transmit+0x40>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	429c      	cmp	r4, r3
 8003086:	d201      	bcs.n	800308c <uart_debug_transmit+0x18>
			/* we've wrapped around
			 * head is at the end and we'll have to do another HAL call later
			 */
			head = DEBUG_UART_TRANSMIT_BUFFER_LEN;
 8003088:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		}
		uint32_t len = head - uart_debug_buffer_tail;
 800308c:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <uart_debug_transmit+0x40>)
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	1aa2      	subs	r2, r4, r2
            alignedAddr = (uint32_t)(uart_debug_buffer + uart_debug_buffer_tail) & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, len);
#endif


		HAL_UART_Transmit_DMA(debugUART, uart_debug_buffer + uart_debug_buffer_tail, len);
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	b292      	uxth	r2, r2
 8003096:	4908      	ldr	r1, [pc, #32]	; (80030b8 <uart_debug_transmit+0x44>)
 8003098:	4419      	add	r1, r3
 800309a:	f7ff f8eb 	bl	8002274 <HAL_UART_Transmit_DMA>
		//HAL_UART_Transmit(debugUART, uart_debug_buffer + uart_debug_buffer_tail, len, 1000); //try blocking IO for now
		//HAL_UART_Transmit_IT(debugUART, uart_debug_buffer + uart_debug_buffer_tail, len);
		uart_debug_busy_flag = 1;
 800309e:	2201      	movs	r2, #1
 80030a0:	4b06      	ldr	r3, [pc, #24]	; (80030bc <uart_debug_transmit+0x48>)
 80030a2:	701a      	strb	r2, [r3, #0]
		/*update the transmit head*/
		uart_debug_buffer_transmit_head = head;
 80030a4:	4b06      	ldr	r3, [pc, #24]	; (80030c0 <uart_debug_transmit+0x4c>)
 80030a6:	601c      	str	r4, [r3, #0]
 80030a8:	bd10      	pop	{r4, pc}
 80030aa:	4770      	bx	lr
 80030ac:	20000030 	.word	0x20000030
 80030b0:	20000034 	.word	0x20000034
 80030b4:	20000038 	.word	0x20000038
 80030b8:	20000230 	.word	0x20000230
 80030bc:	20000010 	.word	0x20000010
 80030c0:	2000003c 	.word	0x2000003c

080030c4 <uart_debug_init>:
    if(NULL == uart) {
 80030c4:	b128      	cbz	r0, 80030d2 <uart_debug_init+0xe>
    debugUART = uart;
 80030c6:	4a04      	ldr	r2, [pc, #16]	; (80030d8 <uart_debug_init+0x14>)
 80030c8:	6010      	str	r0, [r2, #0]
    uart_debug_busy_flag = 0;
 80030ca:	2000      	movs	r0, #0
 80030cc:	4b03      	ldr	r3, [pc, #12]	; (80030dc <uart_debug_init+0x18>)
 80030ce:	7018      	strb	r0, [r3, #0]
    return 0;
 80030d0:	4770      	bx	lr
        return -1;
 80030d2:	f04f 30ff 	mov.w	r0, #4294967295
}
 80030d6:	4770      	bx	lr
 80030d8:	20000030 	.word	0x20000030
 80030dc:	20000010 	.word	0x20000010

080030e0 <uart_debug_add_to_buffer>:
uint32_t uart_debug_add_to_buffer(uint8_t* in, uint32_t len) {
 80030e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030e4:	4606      	mov	r6, r0
 80030e6:	460c      	mov	r4, r1
    if(len > uart_debug_buffer_remaining) {
 80030e8:	4b1d      	ldr	r3, [pc, #116]	; (8003160 <uart_debug_add_to_buffer+0x80>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	428b      	cmp	r3, r1
 80030ee:	d201      	bcs.n	80030f4 <uart_debug_add_to_buffer+0x14>
        len = uart_debug_buffer_remaining; /*toss bit that won't fit*/
 80030f0:	4b1b      	ldr	r3, [pc, #108]	; (8003160 <uart_debug_add_to_buffer+0x80>)
 80030f2:	681c      	ldr	r4, [r3, #0]
    uint32_t remainingLen = (len + uart_debug_buffer_head);
 80030f4:	4b1b      	ldr	r3, [pc, #108]	; (8003164 <uart_debug_add_to_buffer+0x84>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4423      	add	r3, r4
    if(DEBUG_UART_TRANSMIT_BUFFER_LEN > remainingLen) {
 80030fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030fe:	d215      	bcs.n	800312c <uart_debug_add_to_buffer+0x4c>
        memcpy(uart_debug_buffer + uart_debug_buffer_head, in, len);
 8003100:	4d18      	ldr	r5, [pc, #96]	; (8003164 <uart_debug_add_to_buffer+0x84>)
 8003102:	682b      	ldr	r3, [r5, #0]
 8003104:	4622      	mov	r2, r4
 8003106:	4631      	mov	r1, r6
 8003108:	4817      	ldr	r0, [pc, #92]	; (8003168 <uart_debug_add_to_buffer+0x88>)
 800310a:	4418      	add	r0, r3
 800310c:	f000 f8b8 	bl	8003280 <memcpy>
        uart_debug_buffer_head += len;
 8003110:	682b      	ldr	r3, [r5, #0]
 8003112:	4423      	add	r3, r4
 8003114:	602b      	str	r3, [r5, #0]
    uart_debug_buffer_remaining -= len; /* update this*/
 8003116:	4a12      	ldr	r2, [pc, #72]	; (8003160 <uart_debug_add_to_buffer+0x80>)
 8003118:	6813      	ldr	r3, [r2, #0]
 800311a:	1b1b      	subs	r3, r3, r4
 800311c:	6013      	str	r3, [r2, #0]
    if(!uart_debug_busy_flag) {
 800311e:	4b13      	ldr	r3, [pc, #76]	; (800316c <uart_debug_add_to_buffer+0x8c>)
 8003120:	781b      	ldrb	r3, [r3, #0]
 8003122:	b25b      	sxtb	r3, r3
 8003124:	b1c3      	cbz	r3, 8003158 <uart_debug_add_to_buffer+0x78>
}
 8003126:	4620      	mov	r0, r4
 8003128:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        uint32_t endLen = DEBUG_UART_TRANSMIT_BUFFER_LEN - uart_debug_buffer_head;
 800312c:	4f0d      	ldr	r7, [pc, #52]	; (8003164 <uart_debug_add_to_buffer+0x84>)
 800312e:	683d      	ldr	r5, [r7, #0]
 8003130:	f5c5 5500 	rsb	r5, r5, #8192	; 0x2000
        memcpy(uart_debug_buffer + uart_debug_buffer_head, in, endLen);
 8003134:	6838      	ldr	r0, [r7, #0]
 8003136:	f8df 9030 	ldr.w	r9, [pc, #48]	; 8003168 <uart_debug_add_to_buffer+0x88>
 800313a:	462a      	mov	r2, r5
 800313c:	4631      	mov	r1, r6
 800313e:	4448      	add	r0, r9
 8003140:	f000 f89e 	bl	8003280 <memcpy>
        uint32_t startLen = len - endLen; /*what goes at the start of the buffer*/
 8003144:	eba4 0805 	sub.w	r8, r4, r5
        memcpy(uart_debug_buffer, in + endLen, startLen);
 8003148:	4642      	mov	r2, r8
 800314a:	1971      	adds	r1, r6, r5
 800314c:	4648      	mov	r0, r9
 800314e:	f000 f897 	bl	8003280 <memcpy>
        uart_debug_buffer_head = startLen;
 8003152:	f8c7 8000 	str.w	r8, [r7]
 8003156:	e7de      	b.n	8003116 <uart_debug_add_to_buffer+0x36>
        uart_debug_transmit(); /* start things*/
 8003158:	f7ff ff8c 	bl	8003074 <uart_debug_transmit>
 800315c:	e7e3      	b.n	8003126 <uart_debug_add_to_buffer+0x46>
 800315e:	bf00      	nop
 8003160:	2000000c 	.word	0x2000000c
 8003164:	20000034 	.word	0x20000034
 8003168:	20000230 	.word	0x20000230
 800316c:	20000010 	.word	0x20000010

08003170 <uart_debug_send_line>:
void uart_debug_send_line(char* str) {
 8003170:	b508      	push	{r3, lr}
    uint32_t len = 0;
 8003172:	2100      	movs	r1, #0
    for(; len < DEBUG_UART_TRANSMIT_BUFFER_LEN; ++len) {
 8003174:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8003178:	d204      	bcs.n	8003184 <uart_debug_send_line+0x14>
        if(str[len] == '\n') {
 800317a:	5c43      	ldrb	r3, [r0, r1]
 800317c:	2b0a      	cmp	r3, #10
 800317e:	d001      	beq.n	8003184 <uart_debug_send_line+0x14>
    for(; len < DEBUG_UART_TRANSMIT_BUFFER_LEN; ++len) {
 8003180:	3101      	adds	r1, #1
 8003182:	e7f7      	b.n	8003174 <uart_debug_send_line+0x4>
    uart_debug_add_to_buffer((uint8_t*) str, len + 1); /* to account for the newline char*/
 8003184:	3101      	adds	r1, #1
 8003186:	f7ff ffab 	bl	80030e0 <uart_debug_add_to_buffer>
 800318a:	bd08      	pop	{r3, pc}

0800318c <uart_debug_callback>:


/*void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart) {
 * moved the callback to main, that callback then calls this function
 * */
void uart_debug_callback(void) {
 800318c:	b508      	push	{r3, lr}
    uart_debug_buffer_remaining += (uart_debug_buffer_transmit_head - uart_debug_buffer_tail);
 800318e:	4a10      	ldr	r2, [pc, #64]	; (80031d0 <uart_debug_callback+0x44>)
 8003190:	6813      	ldr	r3, [r2, #0]
 8003192:	4910      	ldr	r1, [pc, #64]	; (80031d4 <uart_debug_callback+0x48>)
 8003194:	6809      	ldr	r1, [r1, #0]
 8003196:	1a5b      	subs	r3, r3, r1
 8003198:	490f      	ldr	r1, [pc, #60]	; (80031d8 <uart_debug_callback+0x4c>)
 800319a:	6808      	ldr	r0, [r1, #0]
 800319c:	4403      	add	r3, r0
 800319e:	600b      	str	r3, [r1, #0]
    if(DEBUG_UART_TRANSMIT_BUFFER_LEN <= uart_debug_buffer_transmit_head) {
 80031a0:	6813      	ldr	r3, [r2, #0]
 80031a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031a6:	d302      	bcc.n	80031ae <uart_debug_callback+0x22>
        uart_debug_buffer_transmit_head = 0; //wrap this
 80031a8:	2200      	movs	r2, #0
 80031aa:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <uart_debug_callback+0x44>)
 80031ac:	601a      	str	r2, [r3, #0]
    }
    uart_debug_buffer_tail = uart_debug_buffer_transmit_head; /*update tail*/
 80031ae:	4b08      	ldr	r3, [pc, #32]	; (80031d0 <uart_debug_callback+0x44>)
 80031b0:	6819      	ldr	r1, [r3, #0]
 80031b2:	4a08      	ldr	r2, [pc, #32]	; (80031d4 <uart_debug_callback+0x48>)
 80031b4:	6011      	str	r1, [r2, #0]
    if(uart_debug_buffer_head == uart_debug_buffer_transmit_head) {
 80031b6:	4a09      	ldr	r2, [pc, #36]	; (80031dc <uart_debug_callback+0x50>)
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d002      	beq.n	80031c6 <uart_debug_callback+0x3a>
        /*nothing new has been added, so nothing to do!*/
        uart_debug_busy_flag = 0;
    } else {
        uart_debug_transmit();
 80031c0:	f7ff ff58 	bl	8003074 <uart_debug_transmit>
 80031c4:	bd08      	pop	{r3, pc}
        uart_debug_busy_flag = 0;
 80031c6:	2200      	movs	r2, #0
 80031c8:	4b05      	ldr	r3, [pc, #20]	; (80031e0 <uart_debug_callback+0x54>)
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	bd08      	pop	{r3, pc}
 80031ce:	bf00      	nop
 80031d0:	2000003c 	.word	0x2000003c
 80031d4:	20000038 	.word	0x20000038
 80031d8:	2000000c 	.word	0x2000000c
 80031dc:	20000034 	.word	0x20000034
 80031e0:	20000010 	.word	0x20000010

080031e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800321c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80031e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80031ea:	e003      	b.n	80031f4 <LoopCopyDataInit>

080031ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80031ec:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80031ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80031f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80031f2:	3104      	adds	r1, #4

080031f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80031f4:	480b      	ldr	r0, [pc, #44]	; (8003224 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80031f6:	4b0c      	ldr	r3, [pc, #48]	; (8003228 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80031f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80031fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80031fc:	d3f6      	bcc.n	80031ec <CopyDataInit>
  ldr  r2, =_sbss
 80031fe:	4a0b      	ldr	r2, [pc, #44]	; (800322c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003200:	e002      	b.n	8003208 <LoopFillZerobss>

08003202 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003202:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003204:	f842 3b04 	str.w	r3, [r2], #4

08003208 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003208:	4b09      	ldr	r3, [pc, #36]	; (8003230 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800320a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800320c:	d3f9      	bcc.n	8003202 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800320e:	f7ff ff09 	bl	8003024 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003212:	f000 f811 	bl	8003238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003216:	f7ff fdbf 	bl	8002d98 <main>
  bx  lr    
 800321a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800321c:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8003220:	08003328 	.word	0x08003328
  ldr  r0, =_sdata
 8003224:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003228:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 800322c:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8003230:	20002230 	.word	0x20002230

08003234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003234:	e7fe      	b.n	8003234 <ADC_IRQHandler>
	...

08003238 <__libc_init_array>:
 8003238:	b570      	push	{r4, r5, r6, lr}
 800323a:	4e0d      	ldr	r6, [pc, #52]	; (8003270 <__libc_init_array+0x38>)
 800323c:	4c0d      	ldr	r4, [pc, #52]	; (8003274 <__libc_init_array+0x3c>)
 800323e:	1ba4      	subs	r4, r4, r6
 8003240:	10a4      	asrs	r4, r4, #2
 8003242:	2500      	movs	r5, #0
 8003244:	42a5      	cmp	r5, r4
 8003246:	d109      	bne.n	800325c <__libc_init_array+0x24>
 8003248:	4e0b      	ldr	r6, [pc, #44]	; (8003278 <__libc_init_array+0x40>)
 800324a:	4c0c      	ldr	r4, [pc, #48]	; (800327c <__libc_init_array+0x44>)
 800324c:	f000 f824 	bl	8003298 <_init>
 8003250:	1ba4      	subs	r4, r4, r6
 8003252:	10a4      	asrs	r4, r4, #2
 8003254:	2500      	movs	r5, #0
 8003256:	42a5      	cmp	r5, r4
 8003258:	d105      	bne.n	8003266 <__libc_init_array+0x2e>
 800325a:	bd70      	pop	{r4, r5, r6, pc}
 800325c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003260:	4798      	blx	r3
 8003262:	3501      	adds	r5, #1
 8003264:	e7ee      	b.n	8003244 <__libc_init_array+0xc>
 8003266:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800326a:	4798      	blx	r3
 800326c:	3501      	adds	r5, #1
 800326e:	e7f2      	b.n	8003256 <__libc_init_array+0x1e>
 8003270:	08003320 	.word	0x08003320
 8003274:	08003320 	.word	0x08003320
 8003278:	08003320 	.word	0x08003320
 800327c:	08003324 	.word	0x08003324

08003280 <memcpy>:
 8003280:	b510      	push	{r4, lr}
 8003282:	1e43      	subs	r3, r0, #1
 8003284:	440a      	add	r2, r1
 8003286:	4291      	cmp	r1, r2
 8003288:	d100      	bne.n	800328c <memcpy+0xc>
 800328a:	bd10      	pop	{r4, pc}
 800328c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003290:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003294:	e7f7      	b.n	8003286 <memcpy+0x6>
	...

08003298 <_init>:
 8003298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800329a:	bf00      	nop
 800329c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800329e:	bc08      	pop	{r3}
 80032a0:	469e      	mov	lr, r3
 80032a2:	4770      	bx	lr

080032a4 <_fini>:
 80032a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032a6:	bf00      	nop
 80032a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032aa:	bc08      	pop	{r3}
 80032ac:	469e      	mov	lr, r3
 80032ae:	4770      	bx	lr
