Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Jun 13 23:05:14 2020
| Host         : aamir-sahilsemi running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file /home/aamir/Desktop/sahil_semi_aamir/scripting/vivado_work/rpt/post_place_timing_summary.rpt
| Design       : flag_counter
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.078        0.000                      0                   33        0.425        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
ref_clk_clk_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk_clk_p        5.078        0.000                      0                   33        0.425        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_clk_p
  To Clock:  ref_clk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ref_clk_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_clk_p rise@8.000ns - ref_clk_clk_p rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.694ns (23.981%)  route 2.200ns (76.019%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.074ns = ( 12.074 - 8.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  IBUFGDS_inst/O
                         net (fo=1, estimated)        1.792     2.682    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.764 r  sys_clk_BUFG_inst/O
                         net (fo=33, estimated)       1.550     4.314    sys_clk_BUFG
    SLICE_X161Y112       FDCE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y112       FDCE (Prop_fdce_C_Q)         0.379     4.693 r  count_reg[23]/Q
                         net (fo=2, estimated)        0.630     5.323    count_reg_n_0_[23]
    SLICE_X163Y112       LUT4 (Prop_lut4_I0_O)        0.105     5.428 r  count[31]_i_6/O
                         net (fo=1, estimated)        0.602     6.030    count[31]_i_6_n_0
    SLICE_X163Y112       LUT6 (Prop_lut6_I0_O)        0.105     6.135 r  count[31]_i_2/O
                         net (fo=33, estimated)       0.968     7.103    count[31]_i_2_n_0
    SLICE_X163Y108       LUT6 (Prop_lut6_I1_O)        0.105     7.208 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.208    p_0_in[7]
    SLICE_X163Y108       FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_clk_p rise edge)
                                                      8.000     8.000 r  
    R3                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     8.850 r  IBUFGDS_inst/O
                         net (fo=1, estimated)        1.702    10.553    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078    10.631 r  sys_clk_BUFG_inst/O
                         net (fo=33, estimated)       1.443    12.074    sys_clk_BUFG
    SLICE_X163Y108       FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.216    12.289    
                         clock uncertainty           -0.035    12.254    
    SLICE_X163Y108       FDCE (Setup_fdce_C_D)        0.032    12.286    count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  5.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ref_clk_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            flag_count_reg/D
                            (rising edge-triggered cell FDCE clocked by ref_clk_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_clk_p rise@0.000ns - ref_clk_clk_p rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.185ns (33.790%)  route 0.363ns (66.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.950ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  IBUFGDS_inst/O
                         net (fo=1, estimated)        0.889     1.275    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.302 r  sys_clk_BUFG_inst/O
                         net (fo=33, estimated)       0.648     1.950    sys_clk_BUFG
    SLICE_X161Y109       FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y109       FDCE (Prop_fdce_C_Q)         0.141     2.091 f  count_reg[0]/Q
                         net (fo=34, estimated)       0.363     2.453    count_reg_n_0_[0]
    SLICE_X161Y109       LUT5 (Prop_lut5_I1_O)        0.044     2.497 r  flag_count_i_1/O
                         net (fo=1, routed)           0.000     2.497    flag_count_i_1_n_0
    SLICE_X161Y109       FDCE                                         r  flag_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_clk_p rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  IBUFGDS_inst/O
                         net (fo=1, estimated)        0.935     1.356    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.386 r  sys_clk_BUFG_inst/O
                         net (fo=33, estimated)       0.921     2.307    sys_clk_BUFG
    SLICE_X161Y109       FDCE                                         r  flag_count_reg/C
                         clock pessimism             -0.342     1.966    
    SLICE_X161Y109       FDCE (Hold_fdce_C_D)         0.107     2.073    flag_count_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   sys_clk_BUFG_inst/I
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X161Y109  count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X163Y111  count_reg[17]/C



