Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/nhsmt1123/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -debug typical test_fdiv -s test_fdiv.sim 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 74 for port 'mm' [/home/nhsmt1123/Documents/cpu/fpu/fdiv/test_fdiv.sv:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 100ps
Compiling module work.fdiv
Compiling module work.test_fdiv
Built simulation snapshot test_fdiv.sim
