Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jul 12 18:53:30 2024
| Host         : MikeHP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   117 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           25 |
| No           | No                    | Yes                    |             303 |           77 |
| No           | Yes                   | No                     |               9 |            2 |
| Yes          | No                    | No                     |              62 |           19 |
| Yes          | No                    | Yes                    |             604 |          255 |
| Yes          | Yes                   | No                     |              93 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |               Enable Signal               |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out  |                                           |                                             |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                           | u_tdc/u_merge/done                          |                1 |              1 |         1.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out3 | u_tdc/u_enabler/enable                    | u_tdc/rst                                   |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out4 | u_tdc/u_enabler/enable                    | u_tdc/rst                                   |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | startTDC_i_1_n_0                          |                                             |                1 |              2 |         2.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/enable_counter              | u_tdc/u_merge/counter[2]_i_1_n_0            |                1 |              3 |         3.00 |
|  uart_clk_BUFG                               | starting_delay_counter                    | starting_delay_counter[3]_i_1_n_0           |                1 |              4 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out  |                                           | TOP_COUNTER                                 |                1 |              5 |         5.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_coarse_debug/E[0]                       |                                             |                3 |              5 |         1.67 |
|  uart_clk_BUFG                               | u_uart/r_Tx_Data_0                        |                                             |                2 |              8 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_coarse_debug/debug_hit_compare          | u_coarse_debug/debug_writing_steps          |                4 |              9 |         2.25 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | debugmode_reg_n_0                         | u_coarse_debug/debug_hit_counter[8]_i_1_n_0 |                3 |              9 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/StartEdge_stored[9]_i_2_n_0 | u_tdc/u_merge/StartEdge_stored[9]_i_1_n_0   |                5 |             10 |         2.00 |
|  uart_clk_BUFG                               | read_counts[10]_i_1_n_0                   |                                             |                3 |             11 |         3.67 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out3 | external_hit                              | u_tdc/rst                                   |                3 |             12 |         4.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out3 | u_tdc/u_EdgeDetector_1/oFall              |                                             |                4 |             12 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out4 | external_hit                              | u_tdc/rst                                   |                4 |             12 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out4 | u_tdc/u_EdgeDetector_2/oFall              |                                             |                2 |             12 |         6.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_enabler/fall_edge                 |                                             |                4 |             12 |         3.00 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | external_hit                              | u_tdc/rst                                   |                4 |             12 |         3.00 |
|  uart_clk_BUFG                               |                                           |                                             |                6 |             16 |         2.67 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_merge/Coarse_stored               | u_tdc/u_merge/Coarse_stored[11]_i_1_n_0     |               10 |             22 |         2.20 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                           |                                             |               18 |             27 |         1.50 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_enabler/rise_edge                 | u_tdc/rst                                   |              126 |            300 |         2.38 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 | u_tdc/u_enabler/fall_edge                 | u_tdc/rst                                   |              127 |            300 |         2.36 |
|  u_clk/block_clock_i/clk_wiz_0/inst/clk_out2 |                                           | u_tdc/rst                                   |               77 |            306 |         3.97 |
+----------------------------------------------+-------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


