# 2-Makefile

# Compiler to be used
CC=gcc

# Source files
SRC=main.c school.c

# Object files, generated by substituting the .c extensions in SRC with .o
OBJ=$(SRC:.c=.o)

# Name of the executable
NAME=school

# Rule for 'all' that builds the executable
all: $(NAME)

# Rule to compile the executable
$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

# Rule to generate object files from source files.
# This uses an implicit rule for compiling .c files to .o files.
%.o: %.c
	$(CC) -c -o $@ $<

# Clean rule to remove object files and the executable
clean:
	rm -f $(OBJ) $(NAME)

# Rule to remove object files, the executable, and any temporary files
fclean: clean

# Rule to recompile everything
re: fclean all
