--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1888 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.776ns.
--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_25 (SLICE_X16Y48.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_18 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_18 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   mc/fd/counter<20>
                                                       mc/fd/counter_18
    SLICE_X14Y43.D2      net (fanout=4)        1.284   mc/fd/counter<18>
    SLICE_X14Y43.COUT    Topcyd                0.274   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi3
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.455   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.404ns logic, 2.318ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_18 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_18 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   mc/fd/counter<20>
                                                       mc/fd/counter_18
    SLICE_X14Y43.D2      net (fanout=4)        1.284   mc/fd/counter<18>
    SLICE_X14Y43.COUT    Topcyd                0.261   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lut<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.455   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (1.391ns logic, 2.318ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.336 - 0.360)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X14Y43.A1      net (fanout=5)        1.077   dbounce/debouncer4/q_reg<4>
    SLICE_X14Y43.COUT    Topcya                0.386   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.455   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (1.572ns logic, 2.111ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_24 (SLICE_X16Y48.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_18 (FF)
  Destination:          mc/fd/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_18 to mc/fd/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   mc/fd/counter<20>
                                                       mc/fd/counter_18
    SLICE_X14Y43.D2      net (fanout=4)        1.284   mc/fd/counter<18>
    SLICE_X14Y43.COUT    Topcyd                0.274   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi3
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.444   mc/fd/counter<26>
                                                       mc/fd/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.393ns logic, 2.318ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_18 (FF)
  Destination:          mc/fd/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.698ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_18 to mc/fd/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   mc/fd/counter<20>
                                                       mc/fd/counter_18
    SLICE_X14Y43.D2      net (fanout=4)        1.284   mc/fd/counter<18>
    SLICE_X14Y43.COUT    Topcyd                0.261   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lut<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.444   mc/fd/counter<26>
                                                       mc/fd/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (1.380ns logic, 2.318ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          mc/fd/counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.336 - 0.360)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to mc/fd/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X14Y43.A1      net (fanout=5)        1.077   dbounce/debouncer4/q_reg<4>
    SLICE_X14Y43.COUT    Topcya                0.386   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.444   mc/fd/counter<26>
                                                       mc/fd/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.561ns logic, 2.111ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_26 (SLICE_X16Y48.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_18 (FF)
  Destination:          mc/fd/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_18 to mc/fd/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   mc/fd/counter<20>
                                                       mc/fd/counter_18
    SLICE_X14Y43.D2      net (fanout=4)        1.284   mc/fd/counter<18>
    SLICE_X14Y43.COUT    Topcyd                0.274   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi3
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.421   mc/fd/counter<26>
                                                       mc/fd/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.370ns logic, 2.318ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_18 (FF)
  Destination:          mc/fd/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_18 to mc/fd/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.391   mc/fd/counter<20>
                                                       mc/fd/counter_18
    SLICE_X14Y43.D2      net (fanout=4)        1.284   mc/fd/counter<18>
    SLICE_X14Y43.COUT    Topcyd                0.261   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lut<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.421   mc/fd/counter<26>
                                                       mc/fd/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.357ns logic, 2.318ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dbounce/debouncer4/q_reg_4 (FF)
  Destination:          mc/fd/counter_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.336 - 0.360)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dbounce/debouncer4/q_reg_4 to mc/fd/counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.AQ      Tcko                  0.447   dbounce/debouncer4/q_reg<7>
                                                       dbounce/debouncer4/q_reg_4
    SLICE_X14Y43.A1      net (fanout=5)        1.077   dbounce/debouncer4/q_reg<4>
    SLICE_X14Y43.COUT    Topcya                0.386   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_lutdi
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X14Y44.CMUX    Tcinc                 0.284   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_8_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X16Y48.SR      net (fanout=2)        1.031   mc/fd/PWR_8_o_counter[26]_LessThan_2_o
    SLICE_X16Y48.CLK     Tsrck                 0.421   mc/fd/counter<26>
                                                       mc/fd/counter_26
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.538ns logic, 2.111ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer4/state_reg_FSM_FFd3 (SLICE_X15Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer4/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer4/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer4/state_reg_FSM_FFd2 to dbounce/debouncer4/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.CQ      Tcko                  0.198   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X15Y48.C5      net (fanout=2)        0.056   dbounce/debouncer4/state_reg_FSM_FFd2
    SLICE_X15Y48.CLK     Tah         (-Th)    -0.155   dbounce/debouncer4/state_reg_FSM_FFd2
                                                       dbounce/debouncer4/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer4/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer3/state_reg_FSM_FFd3 (SLICE_X15Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer3/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer3/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer3/state_reg_FSM_FFd2 to dbounce/debouncer3/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.198   tsm/state_FSM_FFd3
                                                       dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X15Y43.B5      net (fanout=2)        0.073   dbounce/debouncer3/state_reg_FSM_FFd2
    SLICE_X15Y43.CLK     Tah         (-Th)    -0.155   tsm/state_FSM_FFd3
                                                       dbounce/debouncer3/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer3/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point dbounce/debouncer1/state_reg_FSM_FFd3 (SLICE_X15Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dbounce/debouncer1/state_reg_FSM_FFd2 (FF)
  Destination:          dbounce/debouncer1/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dbounce/debouncer1/state_reg_FSM_FFd2 to dbounce/debouncer1/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y52.BQ      Tcko                  0.198   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd2
    SLICE_X15Y52.B5      net (fanout=2)        0.073   dbounce/debouncer1/state_reg_FSM_FFd2
    SLICE_X15Y52.CLK     Tah         (-Th)    -0.155   dbounce/debouncer1/state_reg_FSM_FFd2
                                                       dbounce/debouncer1/state_reg_FSM_FFd3-In1
                                                       dbounce/debouncer1/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: vgap/font_unit/Mram_data/CLKA
  Logical resource: vgap/font_unit/Mram_data/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_50MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<23>/CLK
  Logical resource: mc/fd/counter_22/CK
  Location pin: SLICE_X16Y47.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    3.776|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1888 paths, 0 nets, and 267 connections

Design statistics:
   Minimum period:   3.776ns{1}   (Maximum frequency: 264.831MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 13 14:18:11 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



