{"vcs1":{"timestamp_begin":1678132232.696059097, "rt":0.52, "ut":0.15, "st":0.09}}
{"vcselab":{"timestamp_begin":1678132233.270184712, "rt":0.60, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1678132233.915124051, "rt":0.20, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678132232.402515612}
{"VCS_COMP_START_TIME": 1678132232.402515612}
{"VCS_COMP_END_TIME": 1678132234.180224558}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338608}}
{"stitch_vcselab": {"peak_mem": 238956}}
