digraph kernel {
	rankdir=LR
	ordering=out
	splines=polyline
	compound=true
	overlap=false
	layout=dot
	newrank=true
	subgraph cluster_0 {
		node [style=filled]
		label=SLR0
		color=black
		-8943052905247048840 [label="<base>Module: gs_1\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <tmpVertexProp> Port: tmpVertexProp \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		7092394049000639747 [label="<base>Module: test_duplicate_512_1\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		6360188599127661719 [label="<base>Module: coalesce_1\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		-7972128088250800678 [label="<base>Module: src_cache_access_1\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-4925002512709363178 [label="<base>Module: src_cache_read_engine_1\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		4443419577293353313 [label="<base>Module: streamWrite_1\l| | <vertexPropIn> Port: vertexPropIn \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		-6771784626565660559 [label="<base>Module: src_cache_access_2\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-2333880379163286671 [label="<base>Module: src_cache_read_engine_2\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-5346783751107933289 [label="<base>Module: streamReadVertex_1\l| | <vertexPropStrm> Port: vertexPropStrm \l|  " fontsize="30pt" shape=record]
		-2642734704061063768 [label="<base>Module: streamMerge_1\l| | <input_a> Port: input_a \l| <output> Port: output \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		-1561355991577338392 [label="<base>Module: streamApply_1\l| | <input_from_merge> Port: input_from_merge \l| <output_to_forward> Port: output_to_forward \l|  " fontsize="30pt" shape=record]
		-3102195136699178111 [label="<base>Module: streamForward_1\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		4063239036435588956 [label="<base>Module: streamWriteVertex_1\l| | <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		-8943052905247048840 -> 7092394049000639747 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		7092394049000639747 -> 6360188599127661719 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		7092394049000639747 -> -7972128088250800678 [label="d: 64" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=out2]
		6360188599127661719 -> -4925002512709363178 [label="d: 1" fontsize="30pt" headport=cmd_in overlap=false penwidth=5.0 tailport=cmd_out]
		-4925002512709363178 -> -7972128088250800678 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		-7972128088250800678 -> -8943052905247048840 [label="d: 1" fontsize="30pt" headport=propIn overlap=false penwidth=5.0 tailport=out]
		-8943052905247048840 -> 4443419577293353313 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=tmpVertexProp]
		-8943052905247048840 -> 4443419577293353313 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		-2333880379163286671 -> -6771784626565660559 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		-5346783751107933289 -> -2642734704061063768 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=vertexPropStrm]
		-2642734704061063768 -> -1561355991577338392 [label="d: 1" fontsize="30pt" headport=input_from_merge overlap=false penwidth=5.0 tailport=output]
		-1561355991577338392 -> -3102195136699178111 [label="d: 1" fontsize="30pt" headport=input overlap=false penwidth=5.0 tailport=output_to_forward]
		-3102195136699178111 -> 4063239036435588956 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
	}
	subgraph cluster_1 {
		node [style=filled]
		label=SLR1
		color=black
		8096252396877844242 [label="<base>Module: gs_2\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <tmpVertexProp> Port: tmpVertexProp \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		-2502591419663815390 [label="<base>Module: test_duplicate_512_2\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		-4619497661453066781 [label="<base>Module: coalesce_2\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		-3018540747783277809 [label="<base>Module: streamWrite_2\l| | <vertexPropIn> Port: vertexPropIn \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		3271846300786004081 [label="<base>Module: streamMerge_2\l| | <output> Port: output \l| <input_a> Port: input_a \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		8986141782639456385 [label="<base>Module: streamReadVertex_2\l| | <vertexPropStrm> Port: vertexPropStrm \l|  " fontsize="30pt" shape=record]
		-7081028347356092188 [label="<base>Module: streamForward_2\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		3846708328166147787 [label="<base>Module: streamWriteVertex_2\l| | <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		8096252396877844242 -> -2502591419663815390 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		-2502591419663815390 -> -4619497661453066781 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		8096252396877844242 -> -3018540747783277809 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=tmpVertexProp]
		8096252396877844242 -> -3018540747783277809 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		8986141782639456385 -> 3271846300786004081 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=vertexPropStrm]
		-7081028347356092188 -> 3846708328166147787 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
	}
	subgraph cluster_2 {
		node [style=filled]
		label=SLR2
		color=black
		5214946512309110482 [label="<base>Module: cmac_0\l| | <M_AXIS> Port: M_AXIS \l| <S_AXIS> Port: S_AXIS \l|  " fontsize="30pt" shape=record]
		-8495120247259815705 [label="<base>Module: networklayer_0\l| | <S_AXIS_eth2nl> Port: S_AXIS_eth2nl \l| <M_AXIS_nl2eth> Port: M_AXIS_nl2eth \l| <M_AXIS_nl2sk> Port: M_AXIS_nl2sk \l| <S_AXIS_sk2nl> Port: S_AXIS_sk2nl \l|  " fontsize="30pt" shape=record]
		5432126804182204599 [label="<base>Module: cmac_1\l| | <M_AXIS> Port: M_AXIS \l| <S_AXIS> Port: S_AXIS \l|  " fontsize="30pt" shape=record]
		2026973601708254416 [label="<base>Module: gs_3\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <tmpVertexProp> Port: tmpVertexProp \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		-3958511892129609736 [label="<base>Module: test_duplicate_512_3\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		-7229082956131606964 [label="<base>Module: coalesce_3\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		7629942583503360118 [label="<base>Module: src_cache_access_3\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		9121178147820485590 [label="<base>Module: src_cache_read_engine_3\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-4497772594368218021 [label="<base>Module: streamWrite_3\l| | <vertexPropIn> Port: vertexPropIn \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		-360737352739695889 [label="<base>Module: streamMerge_3\l| | <output> Port: output \l| <input_a> Port: input_a \l| <input_b> Port: input_b \l|  " fontsize="30pt" shape=record]
		-6534834781733997988 [label="<base>Module: streamReadVertex_3\l| | <vertexPropStrm> Port: vertexPropStrm \l|  " fontsize="30pt" shape=record]
		-6872490306166912394 [label="<base>Module: streamForward_3\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		-4466015428756001573 [label="<base>Module: streamWriteVertex_3\l| | <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		5214946512309110482 -> -8495120247259815705 [label="d: 1" fontsize="30pt" headport=S_AXIS_eth2nl overlap=false penwidth=5.0 tailport=M_AXIS]
		-8495120247259815705 -> 5214946512309110482 [label="d: 1" fontsize="30pt" headport=S_AXIS overlap=false penwidth=5.0 tailport=M_AXIS_nl2eth]
		2026973601708254416 -> -3958511892129609736 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		-3958511892129609736 -> -7229082956131606964 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		-3958511892129609736 -> 7629942583503360118 [label="d: 64" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=out2]
		-7229082956131606964 -> 9121178147820485590 [label="d: 1" fontsize="30pt" headport=cmd_in overlap=false penwidth=5.0 tailport=cmd_out]
		9121178147820485590 -> 7629942583503360118 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		7629942583503360118 -> 2026973601708254416 [label="d: 1" fontsize="30pt" headport=propIn overlap=false penwidth=5.0 tailport=out]
		2026973601708254416 -> -4497772594368218021 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=tmpVertexProp]
		2026973601708254416 -> -4497772594368218021 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		-6534834781733997988 -> -360737352739695889 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=vertexPropStrm]
		-8495120247259815705 -> -360737352739695889 [label="d: 2048" fontsize="30pt" headport=input_b overlap=false penwidth=5.0 tailport=M_AXIS_nl2sk]
		-6872490306166912394 -> -4466015428756001573 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
		-6872490306166912394 -> -8495120247259815705 [label="d: 1" fontsize="30pt" headport=S_AXIS_sk2nl overlap=false penwidth=5.0 tailport=output_b]
	}
	subgraph cluster_3 {
		node [style=filled]
		label=SLR3
		color=black
		4879529611354624157 [label="<base>Module: networklayer_1\l| | <S_AXIS_eth2nl> Port: S_AXIS_eth2nl \l| <M_AXIS_nl2eth> Port: M_AXIS_nl2eth \l| <M_AXIS_nl2sk> Port: M_AXIS_nl2sk \l| <S_AXIS_sk2nl> Port: S_AXIS_sk2nl \l|  " fontsize="30pt" shape=record]
		8123558825588842132 [label="<base>Module: gs_4\l| | <srcOut> Port: srcOut \l| <propIn> Port: propIn \l| <tmpVertexProp> Port: tmpVertexProp \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		2937311891365464120 [label="<base>Module: test_duplicate_512_4\l| | <in> Port: in \l| <out1> Port: out1 \l| <out2> Port: out2 \l|  " fontsize="30pt" shape=record]
		5324405479314722445 [label="<base>Module: coalesce_4\l| | <src_in> Port: src_in \l| <cmd_out> Port: cmd_out \l|  " fontsize="30pt" shape=record]
		-1141460091421035163 [label="<base>Module: src_cache_access_4\l| | <in> Port: in \l| <cache_line_in> Port: cache_line_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		5497775819836483616 [label="<base>Module: src_cache_read_engine_4\l| | <cmd_in> Port: cmd_in \l| <out> Port: out \l|  " fontsize="30pt" shape=record]
		-9504038375366061 [label="<base>Module: streamWrite_4\l| | <vertexPropIn> Port: vertexPropIn \l| <perfStartStrm> Port: perfStartStrm \l|  " fontsize="30pt" shape=record]
		253238170716753707 [label="<base>Module: streamForward_4\l| | <input> Port: input \l| <output_a> Port: output_a \l| <output_b> Port: output_b \l|  " fontsize="30pt" shape=record]
		6614526512884111527 [label="<base>Module: streamWriteVertex_4\l| | <vertexPropIn> Port: vertexPropIn \l|  " fontsize="30pt" shape=record]
		6761334140837432303 [label="<base>Module: streamSync_1\l| | <input> Port: input \l| <output> Port: output \l|  " fontsize="30pt" shape=record]
		-3722908830298230534 [label="<base>Module: streamMerge_4\l| | <input_b> Port: input_b \l| <input_a> Port: input_a \l| <output> Port: output \l|  " fontsize="30pt" shape=record]
		-1238933067932033858 [label="<base>Module: streamReadVertex_4\l| | <vertexPropStrm> Port: vertexPropStrm \l|  " fontsize="30pt" shape=record]
		8123558825588842132 -> 2937311891365464120 [label="d: 1" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=srcOut]
		2937311891365464120 -> 5324405479314722445 [label="d: 1" fontsize="30pt" headport=src_in overlap=false penwidth=5.0 tailport=out1]
		2937311891365464120 -> -1141460091421035163 [label="d: 64" fontsize="30pt" headport=in overlap=false penwidth=5.0 tailport=out2]
		5324405479314722445 -> 5497775819836483616 [label="d: 1" fontsize="30pt" headport=cmd_in overlap=false penwidth=5.0 tailport=cmd_out]
		5497775819836483616 -> -1141460091421035163 [label="d: 1" fontsize="30pt" headport=cache_line_in overlap=false penwidth=5.0 tailport=out]
		-1141460091421035163 -> 8123558825588842132 [label="d: 1" fontsize="30pt" headport=propIn overlap=false penwidth=5.0 tailport=out]
		8123558825588842132 -> -9504038375366061 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=tmpVertexProp]
		8123558825588842132 -> -9504038375366061 [label="d: 1" fontsize="30pt" headport=perfStartStrm overlap=false penwidth=5.0 tailport=perfStartStrm]
		4879529611354624157 -> 253238170716753707 [label="d: 2048" fontsize="30pt" headport=input overlap=false penwidth=5.0 tailport=M_AXIS_nl2sk]
		253238170716753707 -> 6614526512884111527 [label="d: 1" fontsize="30pt" headport=vertexPropIn overlap=false penwidth=5.0 tailport=output_a]
		253238170716753707 -> 6761334140837432303 [label="d: 1" fontsize="30pt" headport=input overlap=false penwidth=5.0 tailport=output_b]
		6761334140837432303 -> -3722908830298230534 [label="d: 1" fontsize="30pt" headport=input_b overlap=false penwidth=5.0 tailport=output]
		-1238933067932033858 -> -3722908830298230534 [label="d: 1" fontsize="30pt" headport=input_a overlap=false penwidth=5.0 tailport=vertexPropStrm]
		-3722908830298230534 -> 4879529611354624157 [label="d: 1" fontsize="30pt" headport=S_AXIS_sk2nl overlap=false penwidth=5.0 tailport=output]
	}
	5432126804182204599 -> 4879529611354624157 [label="d: 1" fontsize="60pt" headport=S_AXIS_eth2nl lhead=cluster_2 ltail=cluster_3 overlap=true penwidth=10.0 tailport=M_AXIS]
	4879529611354624157 -> 5432126804182204599 [label="d: 1" fontsize="60pt" headport=S_AXIS lhead=cluster_3 ltail=cluster_2 overlap=true penwidth=10.0 tailport=M_AXIS_nl2eth]
	-2502591419663815390 -> -6771784626565660559 [label="d: 64" fontsize="60pt" headport=in lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=out2]
	-4619497661453066781 -> -2333880379163286671 [label="d: 1" fontsize="60pt" headport=cmd_in lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=cmd_out]
	-6771784626565660559 -> 8096252396877844242 [label="d: 1" fontsize="60pt" headport=propIn lhead=cluster_0 ltail=cluster_1 overlap=true penwidth=10.0 tailport=out]
	3271846300786004081 -> -2642734704061063768 [label="d: 1" fontsize="60pt" headport=input_b lhead=cluster_1 ltail=cluster_0 overlap=true penwidth=10.0 tailport=output]
	-360737352739695889 -> 3271846300786004081 [label="d: 1" fontsize="60pt" headport=input_b lhead=cluster_2 ltail=cluster_1 overlap=true penwidth=10.0 tailport=output]
	-3102195136699178111 -> -7081028347356092188 [label="d: 1" fontsize="60pt" headport=input lhead=cluster_0 ltail=cluster_1 overlap=true penwidth=10.0 tailport=output_b]
	-7081028347356092188 -> -6872490306166912394 [label="d: 1" fontsize="60pt" headport=input lhead=cluster_1 ltail=cluster_2 overlap=true penwidth=10.0 tailport=output_b]
}
