// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _top_HH_
#define _top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_proc377.h"
#include "AXIvideo2Mat.h"
#include "CvtColor.h"
#include "In_Range.h"
#include "MedianBlur_5.h"
#include "Erode.h"
#include "Dilate203.h"
#include "Resize204.h"
#include "Dilate205.h"
#include "Dilate206.h"
#include "Dilate207.h"
#include "Dilate.h"
#include "Duplicate.h"
#include "Loop_CACHE_LEN_proc2.h"
#include "Resize.h"
#include "CvtColor_1.h"
#include "Add_Rectangle.h"
#include "Mat2AXIvideo.h"
#include "fifo_w11_d2_A.h"
#include "fifo_w12_d2_A.h"
#include "fifo_w11_d7_A.h"
#include "fifo_w12_d7_A.h"
#include "fifo_w11_d8_A.h"
#include "fifo_w12_d8_A.h"
#include "fifo_w9_d8_A.h"
#include "fifo_w10_d8_A.h"
#include "fifo_w9_d10_A.h"
#include "fifo_w10_d10_A.h"
#include "fifo_w9_d11_A.h"
#include "fifo_w10_d11_A.h"
#include "fifo_w9_d12_A.h"
#include "fifo_w10_d12_A.h"
#include "fifo_w9_d14_A.h"
#include "fifo_w10_d14_A.h"
#include "fifo_w11_d14_A.h"
#include "fifo_w12_d14_A.h"
#include "fifo_w32_d16_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w9_d2_A.h"
#include "fifo_w10_d2_A.h"
#include "start_for_Dilate2DeQ.h"
#include "start_for_Resize2Ee0.h"
#include "start_for_Dilate2Ffa.h"
#include "start_for_Dilate2Gfk.h"
#include "start_for_Dilate_U0.h"
#include "start_for_Resize_U0.h"
#include "start_for_Add_RecHfu.h"
#include "start_for_CvtColoIfE.h"
#include "start_for_In_RangJfO.h"
#include "start_for_MedianBKfY.h"
#include "start_for_Erode_U0.h"
#include "start_for_Dilate2Lf8.h"
#include "start_for_DuplicaMgi.h"
#include "start_for_Loop_CANgs.h"
#include "start_for_CvtColoOgC.h"
#include "start_for_Mat2AXIPgM.h"
#include "top_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct top : public sc_module {
    // Port declarations 52
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_out< sc_lv<32> > buffer_V_Addr_A;
    sc_out< sc_logic > buffer_V_EN_A;
    sc_out< sc_lv<32> > buffer_V_Din_A;
    sc_in< sc_lv<32> > buffer_V_Dout_A;
    sc_out< sc_lv<4> > buffer_V_WEN_A;
    sc_out< sc_logic > buffer_V_Clk_A;
    sc_out< sc_logic > buffer_V_Rst_A;
    sc_out< sc_lv<32> > buffer_V_Addr_B;
    sc_out< sc_logic > buffer_V_EN_B;
    sc_out< sc_lv<32> > buffer_V_Din_B;
    sc_in< sc_lv<32> > buffer_V_Dout_B;
    sc_out< sc_lv<4> > buffer_V_WEN_B;
    sc_out< sc_logic > buffer_V_Clk_B;
    sc_out< sc_logic > buffer_V_Rst_B;
    sc_in< sc_lv<32> > video_src_TDATA;
    sc_in< sc_lv<4> > video_src_TKEEP;
    sc_in< sc_lv<4> > video_src_TSTRB;
    sc_in< sc_lv<1> > video_src_TUSER;
    sc_in< sc_lv<1> > video_src_TLAST;
    sc_in< sc_lv<1> > video_src_TID;
    sc_in< sc_lv<1> > video_src_TDEST;
    sc_out< sc_lv<32> > video_dst_TDATA;
    sc_out< sc_lv<4> > video_dst_TKEEP;
    sc_out< sc_lv<4> > video_dst_TSTRB;
    sc_out< sc_lv<1> > video_dst_TUSER;
    sc_out< sc_lv<1> > video_dst_TLAST;
    sc_out< sc_lv<1> > video_dst_TID;
    sc_out< sc_lv<1> > video_dst_TDEST;
    sc_in< sc_logic > video_src_TVALID;
    sc_out< sc_logic > video_src_TREADY;
    sc_out< sc_logic > video_dst_TVALID;
    sc_in< sc_logic > video_dst_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    top(sc_module_name name);
    SC_HAS_PROCESS(top);

    ~top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    top_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* top_AXILiteS_s_axi_U;
    Block_proc377* Block_proc377_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    CvtColor* CvtColor_U0;
    In_Range* In_Range_U0;
    MedianBlur_5* MedianBlur_5_U0;
    Erode* Erode_U0;
    Dilate203* Dilate203_U0;
    Resize204* Resize204_U0;
    Dilate205* Dilate205_U0;
    Dilate206* Dilate206_U0;
    Dilate207* Dilate207_U0;
    Dilate* Dilate_U0;
    Duplicate* Duplicate_U0;
    Loop_CACHE_LEN_proc2* Loop_CACHE_LEN_proc2_U0;
    Resize* Resize_U0;
    CvtColor_1* CvtColor_1_U0;
    Add_Rectangle* Add_Rectangle_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    fifo_w11_d2_A* rgb_img_rows_V_c_U;
    fifo_w12_d2_A* rgb_img_cols_V_c_U;
    fifo_w11_d7_A* erode_blur_rows_V_c_U;
    fifo_w12_d7_A* erode_blur_cols_V_c_U;
    fifo_w11_d8_A* dilate1_rows_V_c_U;
    fifo_w12_d8_A* dilate1_cols_V_c_U;
    fifo_w9_d8_A* rdilate2_rows_V_c_U;
    fifo_w10_d8_A* rdilate2_cols_V_c_U;
    fifo_w9_d10_A* rdilate3_rows_V_c_U;
    fifo_w10_d10_A* rdilate3_cols_V_c_U;
    fifo_w9_d11_A* rdilate4_rows_V_c_U;
    fifo_w10_d11_A* rdilate4_cols_V_c_U;
    fifo_w9_d12_A* rdilate5_rows_V_c_U;
    fifo_w10_d12_A* rdilate5_cols_V_c_U;
    fifo_w9_d14_A* dilate_copy2_rows_V_s_U;
    fifo_w10_d14_A* dilate_copy2_cols_V_s_U;
    fifo_w11_d14_A* resize_dilate_rows_V_1_U;
    fifo_w12_d14_A* resize_dilate_cols_V_1_U;
    fifo_w32_d16_A* xleft_c_U;
    fifo_w32_d16_A* xright_c_U;
    fifo_w32_d16_A* ytop_c_U;
    fifo_w32_d16_A* ydown_c_U;
    fifo_w8_d2_A* rgb_img_data_stream_s_U;
    fifo_w8_d2_A* rgb_img_data_stream_1_U;
    fifo_w8_d2_A* rgb_img_data_stream_2_U;
    fifo_w11_d2_A* rgb_img_rows_V_c55_U;
    fifo_w12_d2_A* rgb_img_cols_V_c56_U;
    fifo_w8_d2_A* hsv_img_data_stream_s_U;
    fifo_w8_d2_A* hsv_img_data_stream_1_U;
    fifo_w8_d2_A* hsv_img_data_stream_2_U;
    fifo_w8_d2_A* binary_hsv_data_stre_U;
    fifo_w8_d2_A* blur_binary_data_str_U;
    fifo_w8_d2_A* erode_blur_data_stre_U;
    fifo_w8_d2_A* dilate1_data_stream_s_U;
    fifo_w8_d2_A* rdilate2_data_stream_U;
    fifo_w9_d2_A* rdilate2_rows_V_c57_U;
    fifo_w10_d2_A* rdilate2_cols_V_c58_U;
    fifo_w8_d2_A* rdilate3_data_stream_U;
    fifo_w8_d2_A* rdilate4_data_stream_U;
    fifo_w8_d2_A* rdilate5_data_stream_U;
    fifo_w8_d2_A* rdilate6_data_stream_U;
    fifo_w8_d2_A* dilate_copy1_data_st_U;
    fifo_w8_d2_A* dilate_copy2_data_st_U;
    fifo_w8_d2_A* resize_dilate_data_s_U;
    fifo_w11_d2_A* resize_dilate_rows_V_U;
    fifo_w12_d2_A* resize_dilate_cols_V_U;
    fifo_w8_d2_A* output_img_data_stre_U;
    fifo_w8_d2_A* output_img_data_stre_1_U;
    fifo_w8_d2_A* output_img_data_stre_2_U;
    fifo_w8_d2_A* output_img_rec_data_s_U;
    fifo_w8_d2_A* output_img_rec_data_1_U;
    fifo_w8_d2_A* output_img_rec_data_2_U;
    start_for_Dilate2DeQ* start_for_Dilate2DeQ_U;
    start_for_Resize2Ee0* start_for_Resize2Ee0_U;
    start_for_Dilate2Ffa* start_for_Dilate2Ffa_U;
    start_for_Dilate2Gfk* start_for_Dilate2Gfk_U;
    start_for_Dilate_U0* start_for_Dilate_U0_U;
    start_for_Resize_U0* start_for_Resize_U0_U;
    start_for_Add_RecHfu* start_for_Add_RecHfu_U;
    start_for_CvtColoIfE* start_for_CvtColoIfE_U;
    start_for_In_RangJfO* start_for_In_RangJfO_U;
    start_for_MedianBKfY* start_for_MedianBKfY_U;
    start_for_Erode_U0* start_for_Erode_U0_U;
    start_for_Dilate2Lf8* start_for_Dilate2Lf8_U;
    start_for_DuplicaMgi* start_for_DuplicaMgi_U;
    start_for_Loop_CANgs* start_for_Loop_CANgs_U;
    start_for_CvtColoOgC* start_for_CvtColoOgC_U;
    start_for_Mat2AXIPgM* start_for_Mat2AXIPgM_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > xleft_s;
    sc_signal< sc_lv<32> > xright_s;
    sc_signal< sc_lv<32> > ytop_s;
    sc_signal< sc_lv<32> > ydown_s;
    sc_signal< sc_logic > Block_proc377_U0_ap_start;
    sc_signal< sc_logic > Block_proc377_U0_start_full_n;
    sc_signal< sc_logic > Block_proc377_U0_ap_done;
    sc_signal< sc_logic > Block_proc377_U0_ap_continue;
    sc_signal< sc_logic > Block_proc377_U0_ap_idle;
    sc_signal< sc_logic > Block_proc377_U0_ap_ready;
    sc_signal< sc_logic > Block_proc377_U0_start_out;
    sc_signal< sc_logic > Block_proc377_U0_start_write;
    sc_signal< sc_lv<11> > Block_proc377_U0_rgb_img_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rgb_img_rows_V_out_write;
    sc_signal< sc_lv<12> > Block_proc377_U0_rgb_img_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rgb_img_cols_V_out_write;
    sc_signal< sc_lv<11> > Block_proc377_U0_erode_blur_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_erode_blur_rows_V_out_write;
    sc_signal< sc_lv<12> > Block_proc377_U0_erode_blur_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_erode_blur_cols_V_out_write;
    sc_signal< sc_lv<11> > Block_proc377_U0_dilate1_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_dilate1_rows_V_out_write;
    sc_signal< sc_lv<12> > Block_proc377_U0_dilate1_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_dilate1_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_proc377_U0_rdilate2_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate2_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_proc377_U0_rdilate2_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate2_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_proc377_U0_rdilate3_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate3_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_proc377_U0_rdilate3_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate3_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_proc377_U0_rdilate4_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate4_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_proc377_U0_rdilate4_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate4_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_proc377_U0_rdilate5_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate5_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_proc377_U0_rdilate5_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_rdilate5_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_proc377_U0_dilate_copy2_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_dilate_copy2_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_proc377_U0_dilate_copy2_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_dilate_copy2_cols_V_out_write;
    sc_signal< sc_lv<11> > Block_proc377_U0_resize_dilate_rows_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_resize_dilate_rows_V_out_write;
    sc_signal< sc_lv<12> > Block_proc377_U0_resize_dilate_cols_V_out_din;
    sc_signal< sc_logic > Block_proc377_U0_resize_dilate_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_proc377_U0_xleft_out_din;
    sc_signal< sc_logic > Block_proc377_U0_xleft_out_write;
    sc_signal< sc_lv<32> > Block_proc377_U0_xright_out_din;
    sc_signal< sc_logic > Block_proc377_U0_xright_out_write;
    sc_signal< sc_lv<32> > Block_proc377_U0_ytop_out_din;
    sc_signal< sc_logic > Block_proc377_U0_ytop_out_write;
    sc_signal< sc_lv<32> > Block_proc377_U0_ydown_out_din;
    sc_signal< sc_logic > Block_proc377_U0_ydown_out_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_video_src_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<11> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<12> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > CvtColor_U0_ap_start;
    sc_signal< sc_logic > CvtColor_U0_ap_done;
    sc_signal< sc_logic > CvtColor_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_U0_start_out;
    sc_signal< sc_logic > CvtColor_U0_start_write;
    sc_signal< sc_logic > CvtColor_U0_p_src_rows_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_cols_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > In_Range_U0_ap_start;
    sc_signal< sc_logic > In_Range_U0_ap_done;
    sc_signal< sc_logic > In_Range_U0_ap_continue;
    sc_signal< sc_logic > In_Range_U0_ap_idle;
    sc_signal< sc_logic > In_Range_U0_ap_ready;
    sc_signal< sc_logic > In_Range_U0_start_out;
    sc_signal< sc_logic > In_Range_U0_start_write;
    sc_signal< sc_logic > In_Range_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > In_Range_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > In_Range_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > In_Range_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > In_Range_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > MedianBlur_5_U0_ap_start;
    sc_signal< sc_logic > MedianBlur_5_U0_ap_done;
    sc_signal< sc_logic > MedianBlur_5_U0_ap_continue;
    sc_signal< sc_logic > MedianBlur_5_U0_ap_idle;
    sc_signal< sc_logic > MedianBlur_5_U0_ap_ready;
    sc_signal< sc_logic > MedianBlur_5_U0_start_out;
    sc_signal< sc_logic > MedianBlur_5_U0_start_write;
    sc_signal< sc_logic > MedianBlur_5_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > MedianBlur_5_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > MedianBlur_5_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > Erode_U0_ap_start;
    sc_signal< sc_logic > Erode_U0_ap_done;
    sc_signal< sc_logic > Erode_U0_ap_continue;
    sc_signal< sc_logic > Erode_U0_ap_idle;
    sc_signal< sc_logic > Erode_U0_ap_ready;
    sc_signal< sc_logic > Erode_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Erode_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Erode_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Dilate203_U0_ap_start;
    sc_signal< sc_logic > Dilate203_U0_ap_done;
    sc_signal< sc_logic > Dilate203_U0_ap_continue;
    sc_signal< sc_logic > Dilate203_U0_ap_idle;
    sc_signal< sc_logic > Dilate203_U0_ap_ready;
    sc_signal< sc_logic > Dilate203_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Dilate203_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Dilate203_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Dilate203_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Dilate203_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Resize204_U0_ap_start;
    sc_signal< sc_logic > Resize204_U0_ap_done;
    sc_signal< sc_logic > Resize204_U0_ap_continue;
    sc_signal< sc_logic > Resize204_U0_ap_idle;
    sc_signal< sc_logic > Resize204_U0_ap_ready;
    sc_signal< sc_logic > Resize204_U0_start_out;
    sc_signal< sc_logic > Resize204_U0_start_write;
    sc_signal< sc_logic > Resize204_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Resize204_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Resize204_U0_p_src_data_stream_V_read;
    sc_signal< sc_logic > Resize204_U0_p_dst_rows_V_read;
    sc_signal< sc_logic > Resize204_U0_p_dst_cols_V_read;
    sc_signal< sc_lv<8> > Resize204_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Resize204_U0_p_dst_data_stream_V_write;
    sc_signal< sc_lv<9> > Resize204_U0_p_dst_rows_V_out_din;
    sc_signal< sc_logic > Resize204_U0_p_dst_rows_V_out_write;
    sc_signal< sc_lv<10> > Resize204_U0_p_dst_cols_V_out_din;
    sc_signal< sc_logic > Resize204_U0_p_dst_cols_V_out_write;
    sc_signal< sc_logic > Dilate205_U0_ap_start;
    sc_signal< sc_logic > Dilate205_U0_ap_done;
    sc_signal< sc_logic > Dilate205_U0_ap_continue;
    sc_signal< sc_logic > Dilate205_U0_ap_idle;
    sc_signal< sc_logic > Dilate205_U0_ap_ready;
    sc_signal< sc_logic > Dilate205_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Dilate205_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Dilate205_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Dilate205_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Dilate205_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Dilate206_U0_ap_start;
    sc_signal< sc_logic > Dilate206_U0_ap_done;
    sc_signal< sc_logic > Dilate206_U0_ap_continue;
    sc_signal< sc_logic > Dilate206_U0_ap_idle;
    sc_signal< sc_logic > Dilate206_U0_ap_ready;
    sc_signal< sc_logic > Dilate206_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Dilate206_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Dilate206_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Dilate206_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Dilate206_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Dilate207_U0_ap_start;
    sc_signal< sc_logic > Dilate207_U0_ap_done;
    sc_signal< sc_logic > Dilate207_U0_ap_continue;
    sc_signal< sc_logic > Dilate207_U0_ap_idle;
    sc_signal< sc_logic > Dilate207_U0_ap_ready;
    sc_signal< sc_logic > Dilate207_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Dilate207_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Dilate207_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Dilate207_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Dilate207_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Dilate_U0_ap_start;
    sc_signal< sc_logic > Dilate_U0_ap_done;
    sc_signal< sc_logic > Dilate_U0_ap_continue;
    sc_signal< sc_logic > Dilate_U0_ap_idle;
    sc_signal< sc_logic > Dilate_U0_ap_ready;
    sc_signal< sc_logic > Dilate_U0_start_out;
    sc_signal< sc_logic > Dilate_U0_start_write;
    sc_signal< sc_logic > Dilate_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Dilate_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Dilate_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Dilate_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Dilate_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_start_out;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_ap_start;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_ap_done;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_ap_continue;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_ap_idle;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_ap_ready;
    sc_signal< sc_lv<32> > Loop_CACHE_LEN_proc2_U0_buffer_V_Addr_A;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_buffer_V_EN_A;
    sc_signal< sc_lv<4> > Loop_CACHE_LEN_proc2_U0_buffer_V_WEN_A;
    sc_signal< sc_lv<32> > Loop_CACHE_LEN_proc2_U0_buffer_V_Din_A;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_dilate_copy1_data_stream_0_V_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Resize_U0_ap_start;
    sc_signal< sc_logic > Resize_U0_ap_done;
    sc_signal< sc_logic > Resize_U0_ap_continue;
    sc_signal< sc_logic > Resize_U0_ap_idle;
    sc_signal< sc_logic > Resize_U0_ap_ready;
    sc_signal< sc_logic > Resize_U0_start_out;
    sc_signal< sc_logic > Resize_U0_start_write;
    sc_signal< sc_logic > Resize_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Resize_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Resize_U0_p_src_data_stream_V_read;
    sc_signal< sc_logic > Resize_U0_p_dst_rows_V_read;
    sc_signal< sc_logic > Resize_U0_p_dst_cols_V_read;
    sc_signal< sc_lv<8> > Resize_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Resize_U0_p_dst_data_stream_V_write;
    sc_signal< sc_lv<11> > Resize_U0_p_dst_rows_V_out_din;
    sc_signal< sc_logic > Resize_U0_p_dst_rows_V_out_write;
    sc_signal< sc_lv<12> > Resize_U0_p_dst_cols_V_out_din;
    sc_signal< sc_logic > Resize_U0_p_dst_cols_V_out_write;
    sc_signal< sc_logic > CvtColor_1_U0_ap_start;
    sc_signal< sc_logic > CvtColor_1_U0_ap_done;
    sc_signal< sc_logic > CvtColor_1_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_1_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_1_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_1_U0_p_src_rows_V_read;
    sc_signal< sc_logic > CvtColor_1_U0_p_src_cols_V_read;
    sc_signal< sc_logic > CvtColor_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > CvtColor_1_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > CvtColor_1_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > CvtColor_1_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > CvtColor_1_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > CvtColor_1_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > CvtColor_1_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_start;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_done;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_continue;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_idle;
    sc_signal< sc_logic > Add_Rectangle_U0_ap_ready;
    sc_signal< sc_logic > Add_Rectangle_U0_start_out;
    sc_signal< sc_logic > Add_Rectangle_U0_start_write;
    sc_signal< sc_logic > Add_Rectangle_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > Add_Rectangle_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > Add_Rectangle_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Add_Rectangle_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Add_Rectangle_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Add_Rectangle_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Add_Rectangle_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Add_Rectangle_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Add_Rectangle_U0_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Add_Rectangle_U0_xleft_read;
    sc_signal< sc_logic > Add_Rectangle_U0_xright_read;
    sc_signal< sc_logic > Add_Rectangle_U0_ytop_read;
    sc_signal< sc_logic > Add_Rectangle_U0_ydown_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<32> > Mat2AXIvideo_U0_video_dst_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_video_dst_TVALID;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_video_dst_TKEEP;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_video_dst_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_video_dst_TDEST;
    sc_signal< sc_logic > rgb_img_rows_V_c_full_n;
    sc_signal< sc_lv<11> > rgb_img_rows_V_c_dout;
    sc_signal< sc_logic > rgb_img_rows_V_c_empty_n;
    sc_signal< sc_logic > rgb_img_cols_V_c_full_n;
    sc_signal< sc_lv<12> > rgb_img_cols_V_c_dout;
    sc_signal< sc_logic > rgb_img_cols_V_c_empty_n;
    sc_signal< sc_logic > erode_blur_rows_V_c_full_n;
    sc_signal< sc_lv<11> > erode_blur_rows_V_c_dout;
    sc_signal< sc_logic > erode_blur_rows_V_c_empty_n;
    sc_signal< sc_logic > erode_blur_cols_V_c_full_n;
    sc_signal< sc_lv<12> > erode_blur_cols_V_c_dout;
    sc_signal< sc_logic > erode_blur_cols_V_c_empty_n;
    sc_signal< sc_logic > dilate1_rows_V_c_full_n;
    sc_signal< sc_lv<11> > dilate1_rows_V_c_dout;
    sc_signal< sc_logic > dilate1_rows_V_c_empty_n;
    sc_signal< sc_logic > dilate1_cols_V_c_full_n;
    sc_signal< sc_lv<12> > dilate1_cols_V_c_dout;
    sc_signal< sc_logic > dilate1_cols_V_c_empty_n;
    sc_signal< sc_logic > rdilate2_rows_V_c_full_n;
    sc_signal< sc_lv<9> > rdilate2_rows_V_c_dout;
    sc_signal< sc_logic > rdilate2_rows_V_c_empty_n;
    sc_signal< sc_logic > rdilate2_cols_V_c_full_n;
    sc_signal< sc_lv<10> > rdilate2_cols_V_c_dout;
    sc_signal< sc_logic > rdilate2_cols_V_c_empty_n;
    sc_signal< sc_logic > rdilate3_rows_V_c_full_n;
    sc_signal< sc_lv<9> > rdilate3_rows_V_c_dout;
    sc_signal< sc_logic > rdilate3_rows_V_c_empty_n;
    sc_signal< sc_logic > rdilate3_cols_V_c_full_n;
    sc_signal< sc_lv<10> > rdilate3_cols_V_c_dout;
    sc_signal< sc_logic > rdilate3_cols_V_c_empty_n;
    sc_signal< sc_logic > rdilate4_rows_V_c_full_n;
    sc_signal< sc_lv<9> > rdilate4_rows_V_c_dout;
    sc_signal< sc_logic > rdilate4_rows_V_c_empty_n;
    sc_signal< sc_logic > rdilate4_cols_V_c_full_n;
    sc_signal< sc_lv<10> > rdilate4_cols_V_c_dout;
    sc_signal< sc_logic > rdilate4_cols_V_c_empty_n;
    sc_signal< sc_logic > rdilate5_rows_V_c_full_n;
    sc_signal< sc_lv<9> > rdilate5_rows_V_c_dout;
    sc_signal< sc_logic > rdilate5_rows_V_c_empty_n;
    sc_signal< sc_logic > rdilate5_cols_V_c_full_n;
    sc_signal< sc_lv<10> > rdilate5_cols_V_c_dout;
    sc_signal< sc_logic > rdilate5_cols_V_c_empty_n;
    sc_signal< sc_logic > dilate_copy2_rows_V_s_full_n;
    sc_signal< sc_lv<9> > dilate_copy2_rows_V_s_dout;
    sc_signal< sc_logic > dilate_copy2_rows_V_s_empty_n;
    sc_signal< sc_logic > dilate_copy2_cols_V_s_full_n;
    sc_signal< sc_lv<10> > dilate_copy2_cols_V_s_dout;
    sc_signal< sc_logic > dilate_copy2_cols_V_s_empty_n;
    sc_signal< sc_logic > resize_dilate_rows_V_1_full_n;
    sc_signal< sc_lv<11> > resize_dilate_rows_V_1_dout;
    sc_signal< sc_logic > resize_dilate_rows_V_1_empty_n;
    sc_signal< sc_logic > resize_dilate_cols_V_1_full_n;
    sc_signal< sc_lv<12> > resize_dilate_cols_V_1_dout;
    sc_signal< sc_logic > resize_dilate_cols_V_1_empty_n;
    sc_signal< sc_logic > xleft_c_full_n;
    sc_signal< sc_lv<32> > xleft_c_dout;
    sc_signal< sc_logic > xleft_c_empty_n;
    sc_signal< sc_logic > xright_c_full_n;
    sc_signal< sc_lv<32> > xright_c_dout;
    sc_signal< sc_logic > xright_c_empty_n;
    sc_signal< sc_logic > ytop_c_full_n;
    sc_signal< sc_lv<32> > ytop_c_dout;
    sc_signal< sc_logic > ytop_c_empty_n;
    sc_signal< sc_logic > ydown_c_full_n;
    sc_signal< sc_lv<32> > ydown_c_dout;
    sc_signal< sc_logic > ydown_c_empty_n;
    sc_signal< sc_logic > rgb_img_data_stream_s_full_n;
    sc_signal< sc_lv<8> > rgb_img_data_stream_s_dout;
    sc_signal< sc_logic > rgb_img_data_stream_s_empty_n;
    sc_signal< sc_logic > rgb_img_data_stream_1_full_n;
    sc_signal< sc_lv<8> > rgb_img_data_stream_1_dout;
    sc_signal< sc_logic > rgb_img_data_stream_1_empty_n;
    sc_signal< sc_logic > rgb_img_data_stream_2_full_n;
    sc_signal< sc_lv<8> > rgb_img_data_stream_2_dout;
    sc_signal< sc_logic > rgb_img_data_stream_2_empty_n;
    sc_signal< sc_logic > rgb_img_rows_V_c55_full_n;
    sc_signal< sc_lv<11> > rgb_img_rows_V_c55_dout;
    sc_signal< sc_logic > rgb_img_rows_V_c55_empty_n;
    sc_signal< sc_logic > rgb_img_cols_V_c56_full_n;
    sc_signal< sc_lv<12> > rgb_img_cols_V_c56_dout;
    sc_signal< sc_logic > rgb_img_cols_V_c56_empty_n;
    sc_signal< sc_logic > hsv_img_data_stream_s_full_n;
    sc_signal< sc_lv<8> > hsv_img_data_stream_s_dout;
    sc_signal< sc_logic > hsv_img_data_stream_s_empty_n;
    sc_signal< sc_logic > hsv_img_data_stream_1_full_n;
    sc_signal< sc_lv<8> > hsv_img_data_stream_1_dout;
    sc_signal< sc_logic > hsv_img_data_stream_1_empty_n;
    sc_signal< sc_logic > hsv_img_data_stream_2_full_n;
    sc_signal< sc_lv<8> > hsv_img_data_stream_2_dout;
    sc_signal< sc_logic > hsv_img_data_stream_2_empty_n;
    sc_signal< sc_logic > binary_hsv_data_stre_full_n;
    sc_signal< sc_lv<8> > binary_hsv_data_stre_dout;
    sc_signal< sc_logic > binary_hsv_data_stre_empty_n;
    sc_signal< sc_logic > blur_binary_data_str_full_n;
    sc_signal< sc_lv<8> > blur_binary_data_str_dout;
    sc_signal< sc_logic > blur_binary_data_str_empty_n;
    sc_signal< sc_logic > erode_blur_data_stre_full_n;
    sc_signal< sc_lv<8> > erode_blur_data_stre_dout;
    sc_signal< sc_logic > erode_blur_data_stre_empty_n;
    sc_signal< sc_logic > dilate1_data_stream_s_full_n;
    sc_signal< sc_lv<8> > dilate1_data_stream_s_dout;
    sc_signal< sc_logic > dilate1_data_stream_s_empty_n;
    sc_signal< sc_logic > rdilate2_data_stream_full_n;
    sc_signal< sc_lv<8> > rdilate2_data_stream_dout;
    sc_signal< sc_logic > rdilate2_data_stream_empty_n;
    sc_signal< sc_logic > rdilate2_rows_V_c57_full_n;
    sc_signal< sc_lv<9> > rdilate2_rows_V_c57_dout;
    sc_signal< sc_logic > rdilate2_rows_V_c57_empty_n;
    sc_signal< sc_logic > rdilate2_cols_V_c58_full_n;
    sc_signal< sc_lv<10> > rdilate2_cols_V_c58_dout;
    sc_signal< sc_logic > rdilate2_cols_V_c58_empty_n;
    sc_signal< sc_logic > rdilate3_data_stream_full_n;
    sc_signal< sc_lv<8> > rdilate3_data_stream_dout;
    sc_signal< sc_logic > rdilate3_data_stream_empty_n;
    sc_signal< sc_logic > rdilate4_data_stream_full_n;
    sc_signal< sc_lv<8> > rdilate4_data_stream_dout;
    sc_signal< sc_logic > rdilate4_data_stream_empty_n;
    sc_signal< sc_logic > rdilate5_data_stream_full_n;
    sc_signal< sc_lv<8> > rdilate5_data_stream_dout;
    sc_signal< sc_logic > rdilate5_data_stream_empty_n;
    sc_signal< sc_logic > rdilate6_data_stream_full_n;
    sc_signal< sc_lv<8> > rdilate6_data_stream_dout;
    sc_signal< sc_logic > rdilate6_data_stream_empty_n;
    sc_signal< sc_logic > dilate_copy1_data_st_full_n;
    sc_signal< sc_lv<8> > dilate_copy1_data_st_dout;
    sc_signal< sc_logic > dilate_copy1_data_st_empty_n;
    sc_signal< sc_logic > dilate_copy2_data_st_full_n;
    sc_signal< sc_lv<8> > dilate_copy2_data_st_dout;
    sc_signal< sc_logic > dilate_copy2_data_st_empty_n;
    sc_signal< sc_logic > resize_dilate_data_s_full_n;
    sc_signal< sc_lv<8> > resize_dilate_data_s_dout;
    sc_signal< sc_logic > resize_dilate_data_s_empty_n;
    sc_signal< sc_logic > resize_dilate_rows_V_full_n;
    sc_signal< sc_lv<11> > resize_dilate_rows_V_dout;
    sc_signal< sc_logic > resize_dilate_rows_V_empty_n;
    sc_signal< sc_logic > resize_dilate_cols_V_full_n;
    sc_signal< sc_lv<12> > resize_dilate_cols_V_dout;
    sc_signal< sc_logic > resize_dilate_cols_V_empty_n;
    sc_signal< sc_logic > output_img_data_stre_full_n;
    sc_signal< sc_lv<8> > output_img_data_stre_dout;
    sc_signal< sc_logic > output_img_data_stre_empty_n;
    sc_signal< sc_logic > output_img_data_stre_1_full_n;
    sc_signal< sc_lv<8> > output_img_data_stre_1_dout;
    sc_signal< sc_logic > output_img_data_stre_1_empty_n;
    sc_signal< sc_logic > output_img_data_stre_2_full_n;
    sc_signal< sc_lv<8> > output_img_data_stre_2_dout;
    sc_signal< sc_logic > output_img_data_stre_2_empty_n;
    sc_signal< sc_logic > output_img_rec_data_s_full_n;
    sc_signal< sc_lv<8> > output_img_rec_data_s_dout;
    sc_signal< sc_logic > output_img_rec_data_s_empty_n;
    sc_signal< sc_logic > output_img_rec_data_1_full_n;
    sc_signal< sc_lv<8> > output_img_rec_data_1_dout;
    sc_signal< sc_logic > output_img_rec_data_1_empty_n;
    sc_signal< sc_logic > output_img_rec_data_2_full_n;
    sc_signal< sc_lv<8> > output_img_rec_data_2_dout;
    sc_signal< sc_logic > output_img_rec_data_2_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_proc377_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_proc377_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_proc377_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Dilate203_U0_din;
    sc_signal< sc_logic > start_for_Dilate203_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Dilate203_U0_dout;
    sc_signal< sc_logic > start_for_Dilate203_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Resize204_U0_din;
    sc_signal< sc_logic > start_for_Resize204_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Resize204_U0_dout;
    sc_signal< sc_logic > start_for_Resize204_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Dilate206_U0_din;
    sc_signal< sc_logic > start_for_Dilate206_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Dilate206_U0_dout;
    sc_signal< sc_logic > start_for_Dilate206_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Dilate207_U0_din;
    sc_signal< sc_logic > start_for_Dilate207_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Dilate207_U0_dout;
    sc_signal< sc_logic > start_for_Dilate207_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Dilate_U0_din;
    sc_signal< sc_logic > start_for_Dilate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Dilate_U0_dout;
    sc_signal< sc_logic > start_for_Dilate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Resize_U0_din;
    sc_signal< sc_logic > start_for_Resize_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Resize_U0_dout;
    sc_signal< sc_logic > start_for_Resize_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Add_Rectangle_U0_din;
    sc_signal< sc_logic > start_for_Add_Rectangle_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Add_Rectangle_U0_dout;
    sc_signal< sc_logic > start_for_Add_Rectangle_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_din;
    sc_signal< sc_logic > start_for_CvtColor_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_dout;
    sc_signal< sc_logic > start_for_CvtColor_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_In_Range_U0_din;
    sc_signal< sc_logic > start_for_In_Range_U0_full_n;
    sc_signal< sc_lv<1> > start_for_In_Range_U0_dout;
    sc_signal< sc_logic > start_for_In_Range_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_MedianBlur_5_U0_din;
    sc_signal< sc_logic > start_for_MedianBlur_5_U0_full_n;
    sc_signal< sc_lv<1> > start_for_MedianBlur_5_U0_dout;
    sc_signal< sc_logic > start_for_MedianBlur_5_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Erode_U0_din;
    sc_signal< sc_logic > start_for_Erode_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Erode_U0_dout;
    sc_signal< sc_logic > start_for_Erode_U0_empty_n;
    sc_signal< sc_logic > Erode_U0_start_full_n;
    sc_signal< sc_logic > Erode_U0_start_write;
    sc_signal< sc_logic > Dilate203_U0_start_full_n;
    sc_signal< sc_logic > Dilate203_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Dilate205_U0_din;
    sc_signal< sc_logic > start_for_Dilate205_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Dilate205_U0_dout;
    sc_signal< sc_logic > start_for_Dilate205_U0_empty_n;
    sc_signal< sc_logic > Dilate205_U0_start_full_n;
    sc_signal< sc_logic > Dilate205_U0_start_write;
    sc_signal< sc_logic > Dilate206_U0_start_full_n;
    sc_signal< sc_logic > Dilate206_U0_start_write;
    sc_signal< sc_logic > Dilate207_U0_start_full_n;
    sc_signal< sc_logic > Dilate207_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Loop_CACHE_LEN_proc2_U0_din;
    sc_signal< sc_logic > start_for_Loop_CACHE_LEN_proc2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Loop_CACHE_LEN_proc2_U0_dout;
    sc_signal< sc_logic > start_for_Loop_CACHE_LEN_proc2_U0_empty_n;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_start_full_n;
    sc_signal< sc_logic > Loop_CACHE_LEN_proc2_U0_start_write;
    sc_signal< sc_lv<1> > start_for_CvtColor_1_U0_din;
    sc_signal< sc_logic > start_for_CvtColor_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_1_U0_dout;
    sc_signal< sc_logic > start_for_CvtColor_1_U0_empty_n;
    sc_signal< sc_logic > CvtColor_1_U0_start_full_n;
    sc_signal< sc_logic > CvtColor_1_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_empty_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Add_Rectangle_U0_ap_continue();
    void thread_Add_Rectangle_U0_ap_start();
    void thread_Block_proc377_U0_ap_continue();
    void thread_Block_proc377_U0_ap_start();
    void thread_Block_proc377_U0_start_full_n();
    void thread_CvtColor_1_U0_ap_continue();
    void thread_CvtColor_1_U0_ap_start();
    void thread_CvtColor_1_U0_start_full_n();
    void thread_CvtColor_1_U0_start_write();
    void thread_CvtColor_U0_ap_continue();
    void thread_CvtColor_U0_ap_start();
    void thread_Dilate203_U0_ap_continue();
    void thread_Dilate203_U0_ap_start();
    void thread_Dilate203_U0_start_full_n();
    void thread_Dilate203_U0_start_write();
    void thread_Dilate205_U0_ap_continue();
    void thread_Dilate205_U0_ap_start();
    void thread_Dilate205_U0_start_full_n();
    void thread_Dilate205_U0_start_write();
    void thread_Dilate206_U0_ap_continue();
    void thread_Dilate206_U0_ap_start();
    void thread_Dilate206_U0_start_full_n();
    void thread_Dilate206_U0_start_write();
    void thread_Dilate207_U0_ap_continue();
    void thread_Dilate207_U0_ap_start();
    void thread_Dilate207_U0_start_full_n();
    void thread_Dilate207_U0_start_write();
    void thread_Dilate_U0_ap_continue();
    void thread_Dilate_U0_ap_start();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_Erode_U0_ap_continue();
    void thread_Erode_U0_ap_start();
    void thread_Erode_U0_start_full_n();
    void thread_Erode_U0_start_write();
    void thread_In_Range_U0_ap_continue();
    void thread_In_Range_U0_ap_start();
    void thread_Loop_CACHE_LEN_proc2_U0_ap_continue();
    void thread_Loop_CACHE_LEN_proc2_U0_ap_start();
    void thread_Loop_CACHE_LEN_proc2_U0_start_full_n();
    void thread_Loop_CACHE_LEN_proc2_U0_start_write();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_MedianBlur_5_U0_ap_continue();
    void thread_MedianBlur_5_U0_ap_start();
    void thread_Resize204_U0_ap_continue();
    void thread_Resize204_U0_ap_start();
    void thread_Resize_U0_ap_continue();
    void thread_Resize_U0_ap_start();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2Mat_U0_ap_ready();
    void thread_ap_sync_Block_proc377_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_buffer_V_Addr_A();
    void thread_buffer_V_Addr_B();
    void thread_buffer_V_Clk_A();
    void thread_buffer_V_Clk_B();
    void thread_buffer_V_Din_A();
    void thread_buffer_V_Din_B();
    void thread_buffer_V_EN_A();
    void thread_buffer_V_EN_B();
    void thread_buffer_V_Rst_A();
    void thread_buffer_V_Rst_B();
    void thread_buffer_V_WEN_A();
    void thread_buffer_V_WEN_B();
    void thread_start_for_Add_Rectangle_U0_din();
    void thread_start_for_CvtColor_1_U0_din();
    void thread_start_for_CvtColor_U0_din();
    void thread_start_for_Dilate203_U0_din();
    void thread_start_for_Dilate205_U0_din();
    void thread_start_for_Dilate206_U0_din();
    void thread_start_for_Dilate207_U0_din();
    void thread_start_for_Dilate_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_Erode_U0_din();
    void thread_start_for_In_Range_U0_din();
    void thread_start_for_Loop_CACHE_LEN_proc2_U0_din();
    void thread_start_for_Mat2AXIvideo_U0_din();
    void thread_start_for_MedianBlur_5_U0_din();
    void thread_start_for_Resize204_U0_din();
    void thread_start_for_Resize_U0_din();
    void thread_video_dst_TDATA();
    void thread_video_dst_TDEST();
    void thread_video_dst_TID();
    void thread_video_dst_TKEEP();
    void thread_video_dst_TLAST();
    void thread_video_dst_TSTRB();
    void thread_video_dst_TUSER();
    void thread_video_dst_TVALID();
    void thread_video_src_TREADY();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
