Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 12 16:43:53 2019
| Host         : DESKTOP-NM2AVR9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ddrtovga_top_timing_summary_routed.rpt -pb ddrtovga_top_timing_summary_routed.pb -rpx ddrtovga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ddrtovga_top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 16 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.584        0.000                      0                56660        0.041        0.000                      0                56600        1.100        0.000                       0                 12041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_ori_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_10m_clk_wiz_0                                                                         {0.000 50.000}       100.000         10.000          
  clk_50m_clk_wiz_0                                                                         {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0                                                                        {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
fmcin                                                                                       {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ori_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_10m_clk_wiz_0                                                                              97.168        0.000                      0                  151        0.117        0.000                      0                  151       49.600        0.000                       0                    84  
  clk_50m_clk_wiz_0                                                                               3.295        0.000                      0                10553        0.067        0.000                      0                10553        4.232        0.000                       0                  5541  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                          3.592        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.906        0.000                      0                  928        0.050        0.000                      0                  928       15.732        0.000                       0                   483  
fmcin                                                                                             2.480        0.000                      0                44261        0.041        0.000                      0                44245        9.232        0.000                       0                  5929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50m_clk_wiz_0                                                                           clk_10m_clk_wiz_0                                                                                 6.932        0.000                      0                   32        0.135        0.000                      0                   32  
fmcin                                                                                       clk_10m_clk_wiz_0                                                                                11.760        0.000                      0                    1        2.841        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_50m_clk_wiz_0                                                                                32.324        0.000                      0                    8                                                                        
fmcin                                                                                       clk_50m_clk_wiz_0                                                                                 0.584        0.000                      0                   40        3.268        0.000                      0                   26  
clk_50m_clk_wiz_0                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.290        0.000                      0                    8                                                                        
clk_50m_clk_wiz_0                                                                           fmcin                                                                                             9.296        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_50m_clk_wiz_0                                                                           clk_50m_clk_wiz_0                                                                                 1.361        0.000                      0                  432        0.271        0.000                      0                  432  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.437        0.000                      0                  100        0.254        0.000                      0                  100  
**async_default**                                                                           fmcin                                                                                       fmcin                                                                                            12.824        0.000                      0                  191        0.321        0.000                      0                  191  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ori_p
  To Clock:  clk_ori_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ori_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ori_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10m_clk_wiz_0
  To Clock:  clk_10m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.168ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.352ns (14.118%)  route 2.141ns (85.882%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 98.321 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.561     0.285    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.203    98.321    uart/convert/clk_10m
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[13]/C
                         clock pessimism             -0.572    97.750    
                         clock uncertainty           -0.096    97.654    
    SLICE_X55Y259        FDCE (Setup_fdce_C_CE)      -0.201    97.453    uart/convert/reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 97.168    

Slack (MET) :             97.168ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.352ns (14.118%)  route 2.141ns (85.882%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 98.321 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.561     0.285    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.203    98.321    uart/convert/clk_10m
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[1]/C
                         clock pessimism             -0.572    97.750    
                         clock uncertainty           -0.096    97.654    
    SLICE_X55Y259        FDCE (Setup_fdce_C_CE)      -0.201    97.453    uart/convert/reg_b_reg[1]
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 97.168    

Slack (MET) :             97.168ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.352ns (14.118%)  route 2.141ns (85.882%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 98.321 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.561     0.285    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.203    98.321    uart/convert/clk_10m
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[5]/C
                         clock pessimism             -0.572    97.750    
                         clock uncertainty           -0.096    97.654    
    SLICE_X55Y259        FDCE (Setup_fdce_C_CE)      -0.201    97.453    uart/convert/reg_b_reg[5]
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 97.168    

Slack (MET) :             97.168ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.352ns (14.118%)  route 2.141ns (85.882%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 98.321 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.561     0.285    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.203    98.321    uart/convert/clk_10m
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[9]/C
                         clock pessimism             -0.572    97.750    
                         clock uncertainty           -0.096    97.654    
    SLICE_X55Y259        FDCE (Setup_fdce_C_CE)      -0.201    97.453    uart/convert/reg_b_reg[9]
  -------------------------------------------------------------------
                         required time                         97.453    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 97.168    

Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.352ns (14.600%)  route 2.059ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.478     0.203    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[0]/C
                         clock pessimism             -0.572    97.749    
                         clock uncertainty           -0.096    97.653    
    SLICE_X55Y260        FDCE (Setup_fdce_C_CE)      -0.201    97.452    uart/convert/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.352ns (14.600%)  route 2.059ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.478     0.203    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[14]/C
                         clock pessimism             -0.572    97.749    
                         clock uncertainty           -0.096    97.653    
    SLICE_X55Y260        FDCE (Setup_fdce_C_CE)      -0.201    97.452    uart/convert/reg_b_reg[14]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.352ns (14.600%)  route 2.059ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.478     0.203    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[15]/C
                         clock pessimism             -0.572    97.749    
                         clock uncertainty           -0.096    97.653    
    SLICE_X55Y260        FDCE (Setup_fdce_C_CE)      -0.201    97.452    uart/convert/reg_b_reg[15]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.352ns (14.600%)  route 2.059ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.478     0.203    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[6]/C
                         clock pessimism             -0.572    97.749    
                         clock uncertainty           -0.096    97.653    
    SLICE_X55Y260        FDCE (Setup_fdce_C_CE)      -0.201    97.452    uart/convert/reg_b_reg[6]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.352ns (14.600%)  route 2.059ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.478     0.203    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[7]/C
                         clock pessimism             -0.572    97.749    
                         clock uncertainty           -0.096    97.653    
    SLICE_X55Y260        FDCE (Setup_fdce_C_CE)      -0.201    97.452    uart/convert/reg_b_reg[7]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 uart/convert/counter_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.352ns (14.600%)  route 2.059ns (85.400%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.096ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.368    -2.208    uart/convert/clk_10m
    SLICE_X60Y263        FDCE                                         r  uart/convert/counter_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y263        FDCE (Prop_fdce_C_Q)         0.223    -1.985 f  uart/convert/counter_1_reg[9]/Q
                         net (fo=2, routed)           0.544    -1.442    uart/convert/counter_1_reg[9]
    SLICE_X62Y261        LUT4 (Prop_lut4_I0_O)        0.043    -1.399 f  uart/convert/ddr_fifo_full_rd_en_i_4/O
                         net (fo=5, routed)           0.460    -0.939    uart/convert/ddr_fifo_full_rd_en_i_4_n_0
    SLICE_X61Y261        LUT5 (Prop_lut5_I4_O)        0.043    -0.896 f  uart/convert/ddr_fifo_full_rd_en_i_2/O
                         net (fo=3, routed)           0.577    -0.319    uart/convert/ddr_fifo_full_rd_en_i_2_n_0
    SLICE_X62Y261        LUT5 (Prop_lut5_I3_O)        0.043    -0.276 r  uart/convert/reg_b[15]_i_1/O
                         net (fo=16, routed)          0.478     0.203    uart/convert/reg_b[15]_i_1_n_0
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[8]/C
                         clock pessimism             -0.572    97.749    
                         clock uncertainty           -0.096    97.653    
    SLICE_X55Y260        FDCE (Setup_fdce_C_CE)      -0.201    97.452    uart/convert/reg_b_reg[8]
  -------------------------------------------------------------------
                         required time                         97.452    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                 97.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart/convert/locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/locked0_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.606    -0.577    uart/convert/clk_10m
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y262        FDCE (Prop_fdce_C_Q)         0.100    -0.477 r  uart/convert/locked_reg/Q
                         net (fo=2, routed)           0.064    -0.412    uart/convert/locked
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.829    -0.604    uart/convert/clk_10m
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked0_reg_reg/C
                         clock pessimism              0.028    -0.577    
    SLICE_X61Y262        FDCE (Hold_fdce_C_D)         0.047    -0.530    uart/convert/locked0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uart/uart_test/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/uart_test/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.842%)  route 0.082ns (39.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.608    -0.575    uart/uart_test/clk_10m
    SLICE_X61Y258        FDCE                                         r  uart/uart_test/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y258        FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  uart/uart_test/r_Clock_Count_reg[0]/Q
                         net (fo=7, routed)           0.082    -0.392    uart/uart_test/r_Clock_Count_reg_n_0_[0]
    SLICE_X60Y258        LUT6 (Prop_lut6_I3_O)        0.028    -0.364 r  uart/uart_test/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    uart/uart_test/r_Clock_Count[4]_i_1_n_0
    SLICE_X60Y258        FDCE                                         r  uart/uart_test/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/uart_test/clk_10m
    SLICE_X60Y258        FDCE                                         r  uart/uart_test/r_Clock_Count_reg[4]/C
                         clock pessimism              0.038    -0.564    
    SLICE_X60Y258        FDCE (Hold_fdce_C_D)         0.061    -0.503    uart/uart_test/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart/convert/locked2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/locked3_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.775%)  route 0.123ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.607    -0.576    uart/convert/clk_10m
    SLICE_X61Y260        FDCE                                         r  uart/convert/locked2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y260        FDCE (Prop_fdce_C_Q)         0.100    -0.476 r  uart/convert/locked2_reg_reg/Q
                         net (fo=4, routed)           0.123    -0.352    uart/convert/locked2_reg
    SLICE_X63Y261        FDCE                                         r  uart/convert/locked3_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.830    -0.603    uart/convert/clk_10m
    SLICE_X63Y261        FDCE                                         r  uart/convert/locked3_reg_reg/C
                         clock pessimism              0.058    -0.546    
    SLICE_X63Y261        FDCE (Hold_fdce_C_D)         0.047    -0.499    uart/convert/locked3_reg_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart/convert/locked3_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/shift_data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.236%)  route 0.060ns (27.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.606    -0.577    uart/convert/clk_10m
    SLICE_X63Y261        FDCE                                         r  uart/convert/locked3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y261        FDCE (Prop_fdce_C_Q)         0.091    -0.486 f  uart/convert/locked3_reg_reg/Q
                         net (fo=2, routed)           0.060    -0.425    uart/convert/locked3_reg
    SLICE_X63Y261        LUT6 (Prop_lut6_I5_O)        0.066    -0.359 r  uart/convert/shift_data_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.359    uart/convert/shift_data_valid_i_1_n_0
    SLICE_X63Y261        FDCE                                         r  uart/convert/shift_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.830    -0.603    uart/convert/clk_10m
    SLICE_X63Y261        FDCE                                         r  uart/convert/shift_data_valid_reg/C
                         clock pessimism              0.027    -0.577    
    SLICE_X63Y261        FDCE (Hold_fdce_C_D)         0.060    -0.517    uart/convert/shift_data_valid_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uart/convert/reg_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/uart_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.155ns (61.588%)  route 0.097ns (38.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.607    -0.576    uart/convert/clk_10m
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y260        FDCE (Prop_fdce_C_Q)         0.091    -0.485 r  uart/convert/reg_a_reg[8]/Q
                         net (fo=1, routed)           0.097    -0.388    uart/convert/p_2_in[0]
    SLICE_X59Y260        LUT6 (Prop_lut6_I5_O)        0.064    -0.324 r  uart/convert/uart_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    uart/convert/uart_data[0]_i_1_n_0
    SLICE_X59Y260        FDCE                                         r  uart/convert/uart_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X59Y260        FDCE                                         r  uart/convert/uart_data_reg[0]/C
                         clock pessimism              0.058    -0.545    
    SLICE_X59Y260        FDCE (Hold_fdce_C_D)         0.060    -0.485    uart/convert/uart_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart/convert/reg_b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.155ns (67.297%)  route 0.075ns (32.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.607    -0.576    uart/convert/clk_10m
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y261        FDCE (Prop_fdce_C_Q)         0.091    -0.485 r  uart/convert/reg_b_reg[2]/Q
                         net (fo=1, routed)           0.075    -0.409    uart/convert/reg_b[2]
    SLICE_X57Y261        LUT3 (Prop_lut3_I0_O)        0.064    -0.345 r  uart/convert/reg_b[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    uart/convert/p_1_in[10]
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[10]/C
                         clock pessimism              0.027    -0.576    
    SLICE_X57Y261        FDCE (Hold_fdce_C_D)         0.060    -0.516    uart/convert/reg_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uart/convert/reg_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/reg_b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.130ns (52.486%)  route 0.118ns (47.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.607    -0.576    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y260        FDCE (Prop_fdce_C_Q)         0.100    -0.476 r  uart/convert/reg_b_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.358    uart/convert/reg_b[0]
    SLICE_X55Y260        LUT3 (Prop_lut3_I0_O)        0.030    -0.328 r  uart/convert/reg_b[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    uart/convert/p_1_in[8]
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[8]/C
                         clock pessimism              0.027    -0.576    
    SLICE_X55Y260        FDCE (Hold_fdce_C_D)         0.075    -0.501    uart/convert/reg_b_reg[8]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/convert/uart_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/uart_test/r_Tx_Data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.087%)  route 0.138ns (57.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.608    -0.575    uart/convert/clk_10m
    SLICE_X59Y259        FDCE                                         r  uart/convert/uart_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y259        FDCE (Prop_fdce_C_Q)         0.100    -0.475 r  uart/convert/uart_data_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.337    uart/uart_test/D[7]
    SLICE_X61Y259        FDCE                                         r  uart/uart_test/r_Tx_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/uart_test/clk_10m
    SLICE_X61Y259        FDCE                                         r  uart/uart_test/r_Tx_Data_reg[7]/C
                         clock pessimism              0.041    -0.561    
    SLICE_X61Y259        FDCE (Hold_fdce_C_D)         0.049    -0.512    uart/uart_test/r_Tx_Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart/convert/reg_b_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/convert/uart_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.534%)  route 0.141ns (52.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.607    -0.576    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y260        FDCE (Prop_fdce_C_Q)         0.100    -0.476 r  uart/convert/reg_b_reg[15]/Q
                         net (fo=1, routed)           0.141    -0.334    uart/convert/reg_b[15]
    SLICE_X59Y259        LUT6 (Prop_lut6_I0_O)        0.028    -0.306 r  uart/convert/uart_data[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.306    uart/convert/uart_data[7]_i_2_n_0
    SLICE_X59Y259        FDCE                                         r  uart/convert/uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/convert/clk_10m
    SLICE_X59Y259        FDCE                                         r  uart/convert/uart_data_reg[7]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X59Y259        FDCE (Hold_fdce_C_D)         0.061    -0.483    uart/convert/uart_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart/convert/uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/uart_test/r_Tx_Data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_10m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.339%)  route 0.131ns (56.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.607    -0.576    uart/convert/clk_10m
    SLICE_X59Y260        FDCE                                         r  uart/convert/uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y260        FDCE (Prop_fdce_C_Q)         0.100    -0.476 r  uart/convert/uart_data_reg[2]/Q
                         net (fo=1, routed)           0.131    -0.345    uart/uart_test/D[2]
    SLICE_X61Y259        FDCE                                         r  uart/uart_test/r_Tx_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/uart_test/clk_10m
    SLICE_X61Y259        FDCE                                         r  uart/uart_test/r_Tx_Data_reg[2]/C
                         clock pessimism              0.041    -0.561    
    SLICE_X61Y259        FDCE (Hold_fdce_C_D)         0.033    -0.528    uart/uart_test/r_Tx_Data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10m_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_generate/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y2    clk_generate/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X61Y262    uart/convert/locked0_reg_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X63Y261    uart/convert/locked3_reg_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X57Y260    uart/convert/reg_a_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X57Y259    uart/convert/reg_a_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X60Y260    uart/convert/reg_a_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X57Y259    uart/convert/reg_a_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X57Y259    uart/convert/reg_a_reg[6]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X57Y259    uart/convert/reg_a_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X57Y260    uart/convert/reg_a_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X57Y260    uart/convert/reg_a_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X60Y260    uart/convert/reg_a_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X60Y260    uart/convert/reg_a_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X57Y260    uart/convert/reg_a_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X57Y260    uart/convert/reg_a_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X57Y260    uart/convert/reg_a_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X57Y260    uart/convert/reg_a_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X55Y260    uart/convert/reg_b_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X55Y260    uart/convert/reg_b_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X60Y263    uart/convert/counter_1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X60Y263    uart/convert/counter_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X60Y264    uart/convert/counter_1_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X60Y263    uart/convert/counter_1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X60Y263    uart/convert/counter_1_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X63Y261    uart/convert/locked3_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X57Y259    uart/convert/reg_a_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X57Y259    uart/convert/reg_a_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X57Y259    uart/convert/reg_a_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X57Y259    uart/convert/reg_a_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_clk_wiz_0
  To Clock:  clk_50m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__30/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.223ns (3.351%)  route 6.432ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.363    -2.213    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y283        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDCE (Prop_fdce_C_Q)         0.223    -1.990 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=46, routed)          6.432     4.442    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X21Y298        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.279     8.397    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y298        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__30/C
                         clock pessimism             -0.572     7.826    
                         clock uncertainty           -0.066     7.759    
    SLICE_X21Y298        FDCE (Setup_fdce_C_D)       -0.022     7.737    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__30
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__31/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 0.223ns (3.392%)  route 6.351ns (96.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.213ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.363    -2.213    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y283        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y283        FDCE (Prop_fdce_C_Q)         0.223    -1.990 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=46, routed)          6.351     4.360    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X21Y296        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__31/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.279     8.397    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y296        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__31/C
                         clock pessimism             -0.572     7.826    
                         clock uncertainty           -0.066     7.759    
    SLICE_X21Y296        FDCE (Setup_fdce_C_D)       -0.019     7.740    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__31
  -------------------------------------------------------------------
                         required time                          7.740    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.352ns (5.575%)  route 5.962ns (94.425%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 8.259 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y259        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y259        FDRE (Prop_fdre_C_Q)         0.223    -1.973 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=361, routed)         4.748     2.775    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X22Y234        LUT5 (Prop_lut5_I3_O)        0.043     2.818 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_5/O
                         net (fo=1, routed)           0.649     3.467    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_5_n_0
    SLICE_X24Y235        LUT6 (Prop_lut6_I0_O)        0.043     3.510 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_3/O
                         net (fo=1, routed)           0.565     4.074    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[14]
    SLICE_X32Y240        LUT6 (Prop_lut6_I5_O)        0.043     4.117 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_1/O
                         net (fo=1, routed)           0.000     4.117    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83_n_2
    SLICE_X32Y240        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.141     8.259    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X32Y240        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism             -0.682     7.578    
                         clock uncertainty           -0.066     7.511    
    SLICE_X32Y240        FDRE (Setup_fdre_C_D)        0.034     7.545    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                          7.545    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 0.309ns (4.925%)  route 5.965ns (95.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 8.261 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y253        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDRE (Prop_fdre_C_Q)         0.223    -1.973 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=365, routed)         5.504     3.530    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X30Y246        LUT6 (Prop_lut6_I2_O)        0.043     3.573 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[1]_i_2/O
                         net (fo=1, routed)           0.461     4.035    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[1]_i_2_n_0
    SLICE_X32Y247        LUT4 (Prop_lut4_I0_O)        0.043     4.078 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[1]_i_1/O
                         net (fo=1, routed)           0.000     4.078    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_6
    SLICE_X32Y247        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.143     8.261    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X32Y247        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]/C
                         clock pessimism             -0.682     7.580    
                         clock uncertainty           -0.066     7.513    
    SLICE_X32Y247        FDRE (Setup_fdre_C_D)        0.034     7.547    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 0.309ns (4.954%)  route 5.928ns (95.046%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 8.268 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y253        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDRE (Prop_fdre_C_Q)         0.223    -1.973 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=365, routed)         5.480     3.506    u_ila_0/inst/ila_core_inst/u_ila_regs/s_daddr_o[1]
    SLICE_X21Y244        LUT6 (Prop_lut6_I0_O)        0.043     3.549 f  u_ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_3/O
                         net (fo=1, routed)           0.448     3.998    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X17Y244        LUT5 (Prop_lut5_I1_O)        0.043     4.041 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     4.041    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[4]
    SLICE_X17Y244        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.150     8.268    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X17Y244        FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]/C
                         clock pessimism             -0.682     7.587    
                         clock uncertainty           -0.066     7.520    
    SLICE_X17Y244        FDRE (Setup_fdre_C_D)        0.033     7.553    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.309ns (4.993%)  route 5.879ns (95.007%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 8.261 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y253        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDRE (Prop_fdre_C_Q)         0.223    -1.973 f  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=365, routed)         5.442     3.469    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X28Y243        LUT6 (Prop_lut6_I5_O)        0.043     3.512 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2/O
                         net (fo=1, routed)           0.437     3.949    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2_n_0
    SLICE_X29Y242        LUT6 (Prop_lut6_I2_O)        0.043     3.992 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1/O
                         net (fo=1, routed)           0.000     3.992    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83_n_5
    SLICE_X29Y242        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.143     8.261    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X29Y242        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism             -0.682     7.580    
                         clock uncertainty           -0.066     7.513    
    SLICE_X29Y242        FDRE (Setup_fdre_C_D)        0.033     7.546    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.161ns  (logic 0.352ns (5.713%)  route 5.809ns (94.287%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 8.258 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y259        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y259        FDRE (Prop_fdre_C_Q)         0.223    -1.973 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=361, routed)         4.803     2.830    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X30Y235        LUT6 (Prop_lut6_I1_O)        0.043     2.873 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_7/O
                         net (fo=1, routed)           0.430     3.303    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[4]_3
    SLICE_X30Y239        LUT6 (Prop_lut6_I1_O)        0.043     3.346 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2/O
                         net (fo=1, routed)           0.576     3.922    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_2_n_0
    SLICE_X36Y246        LUT6 (Prop_lut6_I0_O)        0.043     3.965 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     3.965    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15_n_1
    SLICE_X36Y246        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.140     8.258    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X36Y246        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism             -0.682     7.577    
                         clock uncertainty           -0.066     7.510    
    SLICE_X36Y246        FDRE (Setup_fdre_C_D)        0.034     7.544    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.309ns (5.027%)  route 5.838ns (94.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 8.261 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X80Y253        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDRE (Prop_fdre_C_Q)         0.223    -1.973 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=365, routed)         5.509     3.536    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X30Y246        LUT6 (Prop_lut6_I2_O)        0.043     3.579 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[11]_i_3/O
                         net (fo=1, routed)           0.329     3.908    u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3_reg[11]
    SLICE_X33Y248        LUT6 (Prop_lut6_I5_O)        0.043     3.951 r  u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[11]_i_1/O
                         net (fo=1, routed)           0.000     3.951    u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb_n_3
    SLICE_X33Y248        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.143     8.261    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X33Y248        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]/C
                         clock pessimism             -0.682     7.580    
                         clock uncertainty           -0.066     7.513    
    SLICE_X33Y248        FDRE (Setup_fdre_C_D)        0.034     7.547    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 0.352ns (5.748%)  route 5.772ns (94.252%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 8.260 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.380    -2.196    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X85Y259        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y259        FDRE (Prop_fdre_C_Q)         0.223    -1.973 r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=361, routed)         4.885     2.912    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X30Y235        LUT6 (Prop_lut6_I2_O)        0.043     2.955 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_5/O
                         net (fo=1, routed)           0.515     3.470    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_5_n_0
    SLICE_X28Y238        LUT6 (Prop_lut6_I0_O)        0.043     3.513 f  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_3/O
                         net (fo=1, routed)           0.372     3.885    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[11]
    SLICE_X29Y241        LUT6 (Prop_lut6_I5_O)        0.043     3.928 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     3.928    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83_n_13
    SLICE_X29Y241        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.142     8.260    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X29Y241        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism             -0.682     7.579    
                         clock uncertainty           -0.066     7.512    
    SLICE_X29Y241        FDRE (Setup_fdre_C_D)        0.034     7.546    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.702ns (11.047%)  route 5.653ns (88.953%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.621ns = ( 8.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.211ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.365    -2.211    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y285        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y285        FDCE (Prop_fdce_C_Q)         0.204    -2.007 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=131, routed)         4.463     2.455    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_0[9]
    SLICE_X7Y254         MUXF8 (Prop_muxf8_S_O)       0.221     2.676 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_24/O
                         net (fo=1, routed)           1.190     3.866    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_24_n_0
    SLICE_X28Y272        LUT6 (Prop_lut6_I5_O)        0.126     3.992 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[15]_i_8/O
                         net (fo=1, routed)           0.000     3.992    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[15]_i_8_n_0
    SLICE_X28Y272        MUXF7 (Prop_muxf7_I1_O)      0.108     4.100 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_4/O
                         net (fo=1, routed)           0.000     4.100    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_4_n_0
    SLICE_X28Y272        MUXF8 (Prop_muxf8_I1_O)      0.043     4.143 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     4.143    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/p_0_out[15]
    SLICE_X28Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.261     8.379    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                         clock pessimism             -0.572     7.808    
                         clock uncertainty           -0.066     7.741    
    SLICE_X28Y272        FDCE (Setup_fdce_C_D)        0.048     7.789    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  3.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.100ns (44.297%)  route 0.126ns (55.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.643    -0.540    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X48Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y250        FDRE (Prop_fdre_C_Q)         0.100    -0.440 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/Q
                         net (fo=9, routed)           0.126    -0.314    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[10]
    SLICE_X48Y249        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.767    -0.666    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X48Y249        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]/C
                         clock pessimism              0.243    -0.424    
    SLICE_X48Y249        FDRE (Hold_fdre_C_D)         0.043    -0.381    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rd_num_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_num_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.304ns (69.437%)  route 0.134ns (30.563%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.573    -0.610    clk_50m
    SLICE_X24Y247        FDCE                                         r  rd_num_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y247        FDCE (Prop_fdce_C_Q)         0.100    -0.510 r  rd_num_cnt_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.376    rd_num_cnt[7]
    SLICE_X24Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113    -0.263 r  rd_num_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.263    rd_num_cnt_reg[8]_i_1_n_0
    SLICE_X24Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.238 r  rd_num_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.238    rd_num_cnt_reg[12]_i_1_n_0
    SLICE_X24Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.213 r  rd_num_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.213    rd_num_cnt_reg[16]_i_1_n_0
    SLICE_X24Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.172 r  rd_num_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.172    p_0_in__0[17]
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[17]/C
                         clock pessimism              0.243    -0.313    
    SLICE_X24Y250        FDCE (Hold_fdce_C_D)         0.071    -0.242    rd_num_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.823%)  route 0.301ns (70.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.567    -0.616    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X40Y249        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y249        FDRE (Prop_fdre_C_Q)         0.100    -0.516 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/parallel_dout_reg[7]/Q
                         net (fo=2, routed)           0.301    -0.214    u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/Q[7]
    SLICE_X40Y250        LUT4 (Prop_lut4_I3_O)        0.028    -0.186 r  u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/slaveRegDo_mux_6[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg_n_8
    SLICE_X40Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.871    -0.562    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X40Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]/C
                         clock pessimism              0.243    -0.320    
    SLICE_X40Y250        FDRE (Hold_fdre_C_D)         0.061    -0.259    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.697%)  route 0.092ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.607    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X81Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y261        FDRE (Prop_fdre_C_Q)         0.091    -0.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]/Q
                         net (fo=1, routed)           0.092    -0.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X82Y261        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.831    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y261        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.041    -0.562    
    SLICE_X82Y261        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rd_num_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rd_num_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.315ns (70.186%)  route 0.134ns (29.814%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.573    -0.610    clk_50m
    SLICE_X24Y247        FDCE                                         r  rd_num_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y247        FDCE (Prop_fdce_C_Q)         0.100    -0.510 r  rd_num_cnt_reg[7]/Q
                         net (fo=5, routed)           0.133    -0.376    rd_num_cnt[7]
    SLICE_X24Y247        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113    -0.263 r  rd_num_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.263    rd_num_cnt_reg[8]_i_1_n_0
    SLICE_X24Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.238 r  rd_num_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.238    rd_num_cnt_reg[12]_i_1_n_0
    SLICE_X24Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.213 r  rd_num_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.213    rd_num_cnt_reg[16]_i_1_n_0
    SLICE_X24Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.161 r  rd_num_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.161    p_0_in__0[19]
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[19]/C
                         clock pessimism              0.243    -0.313    
    SLICE_X24Y250        FDCE (Hold_fdce_C_D)         0.071    -0.242    rd_num_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.107ns (40.154%)  route 0.159ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.575    -0.608    u_ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X20Y242        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y242        FDRE (Prop_fdre_C_Q)         0.107    -0.501 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=4, routed)           0.159    -0.341    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DIADI[4]
    RAMB36_X1Y48         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.810    -0.624    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X1Y48         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.078    -0.546    
    RAMB36_X1Y48         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.119    -0.427    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.178ns (39.275%)  route 0.275ns (60.725%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.569    -0.614    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X29Y242        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y242        FDRE (Prop_fdre_C_Q)         0.100    -0.514 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/Q
                         net (fo=1, routed)           0.275    -0.238    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[12]
    SLICE_X36Y250        LUT5 (Prop_lut5_I3_O)        0.028    -0.210 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_2_n_0
    SLICE_X36Y250        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.160 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]
    SLICE_X36Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.873    -0.560    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X36Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]/C
                         clock pessimism              0.243    -0.318    
    SLICE_X36Y250        FDRE (Hold_fdre_C_D)         0.070    -0.248    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.171ns (35.760%)  route 0.307ns (64.240%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.565    -0.618    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X45Y249        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y249        FDRE (Prop_fdre_C_Q)         0.100    -0.518 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]/Q
                         net (fo=1, routed)           0.307    -0.210    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]
    SLICE_X38Y250        LUT5 (Prop_lut5_I1_O)        0.028    -0.182 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_2_n_0
    SLICE_X38Y250        MUXF7 (Prop_muxf7_I0_O)      0.043    -0.139 r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]
    SLICE_X38Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.871    -0.562    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X38Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]/C
                         clock pessimism              0.243    -0.320    
    SLICE_X38Y250        FDRE (Hold_fdre_C_D)         0.092    -0.228    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.250ns (59.065%)  route 0.173ns (40.935%))
  Logic Levels:           3  (CARRY4=2 SRL16E=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.563    -0.620    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X48Y248        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y248        FDRE (Prop_fdre_C_Q)         0.091    -0.529 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/Q
                         net (fo=9, routed)           0.173    -0.356    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/I2
    SLICE_X46Y249        SRL16E (Prop_srl16e_A2_Q)    0.067    -0.289 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.000    -0.289    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[3]
    SLICE_X46Y249        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065    -0.224 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.001    -0.223    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X46Y250        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.196 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.196    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X46Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.867    -0.566    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_1
    SLICE_X46Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.243    -0.324    
    SLICE_X46Y250        FDRE (Hold_fdre_C_D)         0.039    -0.285    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.367%)  route 0.148ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X65Y250        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y250        FDRE (Prop_fdre_C_Q)         0.100    -0.474 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.148    -0.326    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_do_o[10]
    SLICE_X67Y247        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.733    -0.700    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_o
    SLICE_X67Y247        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.243    -0.458    
    SLICE_X67Y247        FDRE (Hold_fdre_C_D)         0.043    -0.415    u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generate/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y43     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y43     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y48     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y48     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y44     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y44     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y46     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y46     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y45     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X0Y45     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X82Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y234    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y234    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X78Y261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y236    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X46Y236    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generate/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y3    clk_generate/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_generate/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.395ns (14.582%)  route 2.314ns (85.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I1_O)        0.043     6.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y272        LUT5 (Prop_lut5_I4_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.378     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X67Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.395ns (14.582%)  route 2.314ns (85.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I1_O)        0.043     6.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y272        LUT5 (Prop_lut5_I4_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.378     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X67Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.395ns (14.582%)  route 2.314ns (85.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I1_O)        0.043     6.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y272        LUT5 (Prop_lut5_I4_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.378     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X67Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.395ns (14.582%)  route 2.314ns (85.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I1_O)        0.043     6.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y272        LUT5 (Prop_lut5_I4_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.378     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X67Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.395ns (14.582%)  route 2.314ns (85.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I1_O)        0.043     6.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y272        LUT5 (Prop_lut5_I4_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.378     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X67Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.395ns (14.582%)  route 2.314ns (85.418%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I1_O)        0.043     6.337 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.232     6.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X71Y272        LUT5 (Prop_lut5_I4_O)        0.043     6.612 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.378     6.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X67Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X67Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             29.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.352ns (13.012%)  route 2.353ns (86.988%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 36.668 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.696     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X70Y270        LUT4 (Prop_lut4_I2_O)        0.043     6.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.467     6.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X73Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.191    36.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.567    37.235    
                         clock uncertainty           -0.035    37.200    
    SLICE_X73Y271        FDRE (Setup_fdre_C_R)       -0.304    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.896    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                 29.909    

Slack (MET) :             29.925ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.726ns (23.623%)  route 2.347ns (76.377%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 36.671 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y282        FDRE (Prop_fdre_C_Q)         0.204     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.018     5.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X77Y285        LUT4 (Prop_lut4_I3_O)        0.126     5.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.463     6.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X77Y284        LUT6 (Prop_lut6_I3_O)        0.043     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X77Y284        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.429     6.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y282        LUT6 (Prop_lut6_I5_O)        0.043     6.874 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.437     7.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X75Y282        LUT6 (Prop_lut6_I5_O)        0.043     7.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X75Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.194    36.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.610    37.281    
                         clock uncertainty           -0.035    37.246    
    SLICE_X75Y282        FDRE (Setup_fdre_C_D)        0.034    37.280    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.280    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                 29.925    

Slack (MET) :             29.971ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.726ns (24.309%)  route 2.261ns (75.691%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 36.673 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y282        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y282        FDRE (Prop_fdre_C_Q)         0.204     4.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.018     5.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X77Y285        LUT4 (Prop_lut4_I3_O)        0.126     5.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.463     6.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X77Y284        LUT6 (Prop_lut6_I3_O)        0.043     6.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X77Y284        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.402 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.333     6.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X74Y283        LUT5 (Prop_lut5_I1_O)        0.043     6.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.447     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X73Y283        LUT3 (Prop_lut3_I1_O)        0.043     7.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X73Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.196    36.673    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.567    37.240    
                         clock uncertainty           -0.035    37.205    
    SLICE_X73Y283        FDRE (Setup_fdre_C_D)        0.034    37.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.239    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                 29.971    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.363ns (14.346%)  route 2.167ns (85.654%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.670ns = ( 36.670 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.555     5.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT5 (Prop_lut5_I3_O)        0.043     5.780 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.514     6.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X71Y272        LUT4 (Prop_lut4_I0_O)        0.054     6.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.464     6.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X73Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.193    36.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.567    37.237    
                         clock uncertainty           -0.035    37.202    
    SLICE_X73Y270        FDRE (Setup_fdre_C_R)       -0.398    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                 29.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.971%)  route 0.061ns (40.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X79Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y257        FDCE (Prop_fdce_C_Q)         0.091     2.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.061     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X78Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X78Y257        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.479     2.141    
    SLICE_X78Y257        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     2.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y287        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDSE (Prop_fdse_C_Q)         0.100     2.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.054     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X74Y287        LUT2 (Prop_lut2_I1_O)        0.028     2.311 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X74Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.826     2.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -0.478     2.140    
    SLICE_X74Y287        FDRE (Hold_fdre_C_D)         0.087     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y288        FDRE (Prop_fdre_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/Q
                         net (fo=1, routed)           0.055     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[28]
    SLICE_X74Y288        LUT2 (Prop_lut2_I1_O)        0.028     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1/O
                         net (fo=1, routed)           0.000     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1_n_0
    SLICE_X74Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
                         clock pessimism             -0.479     2.141    
    SLICE_X74Y288        FDRE (Hold_fdre_C_D)         0.087     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X79Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y284        FDRE (Prop_fdre_C_Q)         0.100     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/Q
                         net (fo=3, routed)           0.072     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]
    SLICE_X78Y284        LUT5 (Prop_lut5_I2_O)        0.028     2.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1_n_0
    SLICE_X78Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.823     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                         clock pessimism             -0.477     2.138    
    SLICE_X78Y284        FDRE (Hold_fdre_C_D)         0.087     2.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_fdce_C_Q)         0.100     2.235 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X85Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.488     2.135    
    SLICE_X85Y262        FDCE (Hold_fdce_C_D)         0.047     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.612     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y258        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y258        FDPE (Prop_fdpe_C_Q)         0.100     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X89Y258        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     2.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y258        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.489     2.139    
    SLICE_X89Y258        FDPE (Hold_fdpe_C_D)         0.047     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X79Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_fdre_C_Q)         0.100     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X79Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.824     2.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X79Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.489     2.127    
    SLICE_X79Y263        FDRE (Hold_fdre_C_D)         0.047     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y258        FDCE (Prop_fdce_C_Q)         0.100     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.489     2.137    
    SLICE_X84Y258        FDCE (Hold_fdce_C_D)         0.049     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDRE (Prop_fdre_C_Q)         0.100     2.227 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.058     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X80Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.822     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.487     2.127    
    SLICE_X80Y270        FDRE (Hold_fdre_C_D)         0.049     2.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y258        FDCE (Prop_fdce_C_Q)         0.100     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     2.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.489     2.137    
    SLICE_X84Y258        FDCE (Hold_fdce_C_D)         0.047     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X69Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y268  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y268  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X72Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X72Y267  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X71Y268  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X73Y268  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y269  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y257  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X78Y259  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  fmcin
  To Clock:  fmcin

Setup :            0  Failing Endpoints,  Worst Slack        2.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 fmc_data[6]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.695ns (52.682%)  route 0.624ns (47.318%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 21.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    A28                                               0.000    18.000 r  fmc_data[6] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[6]
    A28                  IBUF (Prop_ibuf_I_O)         0.695    18.695 r  fmc_data_IBUF[6]_inst/O
                         net (fo=1, routed)           0.624    19.318    fmc_data_IBUF[6]
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.608    21.831    clk_fmc
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[6]/C
                         clock pessimism              0.000    21.831    
                         clock uncertainty           -0.035    21.796    
    SLICE_X1Y243         FDCE (Setup_fdce_C_D)        0.003    21.799    fmc_data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         21.799    
                         arrival time                         -19.318    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 fmc_data[7]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.690ns (54.396%)  route 0.579ns (45.604%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 21.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    B28                                               0.000    18.000 r  fmc_data[7] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[7]
    B28                  IBUF (Prop_ibuf_I_O)         0.690    18.690 r  fmc_data_IBUF[7]_inst/O
                         net (fo=1, routed)           0.579    19.269    fmc_data_IBUF[7]
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.608    21.831    clk_fmc
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[7]/C
                         clock pessimism              0.000    21.831    
                         clock uncertainty           -0.035    21.796    
    SLICE_X1Y243         FDCE (Setup_fdce_C_D)        0.007    21.803    fmc_data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         21.803    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 fmc_data[10]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.679ns (55.040%)  route 0.555ns (44.960%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 21.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    B24                                               0.000    18.000 r  fmc_data[10] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[10]
    B24                  IBUF (Prop_ibuf_I_O)         0.679    18.679 r  fmc_data_IBUF[10]_inst/O
                         net (fo=1, routed)           0.555    19.234    fmc_data_IBUF[10]
    SLICE_X0Y243         FDCE                                         r  fmc_data_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.608    21.831    clk_fmc
    SLICE_X0Y243         FDCE                                         r  fmc_data_r_reg[10]/C
                         clock pessimism              0.000    21.831    
                         clock uncertainty           -0.035    21.796    
    SLICE_X0Y243         FDCE (Setup_fdce_C_D)        0.006    21.802    fmc_data_r_reg[10]
  -------------------------------------------------------------------
                         required time                         21.802    
                         arrival time                         -19.234    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 fmc_data[8]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.690ns (56.612%)  route 0.529ns (43.388%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 21.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    A27                                               0.000    18.000 r  fmc_data[8] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[8]
    A27                  IBUF (Prop_ibuf_I_O)         0.690    18.690 r  fmc_data_IBUF[8]_inst/O
                         net (fo=1, routed)           0.529    19.219    fmc_data_IBUF[8]
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.608    21.831    clk_fmc
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[8]/C
                         clock pessimism              0.000    21.831    
                         clock uncertainty           -0.035    21.796    
    SLICE_X1Y243         FDCE (Setup_fdce_C_D)        0.009    21.805    fmc_data_r_reg[8]
  -------------------------------------------------------------------
                         required time                         21.805    
                         arrival time                         -19.219    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 fmc_data[11]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.672ns (56.034%)  route 0.527ns (43.966%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 21.831 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    C24                                               0.000    18.000 r  fmc_data[11] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[11]
    C24                  IBUF (Prop_ibuf_I_O)         0.672    18.672 r  fmc_data_IBUF[11]_inst/O
                         net (fo=1, routed)           0.527    19.200    fmc_data_IBUF[11]
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.608    21.831    clk_fmc
    SLICE_X1Y243         FDCE                                         r  fmc_data_r_reg[11]/C
                         clock pessimism              0.000    21.831    
                         clock uncertainty           -0.035    21.796    
    SLICE_X1Y243         FDCE (Setup_fdce_C_D)        0.006    21.802    fmc_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         21.802    
                         arrival time                         -19.200    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.615ns  (required time - arrival time)
  Source:                 fmc_data[9]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.680ns (57.375%)  route 0.505ns (42.625%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 21.830 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    B27                                               0.000    18.000 r  fmc_data[9] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[9]
    B27                  IBUF (Prop_ibuf_I_O)         0.680    18.680 r  fmc_data_IBUF[9]_inst/O
                         net (fo=1, routed)           0.505    19.186    fmc_data_IBUF[9]
    SLICE_X4Y243         FDCE                                         r  fmc_data_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.607    21.830    clk_fmc
    SLICE_X4Y243         FDCE                                         r  fmc_data_r_reg[9]/C
                         clock pessimism              0.000    21.830    
                         clock uncertainty           -0.035    21.795    
    SLICE_X4Y243         FDCE (Setup_fdce_C_D)        0.006    21.801    fmc_data_r_reg[9]
  -------------------------------------------------------------------
                         required time                         21.801    
                         arrival time                         -19.186    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 fmc_data[3]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.644ns (58.829%)  route 0.451ns (41.171%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    G17                                               0.000    18.000 r  fmc_data[3] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[3]
    G17                  IBUF (Prop_ibuf_I_O)         0.644    18.644 r  fmc_data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.451    19.095    fmc_data_IBUF[3]
    SLICE_X1Y264         FDCE                                         r  fmc_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.684    21.907    clk_fmc
    SLICE_X1Y264         FDCE                                         r  fmc_data_r_reg[3]/C
                         clock pessimism              0.000    21.907    
                         clock uncertainty           -0.035    21.872    
    SLICE_X1Y264         FDCE (Setup_fdce_C_D)        0.003    21.875    fmc_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                         -19.095    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 fmc_data[1]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.621ns (57.949%)  route 0.451ns (42.051%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 21.900 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    E21                                               0.000    18.000 r  fmc_data[1] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[1]
    E21                  IBUF (Prop_ibuf_I_O)         0.621    18.621 r  fmc_data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.451    19.072    fmc_data_IBUF[1]
    SLICE_X1Y277         FDCE                                         r  fmc_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.677    21.900    clk_fmc
    SLICE_X1Y277         FDCE                                         r  fmc_data_r_reg[1]/C
                         clock pessimism              0.000    21.900    
                         clock uncertainty           -0.035    21.865    
    SLICE_X1Y277         FDCE (Setup_fdce_C_D)        0.003    21.868    fmc_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         21.868    
                         arrival time                         -19.072    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 fmc_data[14]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.671ns (62.742%)  route 0.398ns (37.258%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.910ns = ( 21.910 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    A20                                               0.000    18.000 r  fmc_data[14] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[14]
    A20                  IBUF (Prop_ibuf_I_O)         0.671    18.671 r  fmc_data_IBUF[14]_inst/O
                         net (fo=1, routed)           0.398    19.069    fmc_data_IBUF[14]
    SLICE_X1Y259         FDCE                                         r  fmc_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.687    21.910    clk_fmc
    SLICE_X1Y259         FDCE                                         r  fmc_data_r_reg[14]/C
                         clock pessimism              0.000    21.910    
                         clock uncertainty           -0.035    21.875    
    SLICE_X1Y259         FDCE (Setup_fdce_C_D)        0.006    21.881    fmc_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -19.069    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 fmc_data[2]
                            (input port clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fmc_data_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.654ns (62.137%)  route 0.398ns (37.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns = ( 21.907 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
                         input delay                 18.000    18.000    
    F17                                               0.000    18.000 r  fmc_data[2] (IN)
                         net (fo=0)                   0.000    18.000    fmc_data[2]
    F17                  IBUF (Prop_ibuf_I_O)         0.654    18.654 r  fmc_data_IBUF[2]_inst/O
                         net (fo=1, routed)           0.398    19.052    fmc_data_IBUF[2]
    SLICE_X1Y264         FDCE                                         r  fmc_data_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717    21.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.684    21.907    clk_fmc
    SLICE_X1Y264         FDCE                                         r  fmc_data_r_reg[2]/C
                         clock pessimism              0.000    21.907    
                         clock uncertainty           -0.035    21.872    
    SLICE_X1Y264         FDCE (Setup_fdce_C_D)        0.006    21.878    fmc_data_r_reg[2]
  -------------------------------------------------------------------
                         required time                         21.878    
                         arrival time                         -19.052    
  -------------------------------------------------------------------
                         slack                                  2.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.273%)  route 0.112ns (52.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.100     1.927 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/Q
                         net (fo=320, routed)         0.112     2.039    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/ADDRD5
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.830     2.321    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/WCLK
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMA/CLK
                         clock pessimism             -0.479     1.842    
    SLICE_X66Y293        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.998    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.273%)  route 0.112ns (52.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.100     1.927 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/Q
                         net (fo=320, routed)         0.112     2.039    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/ADDRD5
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.830     2.321    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/WCLK
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMB/CLK
                         clock pessimism             -0.479     1.842    
    SLICE_X66Y293        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.998    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.273%)  route 0.112ns (52.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.100     1.927 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/Q
                         net (fo=320, routed)         0.112     2.039    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/ADDRD5
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.830     2.321    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/WCLK
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMC/CLK
                         clock pessimism             -0.479     1.842    
    SLICE_X66Y293        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.998    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.273%)  route 0.112ns (52.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.100     1.927 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__11/Q
                         net (fo=320, routed)         0.112     2.039    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/ADDRD5
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.830     2.321    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/WCLK
    SLICE_X66Y293        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMD/CLK
                         clock pessimism             -0.479     1.842    
    SLICE_X66Y293        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     1.998    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5760_5823_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.879%)  route 0.143ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.091     1.918 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/Q
                         net (fo=320, routed)         0.143     2.061    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/ADDRD4
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.829     2.320    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/WCLK
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMA/CLK
                         clock pessimism             -0.461     1.859    
    SLICE_X62Y291        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     2.008    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.879%)  route 0.143ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.091     1.918 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/Q
                         net (fo=320, routed)         0.143     2.061    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/ADDRD4
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.829     2.320    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/WCLK
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMB/CLK
                         clock pessimism             -0.461     1.859    
    SLICE_X62Y291        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     2.008    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.879%)  route 0.143ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.091     1.918 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/Q
                         net (fo=320, routed)         0.143     2.061    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/ADDRD4
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.829     2.320    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/WCLK
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMC/CLK
                         clock pessimism             -0.461     1.859    
    SLICE_X62Y291        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     2.008    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.879%)  route 0.143ns (61.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.604     1.827    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X67Y291        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y291        FDCE (Prop_fdce_C_Q)         0.091     1.918 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__11/Q
                         net (fo=320, routed)         0.143     2.061    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/ADDRD4
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.829     2.320    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/WCLK
    SLICE_X62Y291        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMD/CLK
                         clock pessimism             -0.461     1.859    
    SLICE_X62Y291        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     2.008    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_5248_5311_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.440%)  route 0.174ns (63.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.644     1.867    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y270        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y270        FDCE (Prop_fdce_C_Q)         0.100     1.967 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__1/Q
                         net (fo=320, routed)         0.174     2.142    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/ADDRD4
    SLICE_X20Y270        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.868     2.359    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/WCLK
    SLICE_X20Y270        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMA/CLK
                         clock pessimism             -0.461     1.898    
    SLICE_X20Y270        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185     2.083    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.440%)  route 0.174ns (63.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.644     1.867    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y270        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y270        FDCE (Prop_fdce_C_Q)         0.100     1.967 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__1/Q
                         net (fo=320, routed)         0.174     2.142    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/ADDRD4
    SLICE_X20Y270        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.868     2.359    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/WCLK
    SLICE_X20Y270        RAMD64E                                      r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMB/CLK
                         clock pessimism             -0.461     1.898    
    SLICE_X20Y270        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.185     2.083    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15232_15295_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fmcin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_fmc_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.409         20.000      18.592     BUFGCTRL_X0Y16  BUFGP_INS/BUFG/I
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X69Y286   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X64Y287   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X64Y287   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X63Y287   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X65Y289   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X68Y285   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X68Y285   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X68Y286   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C       n/a            0.750         20.000      19.250     SLICE_X69Y286   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X22Y326   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_11904_11967_15_15/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X22Y326   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_11904_11967_15_15/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y268    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_13632_13695_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y268    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_13632_13695_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y268    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_13632_13695_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X16Y274   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_15488_15551_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X52Y272   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X52Y272   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X52Y272   u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y268    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_13632_13695_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_9920_9983_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_9920_9983_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_9920_9983_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_9920_9983_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y314    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_8576_8639_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X2Y314    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_8576_8639_15_15/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X6Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_11328_11391_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X6Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_11328_11391_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X6Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_11328_11391_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         10.000      9.232      SLICE_X6Y313    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_11328_11391_12_14/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_clk_wiz_0
  To Clock:  clk_10m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.932ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.518ns  (logic 0.266ns (10.563%)  route 2.252ns (89.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.142ns = ( 87.858 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.434    87.858    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y283        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y283        FDCE (Prop_fdce_C_Q)         0.223    88.081 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=4, routed)           2.252    90.333    uart/convert/ddr_fifo_full_dout[1]
    SLICE_X57Y260        LUT2 (Prop_lut2_I0_O)        0.043    90.376 r  uart/convert/reg_a[1]_i_1/O
                         net (fo=1, routed)           0.000    90.376    uart/convert/reg_a[1]_i_1_n_0
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[1]/C
                         clock pessimism             -0.830    97.491    
                         clock uncertainty           -0.216    97.275    
    SLICE_X57Y260        FDCE (Setup_fdce_C_D)        0.033    97.308    uart/convert/reg_a_reg[1]
  -------------------------------------------------------------------
                         required time                         97.308    
                         arrival time                         -90.376    
  -------------------------------------------------------------------
                         slack                                  6.932    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.510ns  (logic 0.266ns (10.596%)  route 2.244ns (89.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.143ns = ( 87.857 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.433    87.857    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y282        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDCE (Prop_fdce_C_Q)         0.223    88.080 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=4, routed)           2.244    90.324    uart/convert/ddr_fifo_full_dout[2]
    SLICE_X57Y260        LUT2 (Prop_lut2_I0_O)        0.043    90.367 r  uart/convert/reg_a[2]_i_1/O
                         net (fo=1, routed)           0.000    90.367    uart/convert/reg_a[2]_i_1_n_0
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[2]/C
                         clock pessimism             -0.830    97.491    
                         clock uncertainty           -0.216    97.275    
    SLICE_X57Y260        FDCE (Setup_fdce_C_D)        0.034    97.309    uart/convert/reg_a_reg[2]
  -------------------------------------------------------------------
                         required time                         97.309    
                         arrival time                         -90.367    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.472ns  (logic 0.266ns (10.762%)  route 2.206ns (89.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.140ns = ( 87.860 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.436    87.860    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y285        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y285        FDCE (Prop_fdce_C_Q)         0.223    88.083 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=4, routed)           2.206    90.288    uart/convert/ddr_fifo_full_dout[0]
    SLICE_X57Y260        LUT2 (Prop_lut2_I0_O)        0.043    90.331 r  uart/convert/reg_a[0]_i_1/O
                         net (fo=1, routed)           0.000    90.331    uart/convert/reg_a[0]_i_1_n_0
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[0]/C
                         clock pessimism             -0.830    97.491    
                         clock uncertainty           -0.216    97.275    
    SLICE_X57Y260        FDCE (Setup_fdce_C_D)        0.034    97.309    uart/convert/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         97.309    
                         arrival time                         -90.331    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.434ns  (logic 0.275ns (11.297%)  route 2.159ns (88.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 98.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.143ns = ( 87.857 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.433    87.857    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y282        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y282        FDCE (Prop_fdce_C_Q)         0.223    88.080 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=4, routed)           2.159    90.239    uart/convert/ddr_fifo_full_dout[2]
    SLICE_X57Y261        LUT2 (Prop_lut2_I0_O)        0.052    90.291 r  uart/convert/reg_b[2]_i_1/O
                         net (fo=1, routed)           0.000    90.291    uart/convert/p_1_in[2]
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.201    98.319    uart/convert/clk_10m
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[2]/C
                         clock pessimism             -0.830    97.490    
                         clock uncertainty           -0.216    97.274    
    SLICE_X57Y261        FDCE (Setup_fdce_C_D)        0.058    97.332    uart/convert/reg_b_reg[2]
  -------------------------------------------------------------------
                         required time                         97.332    
                         arrival time                         -90.291    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.433ns  (logic 0.272ns (11.179%)  route 2.161ns (88.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 98.321 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.142ns = ( 87.858 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.434    87.858    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y283        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y283        FDCE (Prop_fdce_C_Q)         0.223    88.081 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=4, routed)           2.161    90.242    uart/convert/ddr_fifo_full_dout[1]
    SLICE_X55Y259        LUT2 (Prop_lut2_I0_O)        0.049    90.291 r  uart/convert/reg_b[1]_i_1/O
                         net (fo=1, routed)           0.000    90.291    uart/convert/p_1_in[1]
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.203    98.321    uart/convert/clk_10m
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[1]/C
                         clock pessimism             -0.830    97.492    
                         clock uncertainty           -0.216    97.276    
    SLICE_X55Y259        FDCE (Setup_fdce_C_D)        0.058    97.334    uart/convert/reg_b_reg[1]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                         -90.291    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.337ns  (logic 0.274ns (11.722%)  route 2.063ns (88.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 98.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.146ns = ( 87.854 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.430    87.854    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y272        FDCE (Prop_fdce_C_Q)         0.223    88.077 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=4, routed)           2.063    90.140    uart/convert/ddr_fifo_full_dout[4]
    SLICE_X57Y261        LUT2 (Prop_lut2_I0_O)        0.051    90.191 r  uart/convert/reg_b[4]_i_1/O
                         net (fo=1, routed)           0.000    90.191    uart/convert/p_1_in[4]
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.201    98.319    uart/convert/clk_10m
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[4]/C
                         clock pessimism             -0.830    97.490    
                         clock uncertainty           -0.216    97.274    
    SLICE_X57Y261        FDCE (Setup_fdce_C_D)        0.058    97.332    uart/convert/reg_b_reg[4]
  -------------------------------------------------------------------
                         required time                         97.332    
                         arrival time                         -90.191    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.329ns  (logic 0.275ns (11.809%)  route 2.054ns (88.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.146ns = ( 87.854 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.430    87.854    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X27Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y272        FDCE (Prop_fdce_C_Q)         0.223    88.077 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=4, routed)           2.054    90.130    uart/convert/ddr_fifo_full_dout[4]
    SLICE_X60Y260        LUT2 (Prop_lut2_I0_O)        0.052    90.182 r  uart/convert/reg_a[4]_i_1/O
                         net (fo=1, routed)           0.000    90.182    uart/convert/reg_a[4]_i_1_n_0
    SLICE_X60Y260        FDCE                                         r  uart/convert/reg_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X60Y260        FDCE                                         r  uart/convert/reg_a_reg[4]/C
                         clock pessimism             -0.830    97.491    
                         clock uncertainty           -0.216    97.275    
    SLICE_X60Y260        FDCE (Setup_fdce_C_D)        0.058    97.333    uart/convert/reg_a_reg[4]
  -------------------------------------------------------------------
                         required time                         97.333    
                         arrival time                         -90.182    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.264ns  (logic 0.266ns (11.752%)  route 1.998ns (88.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 98.320 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.140ns = ( 87.860 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.436    87.860    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y285        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y285        FDCE (Prop_fdce_C_Q)         0.223    88.083 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=4, routed)           1.998    90.080    uart/convert/ddr_fifo_full_dout[0]
    SLICE_X55Y260        LUT2 (Prop_lut2_I0_O)        0.043    90.123 r  uart/convert/reg_b[0]_i_1/O
                         net (fo=1, routed)           0.000    90.123    uart/convert/p_1_in[0]
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.202    98.320    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[0]/C
                         clock pessimism             -0.830    97.491    
                         clock uncertainty           -0.216    97.275    
    SLICE_X55Y260        FDCE (Setup_fdce_C_D)        0.034    97.309    uart/convert/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         97.309    
                         arrival time                         -90.123    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        2.077ns  (logic 0.277ns (13.335%)  route 1.800ns (86.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 98.321 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.149ns = ( 87.851 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.427    87.851    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y272        FDCE (Prop_fdce_C_Q)         0.223    88.074 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=4, routed)           1.800    89.874    uart/convert/ddr_fifo_full_dout[5]
    SLICE_X57Y259        LUT2 (Prop_lut2_I0_O)        0.054    89.928 r  uart/convert/reg_a[5]_i_1/O
                         net (fo=1, routed)           0.000    89.928    uart/convert/reg_a[5]_i_1_n_0
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.203    98.321    uart/convert/clk_10m
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[5]/C
                         clock pessimism             -0.830    97.492    
                         clock uncertainty           -0.216    97.276    
    SLICE_X57Y259        FDCE (Setup_fdce_C_D)        0.058    97.334    uart/convert/reg_a_reg[5]
  -------------------------------------------------------------------
                         required time                         97.334    
                         arrival time                         -89.928    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - clk_50m_clk_wiz_0 rise@90.000ns)
  Data Path Delay:        1.978ns  (logic 0.266ns (13.445%)  route 1.712ns (86.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 98.319 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.153ns = ( 87.847 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.830ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    90.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    90.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081    91.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    84.201 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    86.331    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    86.424 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.423    87.847    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y274        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y274        FDCE (Prop_fdce_C_Q)         0.223    88.070 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=4, routed)           1.712    89.782    uart/convert/ddr_fifo_full_dout[11]
    SLICE_X57Y261        LUT3 (Prop_lut3_I2_O)        0.043    89.825 r  uart/convert/reg_b[11]_i_1/O
                         net (fo=1, routed)           0.000    89.825    uart/convert/p_1_in[11]
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.201    98.319    uart/convert/clk_10m
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[11]/C
                         clock pessimism             -0.830    97.490    
                         clock uncertainty           -0.216    97.274    
    SLICE_X57Y261        FDCE (Setup_fdce_C_D)        0.033    97.307    uart/convert/reg_b_reg[11]
  -------------------------------------------------------------------
                         required time                         97.307    
                         arrival time                         -89.825    
  -------------------------------------------------------------------
                         slack                                  7.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.133ns (19.287%)  route 0.557ns (80.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.638    -0.545    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=4, routed)           0.557     0.112    uart/convert/ddr_fifo_full_dout[8]
    SLICE_X57Y260        LUT3 (Prop_lut3_I0_O)        0.033     0.145 r  uart/convert/reg_a[8]_i_1/O
                         net (fo=1, routed)           0.000     0.145    uart/convert/reg_a[8]_i_1_n_0
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[8]/C
                         clock pessimism              0.322    -0.281    
                         clock uncertainty            0.216    -0.065    
    SLICE_X57Y260        FDCE (Hold_fdce_C_D)         0.075     0.010    uart/convert/reg_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.128ns (17.119%)  route 0.620ns (82.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.639    -0.544    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y272        FDCE (Prop_fdce_C_Q)         0.100    -0.444 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=4, routed)           0.620     0.176    uart/convert/ddr_fifo_full_dout[15]
    SLICE_X57Y259        LUT3 (Prop_lut3_I0_O)        0.028     0.204 r  uart/convert/reg_a[15]_i_2/O
                         net (fo=1, routed)           0.000     0.204    uart/convert/reg_a[15]_i_2_n_0
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/convert/clk_10m
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[15]/C
                         clock pessimism              0.322    -0.280    
                         clock uncertainty            0.216    -0.064    
    SLICE_X57Y259        FDCE (Hold_fdce_C_D)         0.061    -0.003    uart/convert/reg_a_reg[15]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.130ns (16.835%)  route 0.642ns (83.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.638    -0.545    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y273        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y273        FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=4, routed)           0.642     0.198    uart/convert/ddr_fifo_full_dout[7]
    SLICE_X57Y259        LUT2 (Prop_lut2_I0_O)        0.030     0.228 r  uart/convert/reg_a[7]_i_1/O
                         net (fo=1, routed)           0.000     0.228    uart/convert/reg_a[7]_i_1_n_0
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/convert/clk_10m
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[7]/C
                         clock pessimism              0.322    -0.280    
                         clock uncertainty            0.216    -0.064    
    SLICE_X57Y259        FDCE (Hold_fdce_C_D)         0.075     0.011    uart/convert/reg_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.132ns (16.768%)  route 0.655ns (83.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.638    -0.545    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y272        FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/Q
                         net (fo=4, routed)           0.655     0.211    uart/convert/ddr_fifo_full_dout[8]
    SLICE_X55Y260        LUT3 (Prop_lut3_I2_O)        0.032     0.243 r  uart/convert/reg_b[8]_i_1/O
                         net (fo=1, routed)           0.000     0.243    uart/convert/p_1_in[8]
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[8]/C
                         clock pessimism              0.322    -0.281    
                         clock uncertainty            0.216    -0.065    
    SLICE_X55Y260        FDCE (Hold_fdce_C_D)         0.075     0.010    uart/convert/reg_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.128ns (16.383%)  route 0.653ns (83.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.638    -0.545    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X28Y273        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y273        FDCE (Prop_fdce_C_Q)         0.100    -0.445 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=4, routed)           0.653     0.209    uart/convert/ddr_fifo_full_dout[7]
    SLICE_X55Y260        LUT2 (Prop_lut2_I0_O)        0.028     0.237 r  uart/convert/reg_b[7]_i_1/O
                         net (fo=1, routed)           0.000     0.237    uart/convert/p_1_in[7]
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X55Y260        FDCE                                         r  uart/convert/reg_b_reg[7]/C
                         clock pessimism              0.322    -0.281    
                         clock uncertainty            0.216    -0.065    
    SLICE_X55Y260        FDCE (Hold_fdce_C_D)         0.061    -0.004    uart/convert/reg_b_reg[7]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.130ns (16.061%)  route 0.679ns (83.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.637    -0.546    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y274        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y274        FDCE (Prop_fdce_C_Q)         0.100    -0.446 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=4, routed)           0.679     0.234    uart/convert/ddr_fifo_full_dout[10]
    SLICE_X57Y260        LUT3 (Prop_lut3_I0_O)        0.030     0.264 r  uart/convert/reg_a[10]_i_1/O
                         net (fo=1, routed)           0.000     0.264    uart/convert/reg_a[10]_i_1_n_0
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X57Y260        FDCE                                         r  uart/convert/reg_a_reg[10]/C
                         clock pessimism              0.322    -0.281    
                         clock uncertainty            0.216    -0.065    
    SLICE_X57Y260        FDCE (Hold_fdce_C_D)         0.075     0.010    uart/convert/reg_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.128ns (15.627%)  route 0.691ns (84.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.644    -0.539    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y280        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y280        FDCE (Prop_fdce_C_Q)         0.100    -0.439 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=4, routed)           0.691     0.253    uart/convert/ddr_fifo_full_dout[13]
    SLICE_X55Y259        LUT3 (Prop_lut3_I2_O)        0.028     0.281 r  uart/convert/reg_b[13]_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart/convert/p_1_in[13]
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/convert/clk_10m
    SLICE_X55Y259        FDCE                                         r  uart/convert/reg_b_reg[13]/C
                         clock pessimism              0.322    -0.280    
                         clock uncertainty            0.216    -0.064    
    SLICE_X55Y259        FDCE (Hold_fdce_C_D)         0.060    -0.004    uart/convert/reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_b_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.128ns (15.050%)  route 0.722ns (84.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.637    -0.546    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y274        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y274        FDCE (Prop_fdce_C_Q)         0.100    -0.446 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=4, routed)           0.722     0.277    uart/convert/ddr_fifo_full_dout[10]
    SLICE_X57Y261        LUT3 (Prop_lut3_I2_O)        0.028     0.305 r  uart/convert/reg_b[10]_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart/convert/p_1_in[10]
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.831    -0.602    uart/convert/clk_10m
    SLICE_X57Y261        FDCE                                         r  uart/convert/reg_b_reg[10]/C
                         clock pessimism              0.322    -0.281    
                         clock uncertainty            0.216    -0.065    
    SLICE_X57Y261        FDCE (Hold_fdce_C_D)         0.060    -0.005    uart/convert/reg_b_reg[10]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.130ns (14.678%)  route 0.756ns (85.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.639    -0.544    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X30Y272        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y272        FDCE (Prop_fdce_C_Q)         0.100    -0.444 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=4, routed)           0.756     0.312    uart/convert/ddr_fifo_full_dout[6]
    SLICE_X57Y259        LUT2 (Prop_lut2_I0_O)        0.030     0.342 r  uart/convert/reg_a[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    uart/convert/reg_a[6]_i_1_n_0
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/convert/clk_10m
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[6]/C
                         clock pessimism              0.322    -0.280    
                         clock uncertainty            0.216    -0.064    
    SLICE_X57Y259        FDCE (Hold_fdce_C_D)         0.075     0.011    uart/convert/reg_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/convert/reg_a_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.128ns (14.609%)  route 0.748ns (85.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.644    -0.539    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y280        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y280        FDCE (Prop_fdce_C_Q)         0.100    -0.439 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=4, routed)           0.748     0.310    uart/convert/ddr_fifo_full_dout[13]
    SLICE_X57Y259        LUT3 (Prop_lut3_I0_O)        0.028     0.338 r  uart/convert/reg_a[13]_i_1/O
                         net (fo=1, routed)           0.000     0.338    uart/convert/reg_a[13]_i_1_n_0
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.832    -0.601    uart/convert/clk_10m
    SLICE_X57Y259        FDCE                                         r  uart/convert/reg_a_reg[13]/C
                         clock pessimism              0.322    -0.280    
                         clock uncertainty            0.216    -0.064    
    SLICE_X57Y259        FDCE (Hold_fdce_C_D)         0.060    -0.004    uart/convert/reg_a_reg[13]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  fmcin
  To Clock:  clk_10m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.760ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/convert/locked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_10m_clk_wiz_0 rise@100.000ns - fmcin rise@80.000ns)
  Data Path Delay:        1.760ns  (logic 0.352ns (19.996%)  route 1.408ns (80.004%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -6.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 98.319 - 100.000 ) 
    Source Clock Delay      (SCD):    4.648ns = ( 84.648 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)     80.000    80.000 r  
    E28                                               0.000    80.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    80.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556    81.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634    83.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    83.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365    84.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223    84.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536    85.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043    85.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447    85.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043    85.940 r  uart_i_1/O
                         net (fo=2, routed)           0.425    86.365    uart/convert/uart_en
    SLICE_X61Y262        LUT2 (Prop_lut2_I0_O)        0.043    86.408 r  uart/convert/locked_i_1/O
                         net (fo=1, routed)           0.000    86.408    uart/convert/locked_i_1_n_0
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    AD12                                              0.000   100.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000   100.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   100.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   101.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    95.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005    97.035    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    97.118 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          1.201    98.319    uart/convert/clk_10m
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked_reg/C
                         clock pessimism              0.000    98.319    
                         clock uncertainty           -0.186    98.134    
    SLICE_X61Y262        FDCE (Setup_fdce_C_D)        0.034    98.168    uart/convert/locked_reg
  -------------------------------------------------------------------
                         required time                         98.168    
                         arrival time                         -86.408    
  -------------------------------------------------------------------
                         slack                                 11.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.841ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/convert/locked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_10m_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.184ns (27.928%)  route 0.475ns (72.072%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.604ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.178ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.217     2.454    uart/convert/uart_en
    SLICE_X61Y262        LUT2 (Prop_lut2_I0_O)        0.028     2.482 r  uart/convert/locked_i_1/O
                         net (fo=1, routed)           0.000     2.482    uart/convert/locked_i_1_n_0
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_10m_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout2_buf/O
                         net (fo=82, routed)          0.829    -0.604    uart/convert/clk_10m
    SLICE_X61Y262        FDCE                                         r  uart/convert/locked_reg/C
                         clock pessimism              0.000    -0.604    
                         clock uncertainty            0.186    -0.419    
    SLICE_X61Y262        FDCE (Hold_fdce_C_D)         0.060    -0.359    uart/convert/locked_reg
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  2.841    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_50m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.324ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.324ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.876%)  route 0.381ns (65.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y257        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.381     0.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y258        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                 32.324    

Slack (MET) :             32.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.933%)  route 0.307ns (60.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y257        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.307     0.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y257        FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                 32.398    

Slack (MET) :             32.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.738%)  route 0.272ns (51.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y262                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X86Y262        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.272     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X85Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y263        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 32.460    

Slack (MET) :             32.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.524ns  (logic 0.223ns (42.570%)  route 0.301ns (57.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y262        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.301     0.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y263        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                 32.466    

Slack (MET) :             32.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.521ns  (logic 0.259ns (49.737%)  route 0.262ns (50.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y262                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y262        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.262     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X85Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y263        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 32.470    

Slack (MET) :             32.473ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.169%)  route 0.294ns (56.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X84Y263        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.294     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X84Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X84Y264        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 32.473    

Slack (MET) :             32.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.062%)  route 0.283ns (55.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y257        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.283     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y257        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 32.485    

Slack (MET) :             32.515ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.074%)  route 0.283ns (55.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y257        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.283     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y258        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 32.515    





---------------------------------------------------------------------------------------------------
From Clock:  fmcin
  To Clock:  clk_50m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.352ns (13.161%)  route 2.323ns (86.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.532     7.322    rd_num_cnt_reg0
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[10]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y248        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.352ns (13.161%)  route 2.323ns (86.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.532     7.322    rd_num_cnt_reg0
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[11]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y248        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.352ns (13.161%)  route 2.323ns (86.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.532     7.322    rd_num_cnt_reg0
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[12]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y248        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.352ns (13.161%)  route 2.323ns (86.839%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.532     7.322    rd_num_cnt_reg0
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y248        FDCE                                         r  rd_num_cnt_reg[9]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y248        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.352ns (13.458%)  route 2.264ns (86.542%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.473     7.263    rd_num_cnt_reg0
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[1]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y246        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.352ns (13.458%)  route 2.264ns (86.542%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.473     7.263    rd_num_cnt_reg0
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[2]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y246        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.352ns (13.458%)  route 2.264ns (86.542%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.473     7.263    rd_num_cnt_reg0
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[3]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y246        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.352ns (13.458%)  route 2.264ns (86.542%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.473     7.263    rd_num_cnt_reg0
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y246        FDCE                                         r  rd_num_cnt_reg[4]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y246        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.352ns (13.542%)  route 2.247ns (86.458%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.457     7.247    rd_num_cnt_reg0
    SLICE_X24Y247        FDCE                                         r  rd_num_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y247        FDCE                                         r  rd_num_cnt_reg[5]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y247        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 wr_num_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - fmcin rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.352ns (13.542%)  route 2.247ns (86.458%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 8.263 - 10.000 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.365     4.648    clk_fmc
    SLICE_X71Y261        FDCE                                         r  wr_num_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDCE (Prop_fdce_C_Q)         0.223     4.871 f  wr_num_cnt_reg[5]/Q
                         net (fo=4, routed)           0.536     5.407    wr_num_cnt_reg[5]
    SLICE_X69Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.450 f  uart_i_2/O
                         net (fo=1, routed)           0.447     5.897    uart_i_2_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I0_O)        0.043     5.940 r  uart_i_1/O
                         net (fo=2, routed)           0.807     6.747    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.043     6.790 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.457     7.247    rd_num_cnt_reg0
    SLICE_X24Y247        FDCE                                         r  rd_num_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.145     8.263    clk_50m
    SLICE_X24Y247        FDCE                                         r  rd_num_cnt_reg[6]/C
                         clock pessimism              0.000     8.263    
                         clock uncertainty           -0.156     8.107    
    SLICE_X24Y247        FDCE (Setup_fdce_C_CE)      -0.201     7.906    rd_num_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.268ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.184ns (17.421%)  route 0.872ns (82.579%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.184     2.879    rd_num_cnt_reg0
    SLICE_X24Y252        FDCE                                         r  rd_num_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y252        FDCE                                         r  rd_num_cnt_reg[25]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y252        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.271ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.184ns (17.382%)  route 0.875ns (82.618%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.187     2.882    rd_num_cnt_reg0
    SLICE_X26Y251        FDCE                                         r  rd_num_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X26Y251        FDCE                                         r  rd_num_cnt_reg[0]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X26Y251        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.184ns (16.911%)  route 0.904ns (83.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.216     2.911    rd_num_cnt_reg0
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[21]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y251        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.184ns (16.911%)  route 0.904ns (83.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.216     2.911    rd_num_cnt_reg0
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[22]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y251        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.184ns (16.911%)  route 0.904ns (83.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.216     2.911    rd_num_cnt_reg0
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[23]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y251        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.300ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.184ns (16.911%)  route 0.904ns (83.089%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.216     2.911    rd_num_cnt_reg0
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y251        FDCE                                         r  rd_num_cnt_reg[24]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y251        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.321ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.184ns (16.588%)  route 0.925ns (83.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.237     2.932    rd_num_cnt_reg0
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[17]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y250        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.184ns (16.588%)  route 0.925ns (83.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.237     2.932    rd_num_cnt_reg0
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[18]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y250        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.184ns (16.588%)  route 0.925ns (83.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.237     2.932    rd_num_cnt_reg0
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[19]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y250        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (arrival time - required time)
  Source:                 wr_num_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_num_cnt_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.184ns (16.588%)  route 0.925ns (83.412%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.600     1.823    clk_fmc
    SLICE_X71Y263        FDCE                                         r  wr_num_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDCE (Prop_fdce_C_Q)         0.100     1.923 f  wr_num_cnt_reg[14]/Q
                         net (fo=2, routed)           0.104     2.027    wr_num_cnt_reg[14]
    SLICE_X70Y264        LUT4 (Prop_lut4_I0_O)        0.028     2.055 f  uart_i_7/O
                         net (fo=2, routed)           0.154     2.209    uart_i_7_n_0
    SLICE_X66Y262        LUT6 (Prop_lut6_I5_O)        0.028     2.237 r  uart_i_1/O
                         net (fo=2, routed)           0.430     2.667    uart_en
    SLICE_X35Y253        LUT6 (Prop_lut6_I5_O)        0.028     2.695 r  rd_num_cnt[25]_i_1/O
                         net (fo=26, routed)          0.237     2.932    rd_num_cnt_reg0
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.878    -0.555    clk_50m
    SLICE_X24Y250        FDCE                                         r  rd_num_cnt_reg[20]/C
                         clock pessimism              0.000    -0.555    
                         clock uncertainty            0.156    -0.399    
    SLICE_X24Y250        FDCE (Hold_fdce_C_CE)        0.010    -0.389    rd_num_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  3.321    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.290ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.290ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.620ns  (logic 0.236ns (38.047%)  route 0.384ns (61.953%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y258                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X82Y258        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.384     0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y258        FDCE (Setup_fdce_C_D)       -0.090     9.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  9.290    

Slack (MET) :             9.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.595ns  (logic 0.204ns (34.311%)  route 0.391ns (65.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y258                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y258        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.391     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y258        FDCE (Setup_fdce_C_D)       -0.089     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.610ns  (logic 0.223ns (36.531%)  route 0.387ns (63.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X83Y263        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.387     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y263        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  9.381    

Slack (MET) :             9.385ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.872%)  route 0.382ns (63.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X83Y263        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.382     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y263        FDCE (Setup_fdce_C_D)       -0.010     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  9.385    

Slack (MET) :             9.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.517ns  (logic 0.236ns (45.679%)  route 0.281ns (54.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y258                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X82Y258        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.281     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y258        FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  9.390    

Slack (MET) :             9.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.504ns  (logic 0.204ns (40.476%)  route 0.300ns (59.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X83Y263        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y263        FDCE (Setup_fdce_C_D)       -0.089     9.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  9.407    

Slack (MET) :             9.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.508ns  (logic 0.223ns (43.877%)  route 0.285ns (56.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y257        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.285     0.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y257        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  9.483    

Slack (MET) :             9.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.493ns  (logic 0.223ns (45.195%)  route 0.270ns (54.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y263                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X85Y263        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.270     0.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X85Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y262        FDCE (Setup_fdce_C_D)       -0.009     9.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  9.498    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_clk_wiz_0
  To Clock:  fmcin

Setup :            0  Failing Endpoints,  Worst Slack        9.296ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.615ns  (logic 0.204ns (33.187%)  route 0.411ns (66.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y283                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X71Y283        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.411     0.615    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X68Y286        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y286        FDRE (Setup_fdre_C_D)       -0.089     9.911    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.296ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.612ns  (logic 0.204ns (33.357%)  route 0.408ns (66.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y283                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X71Y283        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.408     0.612    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y285        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y285        FDRE (Setup_fdre_C_D)       -0.092     9.908    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  9.296    

Slack (MET) :             9.315ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.593ns  (logic 0.204ns (34.391%)  route 0.389ns (65.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y287                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y287        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.389     0.593    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X68Y288        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y288        FDRE (Setup_fdre_C_D)       -0.092     9.908    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  9.315    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.657%)  route 0.368ns (64.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y285                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X69Y285        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.368     0.572    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X68Y285        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y285        FDRE (Setup_fdre_C_D)       -0.092     9.908    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.343ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.955%)  route 0.363ns (64.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y287                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X65Y287        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.363     0.567    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X64Y287        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y287        FDRE (Setup_fdre_C_D)       -0.090     9.910    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  9.343    

Slack (MET) :             9.351ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.856%)  route 0.417ns (65.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y283                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X71Y283        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.417     0.640    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X69Y286        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y286        FDRE (Setup_fdre_C_D)       -0.009     9.991    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  9.351    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.425%)  route 0.373ns (62.575%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y287                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X68Y287        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.596    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X69Y287        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y287        FDRE (Setup_fdre_C_D)       -0.009     9.991    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.554%)  route 0.371ns (62.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y289                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X64Y289        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.371     0.594    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X65Y289        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y289        FDRE (Setup_fdre_C_D)       -0.009     9.991    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.592ns  (logic 0.223ns (37.683%)  route 0.369ns (62.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y287                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X65Y287        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.369     0.592    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X64Y287        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y287        FDRE (Setup_fdre_C_D)       -0.009     9.991    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.405ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             fmcin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.502ns  (logic 0.204ns (40.627%)  route 0.298ns (59.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y287                                     0.000     0.000 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X65Y287        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.298     0.502    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X64Y287        FDRE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y287        FDRE (Setup_fdre_C_D)       -0.093     9.907    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  9.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50m_clk_wiz_0
  To Clock:  clk_50m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__33/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.223ns (2.656%)  route 8.174ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         8.174     6.183    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X23Y261        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.275     8.393    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y261        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__33/C
                         clock pessimism             -0.572     7.822    
                         clock uncertainty           -0.066     7.755    
    SLICE_X23Y261        FDCE (Recov_fdce_C_CLR)     -0.212     7.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__33
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__33/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.223ns (2.656%)  route 8.174ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         8.174     6.183    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X23Y261        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.275     8.393    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y261        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__33/C
                         clock pessimism             -0.572     7.822    
                         clock uncertainty           -0.066     7.755    
    SLICE_X23Y261        FDCE (Recov_fdce_C_CLR)     -0.212     7.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__33
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__33/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.223ns (2.656%)  route 8.174ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         8.174     6.183    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X23Y261        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.275     8.393    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y261        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__33/C
                         clock pessimism             -0.572     7.822    
                         clock uncertainty           -0.066     7.755    
    SLICE_X23Y261        FDCE (Recov_fdce_C_CLR)     -0.212     7.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__33
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_rep__33/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.223ns (2.656%)  route 8.174ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         8.174     6.183    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X23Y261        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.275     8.393    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y261        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_rep__33/C
                         clock pessimism             -0.572     7.822    
                         clock uncertainty           -0.066     7.755    
    SLICE_X23Y261        FDCE (Recov_fdce_C_CLR)     -0.212     7.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_rep__33
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__33/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.223ns (2.656%)  route 8.174ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         8.174     6.183    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X23Y261        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.275     8.393    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y261        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__33/C
                         clock pessimism             -0.572     7.822    
                         clock uncertainty           -0.066     7.755    
    SLICE_X23Y261        FDCE (Recov_fdce_C_CLR)     -0.212     7.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__33
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__33/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.223ns (2.656%)  route 8.174ns (97.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 8.393 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         8.174     6.183    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X23Y261        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__33/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.275     8.393    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X23Y261        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__33/C
                         clock pessimism             -0.572     7.822    
                         clock uncertainty           -0.066     7.755    
    SLICE_X23Y261        FDCE (Recov_fdce_C_CLR)     -0.212     7.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__33
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__32/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 0.223ns (2.762%)  route 7.850ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         7.850     5.858    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X15Y258        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__32/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.279     8.397    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X15Y258        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__32/C
                         clock pessimism             -0.572     7.826    
                         clock uncertainty           -0.066     7.759    
    SLICE_X15Y258        FDCE (Recov_fdce_C_CLR)     -0.212     7.547    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__32
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__17/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 0.223ns (2.943%)  route 7.355ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         7.355     5.363    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X7Y265         FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.329     8.447    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y265         FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__17/C
                         clock pessimism             -0.572     7.876    
                         clock uncertainty           -0.066     7.809    
    SLICE_X7Y265         FDCE (Recov_fdce_C_CLR)     -0.212     7.597    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__17
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__17/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 0.223ns (2.943%)  route 7.355ns (97.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 8.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         7.355     5.363    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X7Y265         FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.329     8.447    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y265         FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__17/C
                         clock pessimism             -0.572     7.876    
                         clock uncertainty           -0.066     7.809    
    SLICE_X7Y265         FDCE (Recov_fdce_C_CLR)     -0.212     7.597    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]_rep__17
  -------------------------------------------------------------------
                         required time                          7.597    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__40/CLR
                            (recovery check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50m_clk_wiz_0 rise@10.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 0.223ns (3.082%)  route 7.013ns (96.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.214ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.362    -2.214    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y267        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y267        FDPE (Prop_fdpe_C_Q)         0.223    -1.991 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=340, routed)         7.013     5.022    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]_0
    SLICE_X7Y275         FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__40/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000    10.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.789    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.030 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.035    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.118 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        1.320     8.438    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y275         FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__40/C
                         clock pessimism             -0.572     7.867    
                         clock uncertainty           -0.066     7.800    
    SLICE_X7Y275         FDCE (Recov_fdce_C_CLR)     -0.212     7.588    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__40
  -------------------------------------------------------------------
                         required time                          7.588    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  2.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.838%)  route 0.151ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151    -0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X82Y258        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y258        FDCE (Remov_fdce_C_CLR)     -0.050    -0.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.001%)  route 0.150ns (59.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.150    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X82Y259        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.832    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X82Y259        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.058    -0.544    
    SLICE_X82Y259        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.596    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.011%)  route 0.156ns (60.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.602ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.609    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDPE (Prop_fdpe_C_Q)         0.100    -0.474 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.156    -0.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X82Y260        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.831    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X82Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.058    -0.545    
    SLICE_X82Y260        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_50m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_clk_wiz_0 rise@0.000ns - clk_50m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.077%)  route 0.094ns (50.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.610    -0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y259        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y259        FDPE (Prop_fdpe_C_Q)         0.091    -0.482 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094    -0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X84Y260        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_ori_p (IN)
                         net (fo=0)                   0.000     0.000    clk_generate/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clk_generate/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    clk_generate/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  clk_generate/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    clk_generate/inst/clk_50m_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  clk_generate/inst/clkout1_buf/O
                         net (fo=5539, routed)        0.833    -0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y260        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.041    -0.560    
    SLICE_X84Y260        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.352ns (15.522%)  route 1.916ns (84.478%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X71Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                 30.437    

Slack (MET) :             30.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.352ns (15.522%)  route 1.916ns (84.478%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.336     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X71Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X71Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X71Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                 30.437    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.352ns (16.431%)  route 1.790ns (83.569%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.666ns = ( 36.666 - 33.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.360     4.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y281        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y281        FDRE (Prop_fdre_C_Q)         0.223     4.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.634     5.138    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X72Y281        LUT6 (Prop_lut6_I3_O)        0.043     5.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     5.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y278        LUT4 (Prop_lut4_I3_O)        0.043     5.673 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.497     6.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X71Y273        LUT1 (Prop_lut1_I0_O)        0.043     6.213 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.211     6.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.189    36.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.567    37.233    
                         clock uncertainty           -0.035    37.198    
    SLICE_X72Y273        FDCE (Recov_fdce_C_CLR)     -0.212    36.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.986    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 30.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y262        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.475     2.148    
    SLICE_X86Y262        FDCE (Remov_fdce_C_CLR)     -0.050     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y262        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.475     2.148    
    SLICE_X86Y262        FDCE (Remov_fdce_C_CLR)     -0.050     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X86Y262        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     2.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X86Y262        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.475     2.148    
    SLICE_X86Y262        FDCE (Remov_fdce_C_CLR)     -0.050     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.210%)  route 0.104ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.607     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y263        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y263        FDPE (Prop_fdpe_C_Q)         0.118     2.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.475     2.147    
    SLICE_X84Y263        FDCE (Remov_fdce_C_CLR)     -0.069     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fmcin
  To Clock:  fmcin

Setup :            0  Failing Endpoints,  Worst Slack       12.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.223ns (3.205%)  route 6.735ns (96.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.735    11.598    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X21Y277        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.264    24.293    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y277        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__1/C
                         clock pessimism              0.377    24.670    
                         clock uncertainty           -0.035    24.634    
    SLICE_X21Y277        FDCE (Recov_fdce_C_CLR)     -0.212    24.422    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         24.422    
                         arrival time                         -11.598    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             12.824ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.223ns (3.206%)  route 6.732ns (96.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.732    11.596    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X21Y275        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.262    24.291    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y275        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1/C
                         clock pessimism              0.377    24.668    
                         clock uncertainty           -0.035    24.632    
    SLICE_X21Y275        FDCE (Recov_fdce_C_CLR)     -0.212    24.420    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 12.824    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 0.223ns (3.231%)  route 6.679ns (96.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 24.289 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.679    11.543    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X40Y265        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.260    24.289    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y265        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__2/C
                         clock pessimism              0.377    24.666    
                         clock uncertainty           -0.035    24.630    
    SLICE_X40Y265        FDCE (Recov_fdce_C_CLR)     -0.212    24.418    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         24.418    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.223ns (3.313%)  route 6.508ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.508    11.372    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X40Y263        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.262    24.291    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y263        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__2/C
                         clock pessimism              0.377    24.668    
                         clock uncertainty           -0.035    24.632    
    SLICE_X40Y263        FDCE (Recov_fdce_C_CLR)     -0.212    24.420    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.223ns (3.313%)  route 6.508ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.508    11.372    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X40Y263        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.262    24.291    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y263        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2/C
                         clock pessimism              0.377    24.668    
                         clock uncertainty           -0.035    24.632    
    SLICE_X40Y263        FDCE (Recov_fdce_C_CLR)     -0.212    24.420    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.223ns (3.313%)  route 6.508ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.508    11.372    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X40Y263        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.262    24.291    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y263        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__2/C
                         clock pessimism              0.377    24.668    
                         clock uncertainty           -0.035    24.632    
    SLICE_X40Y263        FDCE (Recov_fdce_C_CLR)     -0.212    24.420    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.223ns (3.313%)  route 6.508ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.508    11.372    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X40Y263        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.262    24.291    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X40Y263        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2/C
                         clock pessimism              0.377    24.668    
                         clock uncertainty           -0.035    24.632    
    SLICE_X40Y263        FDCE (Recov_fdce_C_CLR)     -0.212    24.420    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__2/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.223ns (3.321%)  route 6.492ns (96.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 24.291 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.492    11.356    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X39Y263        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.262    24.291    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y263        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__2/C
                         clock pessimism              0.377    24.668    
                         clock uncertainty           -0.035    24.632    
    SLICE_X39Y263        FDCE (Recov_fdce_C_CLR)     -0.212    24.420    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         24.420    
                         arrival time                         -11.356    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.154ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__14/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.223ns (3.368%)  route 6.399ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.287ns = ( 24.287 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.399    11.263    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X24Y275        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.258    24.287    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X24Y275        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__14/C
                         clock pessimism              0.377    24.664    
                         clock uncertainty           -0.035    24.628    
    SLICE_X24Y275        FDCE (Recov_fdce_C_CLR)     -0.212    24.416    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                         24.416    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                 13.154    

Slack (MET) :             13.307ns  (required time - arrival time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__13/CLR
                            (recovery check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (fmcin rise@20.000ns - fmcin rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 0.223ns (3.439%)  route 6.261ns (96.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.641ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.556     1.556 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.634     3.190    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.283 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.358     4.641    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.223     4.864 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         6.261    11.124    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X23Y263        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)     20.000    20.000 r  
    E28                                               0.000    20.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000    20.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         1.423    21.423 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           1.523    22.946    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.029 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        1.273    24.302    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y263        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__13/C
                         clock pessimism              0.377    24.679    
                         clock uncertainty           -0.035    24.643    
    SLICE_X23Y263        FDCE (Recov_fdce_C_CLR)     -0.212    24.431    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         24.431    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 13.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__18/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.119%)  route 0.162ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.598     1.821    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         0.162     2.083    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X65Y271        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.818     2.309    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y271        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__18/C
                         clock pessimism             -0.478     1.831    
    SLICE_X65Y271        FDCE (Remov_fdce_C_CLR)     -0.069     1.762    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__18/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.119%)  route 0.162ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.598     1.821    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         0.162     2.083    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X65Y271        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.818     2.309    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y271        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__18/C
                         clock pessimism             -0.478     1.831    
    SLICE_X65Y271        FDCE (Remov_fdce_C_CLR)     -0.069     1.762    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__18/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.119%)  route 0.162ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.598     1.821    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         0.162     2.083    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X65Y271        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.818     2.309    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y271        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__18/C
                         clock pessimism             -0.478     1.831    
    SLICE_X65Y271        FDCE (Remov_fdce_C_CLR)     -0.069     1.762    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__18/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.119%)  route 0.162ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.598     1.821    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         0.162     2.083    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X65Y271        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.818     2.309    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y271        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__18/C
                         clock pessimism             -0.478     1.831    
    SLICE_X65Y271        FDCE (Remov_fdce_C_CLR)     -0.069     1.762    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__18/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.817%)  route 0.164ns (62.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.598     1.821    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         0.164     2.086    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X64Y271        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.818     2.309    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X64Y271        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__18/C
                         clock pessimism             -0.478     1.831    
    SLICE_X64Y271        FDCE (Remov_fdce_C_CLR)     -0.069     1.762    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__18/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.223%)  route 0.169ns (62.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.598     1.821    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y269        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y269        FDPE (Prop_fdpe_C_Q)         0.100     1.921 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=183, routed)         0.169     2.090    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__21_1
    SLICE_X63Y270        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.819     2.310    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y270        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__18/C
                         clock pessimism             -0.478     1.832    
    SLICE_X63Y270        FDCE (Remov_fdce_C_CLR)     -0.069     1.763    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]_rep__18
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.546%)  route 0.151ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.595     1.818    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y271        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y271        FDPE (Prop_fdpe_C_Q)         0.091     1.909 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     2.060    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y270        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.819     2.310    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y270        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.479     1.831    
    SLICE_X68Y270        FDCE (Remov_fdce_C_CLR)     -0.107     1.724    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.546%)  route 0.151ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.595     1.818    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y271        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y271        FDPE (Prop_fdpe_C_Q)         0.091     1.909 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     2.060    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y270        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.819     2.310    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y270        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.479     1.831    
    SLICE_X68Y270        FDCE (Remov_fdce_C_CLR)     -0.107     1.724    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.546%)  route 0.151ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.595     1.818    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y271        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y271        FDPE (Prop_fdpe_C_Q)         0.091     1.909 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.151     2.060    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y270        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.819     2.310    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y270        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.479     1.831    
    SLICE_X68Y270        FDCE (Remov_fdce_C_CLR)     -0.107     1.724    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock fmcin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fmcin rise@0.000ns - fmcin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.008%)  route 0.155ns (62.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.480     0.480 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.717     1.197    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.223 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.595     1.818    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y271        FDPE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y271        FDPE (Prop_fdpe_C_Q)         0.091     1.909 f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.155     2.064    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y269        FDCE                                         f  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock fmcin rise edge)      0.000     0.000 r  
    E28                                               0.000     0.000 r  clk_fmc_in (IN)
                         net (fo=0)                   0.000     0.000    BUFGP_INS/I
    E28                  IBUF (Prop_ibuf_I_O)         0.677     0.677 r  BUFGP_INS/IBUF/O
                         net (fo=1, routed)           0.784     1.461    BUFGP_INS/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.491 r  BUFGP_INS/BUFG/O
                         net (fo=5928, routed)        0.820     2.311    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y269        FDCE                                         r  u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.479     1.832    
    SLICE_X68Y269        FDCE (Remov_fdce_C_CLR)     -0.107     1.725    u_fmc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.339    





