
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.385156                       # Number of seconds simulated
sim_ticks                                385155657000                       # Number of ticks simulated
final_tick                               15898651246000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  30847                       # Simulator instruction rate (inst/s)
host_op_rate                                    40251                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118807689                       # Simulator tick rate (ticks/s)
host_mem_usage                                2432484                       # Number of bytes of host memory used
host_seconds                                  3241.84                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     130488355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99693760                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99695872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34571456                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34571456                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 33                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557715                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557748                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          540179                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               540179                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 5483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            258840181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               258845665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            5483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               5483                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89759699                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89759699                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89759699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                5483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           258840181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              348605364                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1553653                       # number of replacements
system.l2.tagsinuse                       3921.151616                       # Cycle average of tags in use
system.l2.total_refs                           305756                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1557749                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.196281                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15818769411000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2362.038085                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.241321                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1558.872211                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.576669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000059                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.380584                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.957312                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                 1203                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1203                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542628                       # number of Writeback hits
system.l2.Writeback_hits::total                542628                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 95                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    95                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                  1298                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1298                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                 1298                       # number of overall hits
system.l2.overall_hits::total                    1298                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319641                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319674                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557715                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557748                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 33                       # number of overall misses
system.l2.overall_misses::cpu.data            1557715                       # number of overall misses
system.l2.overall_misses::total               1557748                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      1741500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  68977032000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     68978773500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12438315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12438315000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       1741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   81415347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81417088500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      1741500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  81415347000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81417088500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1320844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320877                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542628                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542628                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238169                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                33                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1559013                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1559046                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               33                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1559013                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1559046                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999089                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999089                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999601                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999167                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999167                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999167                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999167                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52772.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52269.543004                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52269.555587                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52245.583306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52245.583306                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52772.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52265.881114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52265.891852                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52772.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52265.881114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52265.891852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               540179                       # number of writebacks
system.l2.writebacks::total                    540179                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319641                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319674                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557748                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557748                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1337500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  52785652000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  52786989500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9522966000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9522966000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1337500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  62308618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62309955500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1337500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  62308618000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62309955500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999089                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999601                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999167                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999167                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40530.303030                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40000.009093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40000.022354                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.025202                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40000.025202                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40530.303030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40000.011555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40000.022789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40530.303030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40000.011555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40000.022789                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3570673                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3570673                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                53                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2679908                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2679881                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.998993                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        770311314                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8940439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100000051                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3570673                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2679881                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     136631303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     106                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              495343915                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8939733                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          640915710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.203597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.402673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                510427292     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                130488418     20.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            640915710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.004635                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.129818                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                104506633                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             405920609                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  96995550                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              33492862                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                     53                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              130488415                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                     53                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                148099160                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               362328097                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  38823449                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              91664950                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              130488400                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               27745331                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           148157123                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             329486905                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         72552005                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         256934900                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                       36                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  91664953                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26166894                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5772138                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  130488356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130488356                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     640915710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.203597                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.402672                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           510427354     79.64%     79.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           130488356     20.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       640915710                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38237409     29.30%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60311913     46.22%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26166894     20.05%     95.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5772138      4.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130488356                       # Type of FU issued
system.cpu.iq.rate                           0.169397                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          721353563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          40218927                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40218926                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           180538858                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           90269429                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90269429                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               40218925                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                90269429                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                     53                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                98165595                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13393827                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           130488356                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26166894                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5772138                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              4                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           49                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                   53                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             130488355                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26166894                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31939032                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3570673                       # Number of branches executed
system.cpu.iew.exec_stores                    5772138                       # Number of stores executed
system.cpu.iew.exec_rate                     0.169397                       # Inst execution rate
system.cpu.iew.wb_sent                      130488355                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130488355                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.169397                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.branchMispredicts                53                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    640915657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.203597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.402672                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    510427302     79.64%     79.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    130488355     20.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    640915657                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              130488355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939032                       # Number of memory references committed
system.cpu.commit.loads                      26166894                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570673                       # Number of branches committed
system.cpu.commit.fp_insts                   90269429                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176440                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             130488355                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    640915657                       # The number of ROB reads
system.cpu.rob.rob_writes                   260976764                       # The number of ROB writes
system.cpu.timesIdled                         1320874                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       129395604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     130488355                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               7.703113                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.703113                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.129818                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.129818                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                122973366                       # number of integer regfile reads
system.cpu.int_regfile_writes                63204417                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167062349                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84952669                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39451147                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 22.032601                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8939700                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     33                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                     270900                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      22.032601                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.086065                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.086065                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8939700                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8939700                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8939700                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8939700                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8939700                       # number of overall hits
system.cpu.icache.overall_hits::total         8939700                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           33                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            33                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           33                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             33                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           33                       # number of overall misses
system.cpu.icache.overall_misses::total            33                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1840500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1840500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1840500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1840500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1840500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1840500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8939733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8939733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8939733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8939733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8939733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8939733                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55772.727273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55772.727273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55772.727273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55772.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55772.727273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55772.727273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      1774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      1774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      1774500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1774500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53772.727273                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53772.727273                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53772.727273                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53772.727273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53772.727273                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53772.727273                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1558757                       # number of replacements
system.cpu.dcache.tagsinuse                255.913326                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 30380018                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1559013                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  19.486700                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513845449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.913326                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999661                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999661                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     24846050                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24846050                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5533968                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5533968                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      30380018                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30380018                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     30380018                       # number of overall hits
system.cpu.dcache.overall_hits::total        30380018                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1320844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1320844                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238169                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1559013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1559013                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1559013                       # number of overall misses
system.cpu.dcache.overall_misses::total       1559013                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  72951594000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  72951594000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13153772000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13153772000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  86105366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  86105366000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  86105366000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  86105366000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26166894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26166894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31939031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31939031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31939031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31939031                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.050478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050478                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041262                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041262                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.048812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048812                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55231.044696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55231.044696                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55228.732539                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55228.732539                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55230.691470                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55230.691470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55230.691470                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55230.691470                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542628                       # number of writebacks
system.cpu.dcache.writebacks::total            542628                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1320844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1320844                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238169                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238169                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1559013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1559013                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1559013                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1559013                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  70309906000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  70309906000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12677434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12677434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  82987340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82987340000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  82987340000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82987340000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041262                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048812                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048812                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048812                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048812                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53231.044696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53231.044696                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53228.732539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53228.732539                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53230.691470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53230.691470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53230.691470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53230.691470                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
