

# [derive (Copy , Clone , Debug , PartialEq , Eq)]
pub enum Interrupt { # [doc = "0 - WWDG"]
WWDG = 0 , # [doc = "1 - PVD_AVD"]
PVD_AVD = 1 , # [doc = "2 - RTC"]
RTC = 2 , # [doc = "4 - TAMP"]
TAMP = 4 , # [doc = "5 - RAMCFG"]
RAMCFG = 5 , # [doc = "6 - FLASH"]
FLASH = 6 , # [doc = "9 - RCC"]
RCC = 9 , # [doc = "11 - EXTI0"]
EXTI0 = 11 , # [doc = "12 - EXTI1"]
EXTI1 = 12 , # [doc = "13 - EXTI2"]
EXTI2 = 13 , # [doc = "14 - EXTI3"]
EXTI3 = 14 , # [doc = "15 - EXTI4"]
EXTI4 = 15 , # [doc = "16 - EXTI5"]
EXTI5 = 16 , # [doc = "17 - EXTI6"]
EXTI6 = 17 , # [doc = "18 - EXTI7"]
EXTI7 = 18 , # [doc = "19 - EXTI8"]
EXTI8 = 19 , # [doc = "20 - EXTI9"]
EXTI9 = 20 , # [doc = "21 - EXTI10"]
EXTI10 = 21 , # [doc = "22 - EXTI11"]
EXTI11 = 22 , # [doc = "23 - EXTI12"]
EXTI12 = 23 , # [doc = "24 - EXTI13"]
EXTI13 = 24 , # [doc = "25 - EXTI14"]
EXTI14 = 25 , # [doc = "26 - EXTI15"]
EXTI15 = 26 , # [doc = "27 - GPDMA1_CHANNEL0"]
GPDMA1_CHANNEL0 = 27 , # [doc = "28 - GPDMA1_CHANNEL1"]
GPDMA1_CHANNEL1 = 28 , # [doc = "29 - GPDMA1_CHANNEL2"]
GPDMA1_CHANNEL2 = 29 , # [doc = "30 - GPDMA1_CHANNEL3"]
GPDMA1_CHANNEL3 = 30 , # [doc = "31 - GPDMA1_CHANNEL4"]
GPDMA1_CHANNEL4 = 31 , # [doc = "32 - GPDMA1_CHANNEL5"]
GPDMA1_CHANNEL5 = 32 , # [doc = "33 - GPDMA1_CHANNEL6"]
GPDMA1_CHANNEL6 = 33 , # [doc = "34 - GPDMA1_CHANNEL7"]
GPDMA1_CHANNEL7 = 34 , # [doc = "35 - IWDG"]
IWDG = 35 , # [doc = "37 - ADC1"]
ADC1 = 37 , # [doc = "38 - DAC1"]
DAC1 = 38 , # [doc = "39 - FDCAN1_IT0"]
FDCAN1_IT0 = 39 , # [doc = "40 - FDCAN1_IT1"]
FDCAN1_IT1 = 40 , # [doc = "41 - TIM1_BRK"]
TIM1_BRK = 41 , # [doc = "42 - TIM1_UP"]
TIM1_UP = 42 , # [doc = "43 - TIM1_TRG_COM"]
TIM1_TRG_COM = 43 , # [doc = "44 - TIM1_CC"]
TIM1_CC = 44 , # [doc = "45 - TIM2"]
TIM2 = 45 , # [doc = "46 - TIM3"]
TIM3 = 46 , # [doc = "49 - TIM6"]
TIM6 = 49 , # [doc = "50 - TIM7"]
TIM7 = 50 , # [doc = "51 - I2C1_EV"]
I2C1_EV = 51 , # [doc = "52 - I2C1_ER"]
I2C1_ER = 52 , # [doc = "53 - I2C2_EV"]
I2C2_EV = 53 , # [doc = "54 - I2C2_ER"]
I2C2_ER = 54 , # [doc = "55 - SPI1"]
SPI1 = 55 , # [doc = "56 - SPI2"]
SPI2 = 56 , # [doc = "57 - SPI3"]
SPI3 = 57 , # [doc = "58 - USART1"]
USART1 = 58 , # [doc = "59 - USART2"]
USART2 = 59 , # [doc = "60 - USART3"]
USART3 = 60 , # [doc = "63 - LPUART1"]
LPUART1 = 63 , # [doc = "64 - LPTIM1"]
LPTIM1 = 64 , # [doc = "70 - LPTIM2"]
LPTIM2 = 70 , # [doc = "74 - USB_DRD_FS"]
USB_DRD_FS = 74 , # [doc = "75 - CRS"]
CRS = 75 , # [doc = "90 - GPDMA2_CHANNEL0"]
GPDMA2_CHANNEL0 = 90 , # [doc = "91 - GPDMA2_CHANNEL1"]
GPDMA2_CHANNEL1 = 91 , # [doc = "92 - GPDMA2_CHANNEL2"]
GPDMA2_CHANNEL2 = 92 , # [doc = "93 - GPDMA2_CHANNEL3"]
GPDMA2_CHANNEL3 = 93 , # [doc = "94 - GPDMA2_CHANNEL4"]
GPDMA2_CHANNEL4 = 94 , # [doc = "95 - GPDMA2_CHANNEL5"]
GPDMA2_CHANNEL5 = 95 , # [doc = "96 - GPDMA2_CHANNEL6"]
GPDMA2_CHANNEL6 = 96 , # [doc = "97 - GPDMA2_CHANNEL7"]
GPDMA2_CHANNEL7 = 97 , # [doc = "103 - FPU"]
FPU = 103 , # [doc = "104 - ICACHE"]
ICACHE = 104 , # [doc = "113 - DTS"]
DTS = 113 , # [doc = "114 - RNG"]
RNG = 114 , # [doc = "117 - HASH"]
HASH = 117 , # [doc = "123 - I3C1_EV"]
I3C1_EV = 123 , # [doc = "124 - I3C1_ER"]
I3C1_ER = 124 , # [doc = "131 - I3C2_EV"]
I3C2_EV = 131 , # [doc = "132 - I3C2_ER"]
I3C2_ER = 132 , # [doc = "133 - COMP1"]
COMP1 = 133 , } unsafe impl cortex_m :: interrupt :: InterruptNumber for Interrupt { # [inline (always)]
fn number (self) -> u16 { self as u16 } } # [cfg (feature = "rt")]
mod _vectors { extern "C" { fn WWDG () ; fn PVD_AVD () ; fn RTC () ; fn TAMP () ; fn RAMCFG () ; fn FLASH () ; fn RCC () ; fn EXTI0 () ; fn EXTI1 () ; fn EXTI2 () ; fn EXTI3 () ; fn EXTI4 () ; fn EXTI5 () ; fn EXTI6 () ; fn EXTI7 () ; fn EXTI8 () ; fn EXTI9 () ; fn EXTI10 () ; fn EXTI11 () ; fn EXTI12 () ; fn EXTI13 () ; fn EXTI14 () ; fn EXTI15 () ; fn GPDMA1_CHANNEL0 () ; fn GPDMA1_CHANNEL1 () ; fn GPDMA1_CHANNEL2 () ; fn GPDMA1_CHANNEL3 () ; fn GPDMA1_CHANNEL4 () ; fn GPDMA1_CHANNEL5 () ; fn GPDMA1_CHANNEL6 () ; fn GPDMA1_CHANNEL7 () ; fn IWDG () ; fn ADC1 () ; fn DAC1 () ; fn FDCAN1_IT0 () ; fn FDCAN1_IT1 () ; fn TIM1_BRK () ; fn TIM1_UP () ; fn TIM1_TRG_COM () ; fn TIM1_CC () ; fn TIM2 () ; fn TIM3 () ; fn TIM6 () ; fn TIM7 () ; fn I2C1_EV () ; fn I2C1_ER () ; fn I2C2_EV () ; fn I2C2_ER () ; fn SPI1 () ; fn SPI2 () ; fn SPI3 () ; fn USART1 () ; fn USART2 () ; fn USART3 () ; fn LPUART1 () ; fn LPTIM1 () ; fn LPTIM2 () ; fn USB_DRD_FS () ; fn CRS () ; fn GPDMA2_CHANNEL0 () ; fn GPDMA2_CHANNEL1 () ; fn GPDMA2_CHANNEL2 () ; fn GPDMA2_CHANNEL3 () ; fn GPDMA2_CHANNEL4 () ; fn GPDMA2_CHANNEL5 () ; fn GPDMA2_CHANNEL6 () ; fn GPDMA2_CHANNEL7 () ; fn FPU () ; fn ICACHE () ; fn DTS () ; fn RNG () ; fn HASH () ; fn I3C1_EV () ; fn I3C1_ER () ; fn I3C2_EV () ; fn I3C2_ER () ; fn COMP1 () ; } pub union Vector { _handler : unsafe extern "C" fn () , _reserved : u32 , } # [link_section = ".vector_table.interrupts"]
# [no_mangle]
pub static __INTERRUPTS : [Vector ; 134]
= [Vector { _handler : WWDG } , Vector { _handler : PVD_AVD } , Vector { _handler : RTC } , Vector { _reserved : 0 } , Vector { _handler : TAMP } , Vector { _handler : RAMCFG } , Vector { _handler : FLASH } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : RCC } , Vector { _reserved : 0 } , Vector { _handler : EXTI0 } , Vector { _handler : EXTI1 } , Vector { _handler : EXTI2 } , Vector { _handler : EXTI3 } , Vector { _handler : EXTI4 } , Vector { _handler : EXTI5 } , Vector { _handler : EXTI6 } , Vector { _handler : EXTI7 } , Vector { _handler : EXTI8 } , Vector { _handler : EXTI9 } , Vector { _handler : EXTI10 } , Vector { _handler : EXTI11 } , Vector { _handler : EXTI12 } , Vector { _handler : EXTI13 } , Vector { _handler : EXTI14 } , Vector { _handler : EXTI15 } , Vector { _handler : GPDMA1_CHANNEL0 } , Vector { _handler : GPDMA1_CHANNEL1 } , Vector { _handler : GPDMA1_CHANNEL2 } , Vector { _handler : GPDMA1_CHANNEL3 } , Vector { _handler : GPDMA1_CHANNEL4 } , Vector { _handler : GPDMA1_CHANNEL5 } , Vector { _handler : GPDMA1_CHANNEL6 } , Vector { _handler : GPDMA1_CHANNEL7 } , Vector { _handler : IWDG } , Vector { _reserved : 0 } , Vector { _handler : ADC1 } , Vector { _handler : DAC1 } , Vector { _handler : FDCAN1_IT0 } , Vector { _handler : FDCAN1_IT1 } , Vector { _handler : TIM1_BRK } , Vector { _handler : TIM1_UP } , Vector { _handler : TIM1_TRG_COM } , Vector { _handler : TIM1_CC } , Vector { _handler : TIM2 } , Vector { _handler : TIM3 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : TIM6 } , Vector { _handler : TIM7 } , Vector { _handler : I2C1_EV } , Vector { _handler : I2C1_ER } , Vector { _handler : I2C2_EV } , Vector { _handler : I2C2_ER } , Vector { _handler : SPI1 } , Vector { _handler : SPI2 } , Vector { _handler : SPI3 } , Vector { _handler : USART1 } , Vector { _handler : USART2 } , Vector { _handler : USART3 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : LPUART1 } , Vector { _handler : LPTIM1 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : LPTIM2 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : USB_DRD_FS } , Vector { _handler : CRS } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : GPDMA2_CHANNEL0 } , Vector { _handler : GPDMA2_CHANNEL1 } , Vector { _handler : GPDMA2_CHANNEL2 } , Vector { _handler : GPDMA2_CHANNEL3 } , Vector { _handler : GPDMA2_CHANNEL4 } , Vector { _handler : GPDMA2_CHANNEL5 } , Vector { _handler : GPDMA2_CHANNEL6 } , Vector { _handler : GPDMA2_CHANNEL7 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : FPU } , Vector { _handler : ICACHE } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : DTS } , Vector { _handler : RNG } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : HASH } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : I3C1_EV } , Vector { _handler : I3C1_ER } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _reserved : 0 } , Vector { _handler : I3C2_EV } , Vector { _handler : I3C2_ER } , Vector { _handler : COMP1 } ,]
; } pub const UID : uid :: Uid = unsafe { uid :: Uid :: from_ptr (0x08ff_f800usize as _) } ; pub const TIM2 : timer :: TimGp32 = unsafe { timer :: TimGp32 :: from_ptr (0x4000_0000usize as _) } ; pub const TIM3 : timer :: TimGp16 = unsafe { timer :: TimGp16 :: from_ptr (0x4000_0400usize as _) } ; pub const TIM6 : timer :: TimBasic = unsafe { timer :: TimBasic :: from_ptr (0x4000_1000usize as _) } ; pub const TIM7 : timer :: TimBasic = unsafe { timer :: TimBasic :: from_ptr (0x4000_1400usize as _) } ; pub const WWDG : wwdg :: Wwdg = unsafe { wwdg :: Wwdg :: from_ptr (0x4000_2c00usize as _) } ; pub const IWDG : iwdg :: Iwdg = unsafe { iwdg :: Iwdg :: from_ptr (0x4000_3000usize as _) } ; pub const OPAMP1 : opamp :: Opamp = unsafe { opamp :: Opamp :: from_ptr (0x4000_3400usize as _) } ; pub const SPI2 : spi :: Spi = unsafe { spi :: Spi :: from_ptr (0x4000_3800usize as _) } ; pub const SPI3 : spi :: Spi = unsafe { spi :: Spi :: from_ptr (0x4000_3c00usize as _) } ; pub const COMP1 : comp :: Comp = unsafe { comp :: Comp :: from_ptr (0x4000_4000usize as _) } ; pub const USART2 : usart :: Usart = unsafe { usart :: Usart :: from_ptr (0x4000_4400usize as _) } ; pub const USART3 : usart :: Usart = unsafe { usart :: Usart :: from_ptr (0x4000_4800usize as _) } ; pub const I2C1 : i2c :: I2c = unsafe { i2c :: I2c :: from_ptr (0x4000_5400usize as _) } ; pub const I2C2 : i2c :: I2c = unsafe { i2c :: I2c :: from_ptr (0x4000_5800usize as _) } ; pub const I3C1 : i3c :: I3c = unsafe { i3c :: I3c :: from_ptr (0x4000_5c00usize as _) } ; pub const CRS : crs :: Crs = unsafe { crs :: Crs :: from_ptr (0x4000_6000usize as _) } ; pub const DTS : dts :: Dts = unsafe { dts :: Dts :: from_ptr (0x4000_8c00usize as _) } ; pub const LPTIM2 : lptim :: Lptim = unsafe { lptim :: Lptim :: from_ptr (0x4000_9400usize as _) } ; pub const FDCAN1 : can :: Fdcan = unsafe { can :: Fdcan :: from_ptr (0x4000_a400usize as _) } ; pub const FDCANRAM1 : fdcanram :: Fdcanram = unsafe { fdcanram :: Fdcanram :: from_ptr (0x4000_ac00usize as _) } ; pub const TIM1 : timer :: TimAdv = unsafe { timer :: TimAdv :: from_ptr (0x4001_2c00usize as _) } ; pub const SPI1 : spi :: Spi = unsafe { spi :: Spi :: from_ptr (0x4001_3000usize as _) } ; pub const USART1 : usart :: Usart = unsafe { usart :: Usart :: from_ptr (0x4001_3800usize as _) } ; pub const USB : usb :: Usb = unsafe { usb :: Usb :: from_ptr (0x4001_6000usize as _) } ; pub const USBRAM : usbram :: Usbram = unsafe { usbram :: Usbram :: from_ptr (0x4001_6400usize as _) } ; pub const GPDMA1 : gpdma :: Gpdma = unsafe { gpdma :: Gpdma :: from_ptr (0x4002_0000usize as _) } ; pub const GPDMA2 : gpdma :: Gpdma = unsafe { gpdma :: Gpdma :: from_ptr (0x4002_1000usize as _) } ; pub const FLASH : flash :: Flash = unsafe { flash :: Flash :: from_ptr (0x4002_2000usize as _) } ; pub const CRC : crc :: Crc = unsafe { crc :: Crc :: from_ptr (0x4002_3000usize as _) } ; pub const ICACHE : icache :: Icache = unsafe { icache :: Icache :: from_ptr (0x4003_0400usize as _) } ; pub const GPIOA : gpio :: Gpio = unsafe { gpio :: Gpio :: from_ptr (0x4202_0000usize as _) } ; pub const GPIOB : gpio :: Gpio = unsafe { gpio :: Gpio :: from_ptr (0x4202_0400usize as _) } ; pub const GPIOC : gpio :: Gpio = unsafe { gpio :: Gpio :: from_ptr (0x4202_0800usize as _) } ; pub const GPIOD : gpio :: Gpio = unsafe { gpio :: Gpio :: from_ptr (0x4202_0c00usize as _) } ; pub const GPIOH : gpio :: Gpio = unsafe { gpio :: Gpio :: from_ptr (0x4202_1c00usize as _) } ; pub const ADC1 : adc :: Adc = unsafe { adc :: Adc :: from_ptr (0x4202_8000usize as _) } ; pub const ADC12_COMMON : adccommon :: AdcCommon = unsafe { adccommon :: AdcCommon :: from_ptr (0x4202_8300usize as _) } ; pub const DAC1 : dac :: Dac = unsafe { dac :: Dac :: from_ptr (0x4202_8400usize as _) } ; pub const HASH : hash :: Hash = unsafe { hash :: Hash :: from_ptr (0x420c_0400usize as _) } ; pub const RNG : rng :: Rng = unsafe { rng :: Rng :: from_ptr (0x420c_0800usize as _) } ; pub const SYSCFG : syscfg :: Syscfg = unsafe { syscfg :: Syscfg :: from_ptr (0x4400_0400usize as _) } ; pub const LPUART1 : usart :: Lpuart = unsafe { usart :: Lpuart :: from_ptr (0x4400_2400usize as _) } ; pub const I3C2 : i3c :: I3c = unsafe { i3c :: I3c :: from_ptr (0x4400_3000usize as _) } ; pub const LPTIM1 : lptim :: Lptim = unsafe { lptim :: Lptim :: from_ptr (0x4400_4400usize as _) } ; pub const RTC : rtc :: Rtc = unsafe { rtc :: Rtc :: from_ptr (0x4400_7800usize as _) } ; pub const TAMP : tamp :: Tamp = unsafe { tamp :: Tamp :: from_ptr (0x4400_7c00usize as _) } ; pub const PWR : pwr :: Pwr = unsafe { pwr :: Pwr :: from_ptr (0x4402_0800usize as _) } ; pub const RCC : rcc :: Rcc = unsafe { rcc :: Rcc :: from_ptr (0x4402_0c00usize as _) } ; pub const EXTI : exti :: Exti = unsafe { exti :: Exti :: from_ptr (0x4402_2000usize as _) } ; pub const DBGMCU : dbgmcu :: Dbgmcu = unsafe { dbgmcu :: Dbgmcu :: from_ptr (0x4402_4000usize as _) } ; # [doc = r" Number available in the NVIC for configuring priority"]
# [cfg (feature = "rt")]
pub const NVIC_PRIO_BITS : u8 = 4 ; # [cfg (feature = "rt")]
pub use cortex_m_rt :: interrupt ; # [cfg (feature = "rt")]
pub use Interrupt as interrupt ;pub fn GPIO(n: usize) -> gpio::Gpio {
            unsafe { gpio::Gpio::from_ptr((1107427328 + 1024*n) as _) }
        }#[path="../../peripherals/adc_h5.rs"] pub mod adc;
#[path="../../peripherals/adccommon_h50.rs"] pub mod adccommon;
#[path="../../peripherals/can_fdcan_v1.rs"] pub mod can;
#[path="../../peripherals/comp_h5.rs"] pub mod comp;
#[path="../../peripherals/crc_v3.rs"] pub mod crc;
#[path="../../peripherals/crs_v1.rs"] pub mod crs;
#[path="../../peripherals/dac_v6.rs"] pub mod dac;
#[path="../../peripherals/dbgmcu_h5.rs"] pub mod dbgmcu;
#[path="../../peripherals/dts_v1.rs"] pub mod dts;
#[path="../../peripherals/exti_h50.rs"] pub mod exti;
#[path="../../peripherals/fdcanram_v1.rs"] pub mod fdcanram;
#[path="../../peripherals/flash_h50.rs"] pub mod flash;
#[path="../../peripherals/gpdma_v1.rs"] pub mod gpdma;
#[path="../../peripherals/gpio_v2.rs"] pub mod gpio;
#[path="../../peripherals/hash_v3.rs"] pub mod hash;
#[path="../../peripherals/i2c_v2.rs"] pub mod i2c;
#[path="../../peripherals/i3c_v1.rs"] pub mod i3c;
#[path="../../peripherals/icache_v1_0crr.rs"] pub mod icache;
#[path="../../peripherals/iwdg_v3.rs"] pub mod iwdg;
#[path="../../peripherals/lptim_v2a.rs"] pub mod lptim;
#[path="../../peripherals/opamp_h_v2.rs"] pub mod opamp;
#[path="../../peripherals/pwr_h50.rs"] pub mod pwr;
#[path="../../peripherals/rcc_h50.rs"] pub mod rcc;
#[path="../../peripherals/rng_v3.rs"] pub mod rng;
#[path="../../peripherals/rtc_v3u5.rs"] pub mod rtc;
#[path="../../peripherals/spi_v4.rs"] pub mod spi;
#[path="../../peripherals/syscfg_h50.rs"] pub mod syscfg;
#[path="../../peripherals/tamp_h5.rs"] pub mod tamp;
#[path="../../peripherals/timer_v2.rs"] pub mod timer;
#[path="../../peripherals/uid_v1.rs"] pub mod uid;
#[path="../../peripherals/usart_v4.rs"] pub mod usart;
#[path="../../peripherals/usb_v4.rs"] pub mod usb;
#[path="../../peripherals/usbram_32_2048.rs"] pub mod usbram;
#[path="../../peripherals/wwdg_v2.rs"] pub mod wwdg;
pub const CORE_INDEX: usize = 0;
pub const FLASH_BASE: usize = 134217728;
pub const FLASH_SIZE: usize = 131072;
pub const WRITE_SIZE: usize = 16;
