// Seed: 1174322662
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  always @(posedge id_4) begin
    if (1) begin
      id_4 <= id_4;
    end
  end
endmodule
