cocci_test_suite() {
	enum edp_color_depth cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 820 */;
	u8 cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 753 */[2];
	struct edp_ctrl *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 740 */;
	int cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 740 */;
	u8 cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 591 */[DP_LINK_STATUS_SIZE];
	const u8 cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 555 */[4][4];
	struct edp_ctrl {
		struct platform_device *pdev;
		void __iomem *base;
		struct regulator *vdda_vreg;
		struct regulator *lvl_vreg;
		struct clk *aux_clk;
		struct clk *pixel_clk;
		struct clk *ahb_clk;
		struct clk *link_clk;
		struct clk *mdp_core_clk;
		struct gpio_desc *panel_en_gpio;
		struct gpio_desc *panel_hpd_gpio;
		struct completion idle_comp;
		struct mutex dev_mutex;
		struct work_struct on_work;
		struct work_struct off_work;
		struct workqueue_struct *workqueue;
		spinlock_t irq_lock;
		bool edp_connected;
		bool power_on;
		struct edid *edid;
		struct drm_dp_aux *drm_aux;
		u8 dpcd[DP_RECEIVER_CAP_SIZE];
		u8 link_rate;
		u8 lane_cnt;
		u8 v_level;
		u8 p_level;
		u8 interlaced;
		u32 pixel_rate;
		u32 color_depth;
		struct edp_aux *aux;
		struct edp_phy *phy;
	} cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 54 */;
	const u8 *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 507 */;
	u8 cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 470 */[4];
	struct device *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 359 */;
	u32 cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 277 */;
	void cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 277 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 219 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 144 */;
	const struct edp_pixel_clk_div *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1346 */;
	u32 *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1344 */;
	const struct drm_display_info *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1286 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1285 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1243 */;
	struct edid **cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1243 */;
	bool cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1208 */;
	const struct edp_pixel_clk_div cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 119 */[2][EDP_PIXEL_CLK_NUM];
	struct edp_pixel_clk_div {
		u32 rate;
		u32 m;
		u32 n;
	} cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 112 */;
	struct msm_edp *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1116 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1062 */;
	u8 cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1038 */;
	struct edp_ctrl cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1016 */;
	struct work_struct *cocci_id/* drivers/gpu/drm/msm/edp/edp_ctrl.c 1013 */;
}
