{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683216100486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683216100486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:01:40 2023 " "Processing started: Thu May 04 13:01:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683216100486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683216100486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuitoSomaSub -c circuitoSomaSub --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuitoSomaSub -c circuitoSomaSub --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683216100486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683216100736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683216100736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitosomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuitosomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitoSomaSub-arq " "Found design unit 1: circuitoSomaSub-arq" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108128 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitoSomaSub " "Found entity 1: circuitoSomaSub" {  } { { "circuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacote.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pacote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacote " "Found design unit 1: pacote" {  } { { "pacote.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/pacote.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arq " "Found design unit 1: mux2x1-arq" {  } { { "mux2x1.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/mux2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108130 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-arq " "Found design unit 1: subtrator-arq" {  } { { "subtrator.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/subtrator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108131 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "subtrator.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq " "Found design unit 1: somador-arq" {  } { { "somador.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108132 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbcircuitosomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbcircuitosomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbcircuitoSomaSub-tbarq " "Found design unit 1: tbcircuitoSomaSub-tbarq" {  } { { "tbcircuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/tbcircuitoSomaSub.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108133 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbcircuitoSomaSub " "Found entity 1: tbcircuitoSomaSub" {  } { { "tbcircuitoSomaSub.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/tbcircuitoSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Entrada-arq " "Found design unit 1: Decoder7Entrada-arq" {  } { { "Decoder7Entrada.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Entrada.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Entrada " "Found entity 1: Decoder7Entrada" {  } { { "Decoder7Entrada.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Entrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7saida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7saida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7Saida-arq " "Found design unit 1: Decoder7Saida-arq" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Saida " "Found entity 1: Decoder7Saida" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683216108136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683216108136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuitoSomaSub " "Elaborating entity \"circuitoSomaSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683216108161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador somador:map_1 A:arq " "Elaborating entity \"somador\" using architecture \"A:arq\" for hierarchy \"somador:map_1\"" {  } { { "circuitoSomaSub.vhd" "map_1" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216108163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtrator subtrator:map_2 A:arq " "Elaborating entity \"subtrator\" using architecture \"A:arq\" for hierarchy \"subtrator:map_2\"" {  } { { "circuitoSomaSub.vhd" "map_2" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216108164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux2x1 mux2x1:map_3 A:arq " "Elaborating entity \"mux2x1\" using architecture \"A:arq\" for hierarchy \"mux2x1:map_3\"" {  } { { "circuitoSomaSub.vhd" "map_3" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216108164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decoder7Entrada Decoder7Entrada:map_4 A:arq " "Elaborating entity \"Decoder7Entrada\" using architecture \"A:arq\" for hierarchy \"Decoder7Entrada:map_4\"" {  } { { "circuitoSomaSub.vhd" "map_4" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216108165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decoder7Saida Decoder7Saida:map_6 A:arq " "Elaborating entity \"Decoder7Saida\" using architecture \"A:arq\" for hierarchy \"Decoder7Saida:map_6\"" {  } { { "circuitoSomaSub.vhd" "map_6" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/circuitoSomaSub.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683216108166 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[6\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[5\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[4\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[3\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[2\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[1\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] Decoder7Saida.vhd(46) " "Inferred latch for \"HEX3\[0\]\" at Decoder7Saida.vhd(46)" {  } { { "Decoder7Saida.vhd" "" { Text "C:/Users/joaop/Documents/Logica_Reconfig/PR3_/Decoder7Saida.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683216108167 "|circuitoSomaSub|Decoder7Saida:map_6"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683216108276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:01:48 2023 " "Processing ended: Thu May 04 13:01:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683216108276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683216108276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683216108276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683216108276 ""}
