

================================================================
== Synthesis Summary Report of 'matrix_mul'
================================================================
+ General Information: 
    * Date:           Thu Nov 28 03:52:48 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        matrix_mul_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |                          Modules                          |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |                          & Loops                          |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ matrix_mul*                                              |  Timing|  -0.47|        -|          -|         -|        -|     -|  dataflow|     -|  38 (~0%)|   48501 (2%)|  27165 (3%)|    -|
    | + Block_entry5165_proc                                    |       -|   0.46|        0|      0.000|         -|        0|     -|        no|     -|         -|    255 (~0%)|   280 (~0%)|    -|
    | + Loop_VITIS_LOOP_38_1_proc                               |  Timing|  -0.47|        -|          -|         -|        -|     -|        no|     -|  38 (~0%)|   43951 (2%)|  20810 (2%)|    -|
    |  o VITIS_LOOP_38_1_VITIS_LOOP_39_2                        |       -|   2.43|        -|          -|         -|        -|     -|        no|     -|         -|            -|           -|    -|
    |   + Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c             |       -|   1.09|       18|     59.940|         -|       18|     -|        no|     -|         -|      7 (~0%)|    49 (~0%)|    -|
    |    o init_c                                               |       -|   2.43|       16|     53.280|         1|        1|    16|       yes|     -|         -|            -|           -|    -|
    |   + Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c            |  Timing|  -0.00|      264|    879.120|         -|      264|     -|        no|     -|         -|    638 (~0%)|   544 (~0%)|    -|
    |    o store_c                                              |      II|   2.43|      262|    872.460|        23|       16|    16|       yes|     -|         -|            -|           -|    -|
    |   o VITIS_LOOP_52_4                                       |       -|   2.43|        -|          -|      3357|        -|     -|        no|     -|         -|            -|           -|    -|
    |    + Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a            |  Timing|  -0.00|      272|    905.760|         -|      272|     -|        no|     -|   7 (~0%)|    686 (~0%)|   603 (~0%)|    -|
    |     o load_a                                              |      II|   2.43|      270|    899.100|        31|       16|    16|       yes|     -|         -|            -|           -|    -|
    |    + Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b            |  Timing|  -0.00|      266|    885.780|         -|      266|     -|        no|     -|         -|  16624 (~0%)|  5100 (~0%)|    -|
    |     o load_b                                              |      II|   2.43|      264|    879.120|        25|       16|    16|       yes|     -|         -|            -|           -|    -|
    |    o compute                                              |       -|   2.43|     3072|  1.023e+04|       192|        -|    16|        no|     -|         -|            -|           -|    -|
    |     + Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7  |  Timing|  -0.47|      188|    626.040|         -|      188|     -|        no|     -|  20 (~0%)|   5981 (~0%)|  3568 (~0%)|    -|
    |      o VITIS_LOOP_79_7                                    |      II|   2.43|      186|    619.380|       124|        4|    16|       yes|     -|         -|            -|           -|    -|
    +-----------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 256          | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 256          | 16           | 16          | 16          |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 256          | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | M        | 0x34   | 32    | W      | Data signal of M                 |                                                                      |
| s_axi_control | N        | 0x3c   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | P        | 0x44   | 32    | W      | Data signal of P                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| A        | in        | float const * |
| B        | in        | float const * |
| C        | out       | float*        |
| M        | in        | int           |
| N        | in        | int           |
| P        | in        | int           |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem0   | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmem1   | interface |          |                               |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmem2   | interface |          |                               |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
| M        | s_axi_control | register  |          | name=M offset=0x34 range=32   |
| N        | s_axi_control | register  |          | name=N offset=0x3c range=32   |
| P        | s_axi_control | register  |          | name=P offset=0x44 range=32   |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------------------+
| HW Interface | Direction | Length | Width | Location                 |
+--------------+-----------+--------+-------+--------------------------+
| m_axi_gmem0  | read      | 16     | 32    | src/matrix_mul.cpp:59:43 |
| m_axi_gmem1  | read      | 16     | 32    | src/matrix_mul.cpp:71:48 |
| m_axi_gmem2  | write     | 16     | 32    | src/matrix_mul.cpp:99:29 |
+--------------+-----------+--------+-------+--------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+---------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+
| HW Interface | Variable | Loop    | Problem                                                                                                 | Resolution | Location                   |
+--------------+----------+---------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+
| m_axi_gmem0  | A        | load_a  | Stride is incompatible                                                                                  | 214-230    | ./src/matrix_mul.cpp:56:17 |
| m_axi_gmem1  | B        | load_b  | Stride is incompatible                                                                                  | 214-230    | ./src/matrix_mul.cpp:65:17 |
| m_axi_gmem2  | C        | store_c | Stride is incompatible                                                                                  | 214-230    | ./src/matrix_mul.cpp:97:13 |
| m_axi_gmem2  | C        |         | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/matrix_mul.cpp:99:29   |
| m_axi_gmem1  | B        |         | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/matrix_mul.cpp:71:48   |
| m_axi_gmem0  | A        |         | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/matrix_mul.cpp:59:43   |
+--------------+----------+---------+---------------------------------------------------------------------------------------------------------+------------+----------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+------------------------------+------+---------+---------+
| Name                                                   | DSP | Pragma | Variable                     | Op   | Impl    | Latency |
+--------------------------------------------------------+-----+--------+------------------------------+------+---------+---------+
| + matrix_mul                                           | 38  |        |                              |      |         |         |
|   cmp1922_loc_channel_U                                | -   |        | cmp1922_loc_channel          | fifo | srl     | 0       |
|   N_cast4617_loc_channel_U                             | -   |        | N_cast4617_loc_channel       | fifo | srl     | 0       |
|   sext_ln38_1_loc_channel_U                            | -   |        | sext_ln38_1_loc_channel      | fifo | srl     | 0       |
|   P_cast4614_loc_channel_U                             | -   |        | P_cast4614_loc_channel       | fifo | srl     | 0       |
|   add_ln38_1_loc_channel_U                             | -   |        | add_ln38_1_loc_channel       | fifo | srl     | 0       |
|   lshr_ln38_1_cast_loc_channel_U                       | -   |        | lshr_ln38_1_cast_loc_channel | fifo | srl     | 0       |
|  + Block_entry5165_proc                                | 0   |        |                              |      |         |         |
|    add_ln38_fu_70_p2                                   | -   |        | add_ln38                     | add  | fabric  | 0       |
|    add_ln38_1_fu_94_p2                                 | -   |        | add_ln38_1                   | add  | fabric  | 0       |
|    add_ln38_2_fu_106_p2                                | -   |        | add_ln38_2                   | add  | fabric  | 0       |
|  + Loop_VITIS_LOOP_38_1_proc                           | 38  |        |                              |      |         |         |
|    p_read1_op_fu_10592_p2                              | -   |        | p_read1_op                   | add  | fabric  | 0       |
|    mul_28ns_60ns_88_5_1_U1190                          | 6   |        | bound                        | mul  | auto    | 4       |
|    add_ln38_fu_10639_p2                                | -   |        | add_ln38                     | add  | fabric  | 0       |
|    add_ln38_1_fu_10656_p2                              | -   |        | add_ln38_1                   | add  | fabric  | 0       |
|    mul_32s_28ns_58_2_1_U1191                           | 3   |        | mul_ln38                     | mul  | auto    | 1       |
|    add_ln52_1_fu_10712_p2                              | -   |        | add_ln52_1                   | add  | fabric  | 0       |
|    mul_32s_27ns_58_2_1_U1192                           | 2   |        | empty_574                    | mul  | auto    | 1       |
|    add_ln78_fu_14865_p2                                | -   |        | add_ln78                     | add  | fabric  | 0       |
|    add_ln52_fu_14895_p2                                | -   |        | add_ln52                     | add  | fabric  | 0       |
|    add_ln39_fu_10737_p2                                | -   |        | add_ln39                     | add  | fabric  | 0       |
|   + Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c          | 0   |        |                              |      |         |         |
|     add_ln43_fu_300_p2                                 | -   |        | add_ln43                     | add  | fabric  | 0       |
|   + Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c         | 0   |        |                              |      |         |         |
|     add_ln97_fu_501_p2                                 | -   |        | add_ln97                     | add  | fabric  | 0       |
|     next_mul4264_fu_530_p2                             | -   |        | next_mul4264                 | add  | fabric  | 0       |
|     empty_47_fu_557_p2                                 | -   |        | empty_47                     | add  | fabric  | 0       |
|   + Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a          | 7   |        |                              |      |         |         |
|     add_ln56_2_fu_370_p2                               | -   |        | add_ln56_2                   | add  | fabric  | 0       |
|     tmp_i_fu_380_p2                                    | -   |        | tmp_i                        | add  | fabric  | 0       |
|     mul_32ns_62s_62_5_1_U20                            | 7   |        | tmp1023_i                    | mul  | auto    | 4       |
|     add_ln56_fu_399_p2                                 | -   |        | add_ln56                     | add  | fabric  | 0       |
|     add_ln56_1_fu_411_p2                               | -   |        | add_ln56_1                   | add  | fabric  | 0       |
|   + Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b          | 0   |        |                              |      |         |         |
|     add_ln65_2_fu_13491_p2                             | -   |        | add_ln65_2                   | add  | fabric  | 0       |
|     add_ln65_4_fu_13500_p2                             | -   |        | add_ln65_4                   | add  | fabric  | 0       |
|     add_ln65_1_fu_13527_p2                             | -   |        | add_ln65_1                   | add  | fabric  | 0       |
|   + Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 | 20  |        |                              |      |         |         |
|     add_ln79_fu_1503_p2                                | -   |        | add_ln79                     | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul_i                        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | sum_i                        | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_i                     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | sum_1_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_4_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | sum_2_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_5_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | sum_3_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul115_1_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | sum_4_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_1_1_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | sum_5_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_1_2_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | sum_6_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_1_3_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | sum_7_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul115_2_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | sum_8_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_2_1_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | sum_9_i                      | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_2_2_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | sum_10_i                     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_2_3_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | sum_11_i                     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul115_3_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | sum_12_i                     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_3_1_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | sum_13_i                     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_3_2_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | sum_14_i                     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul1_i                       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | add_i                        | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_6_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | add116_i                     | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_7_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | add116_1_i                   | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_8_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1073               | 2   |        | add116_2_i                   | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul115_9_i                   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | add116_3_i                   | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_1_i_564               | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | add116_1_i_565               | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_1_4_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | add116_1_1_i                 | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_1_5_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1074               | 2   |        | add116_1_2_i                 | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul115_10_i                  | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | add116_4_i                   | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_2_i_566               | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | add116_2_i_567               | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_2_4_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | add116_2_1_i                 | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_2_5_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1075               | 2   |        | add116_2_2_i                 | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1078                | 3   |        | mul115_11_i                  | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | add116_5_i                   | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1079                | 3   |        | mul115_3_i_568               | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | add116_3_i_569               | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1080                | 3   |        | mul115_3_4_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | add116_3_1_i                 | fadd | fulldsp | 6       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U1081                | 3   |        | mul115_3_3_i                 | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_7_full_dsp_1_U1076               | 2   |        | sum                          | fadd | fulldsp | 6       |
|     fadd_32ns_32ns_32_5_no_dsp_1_U1077                 | -   |        | add1_i                       | fadd | fabric  | 4       |
+--------------------------------------------------------+-----+--------+------------------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------+------+------+--------+-------------+---------+------+---------+
| Name                         | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------------------+------+------+--------+-------------+---------+------+---------+
| + matrix_mul                 | 0    | 0    |        |             |         |      |         |
|   local_B0_U                 | -    | -    |        | local_B0    | ram_t2p | auto | 1       |
|   local_B0_1_U               | -    | -    |        | local_B0_1  | ram_t2p | auto | 1       |
|   local_B0_2_U               | -    | -    |        | local_B0_2  | ram_t2p | auto | 1       |
|   local_B0_3_U               | -    | -    |        | local_B0_3  | ram_t2p | auto | 1       |
|   local_B0_4_U               | -    | -    |        | local_B0_4  | ram_t2p | auto | 1       |
|   local_B0_5_U               | -    | -    |        | local_B0_5  | ram_t2p | auto | 1       |
|   local_B0_6_U               | -    | -    |        | local_B0_6  | ram_t2p | auto | 1       |
|   local_B0_7_U               | -    | -    |        | local_B0_7  | ram_t2p | auto | 1       |
|   local_B0_8_U               | -    | -    |        | local_B0_8  | ram_t2p | auto | 1       |
|   local_B0_9_U               | -    | -    |        | local_B0_9  | ram_t2p | auto | 1       |
|   local_B0_10_U              | -    | -    |        | local_B0_10 | ram_t2p | auto | 1       |
|   local_B0_11_U              | -    | -    |        | local_B0_11 | ram_t2p | auto | 1       |
|   local_B0_12_U              | -    | -    |        | local_B0_12 | ram_t2p | auto | 1       |
|   local_B0_13_U              | -    | -    |        | local_B0_13 | ram_t2p | auto | 1       |
|   local_B0_14_U              | -    | -    |        | local_B0_14 | ram_t2p | auto | 1       |
|   local_B0_15_U              | -    | -    |        | local_B0_15 | ram_t2p | auto | 1       |
|   local_B1_U                 | -    | -    |        | local_B1    | ram_t2p | auto | 1       |
|   local_B1_1_U               | -    | -    |        | local_B1_1  | ram_t2p | auto | 1       |
|   local_B1_2_U               | -    | -    |        | local_B1_2  | ram_t2p | auto | 1       |
|   local_B1_3_U               | -    | -    |        | local_B1_3  | ram_t2p | auto | 1       |
|   local_B1_4_U               | -    | -    |        | local_B1_4  | ram_t2p | auto | 1       |
|   local_B1_5_U               | -    | -    |        | local_B1_5  | ram_t2p | auto | 1       |
|   local_B1_6_U               | -    | -    |        | local_B1_6  | ram_t2p | auto | 1       |
|   local_B1_7_U               | -    | -    |        | local_B1_7  | ram_t2p | auto | 1       |
|   local_B1_8_U               | -    | -    |        | local_B1_8  | ram_t2p | auto | 1       |
|   local_B1_9_U               | -    | -    |        | local_B1_9  | ram_t2p | auto | 1       |
|   local_B1_10_U              | -    | -    |        | local_B1_10 | ram_t2p | auto | 1       |
|   local_B1_11_U              | -    | -    |        | local_B1_11 | ram_t2p | auto | 1       |
|   local_B1_12_U              | -    | -    |        | local_B1_12 | ram_t2p | auto | 1       |
|   local_B1_13_U              | -    | -    |        | local_B1_13 | ram_t2p | auto | 1       |
|   local_B1_14_U              | -    | -    |        | local_B1_14 | ram_t2p | auto | 1       |
|   local_B1_15_U              | -    | -    |        | local_B1_15 | ram_t2p | auto | 1       |
|  + Loop_VITIS_LOOP_38_1_proc | 0    | 0    |        |             |         |      |         |
|    local_C_U                 | -    | -    |        | local_C     | ram_1p  | auto | 1       |
|    local_C_1_U               | -    | -    |        | local_C_1   | ram_1p  | auto | 1       |
|    local_C_2_U               | -    | -    |        | local_C_2   | ram_1p  | auto | 1       |
|    local_C_3_U               | -    | -    |        | local_C_3   | ram_1p  | auto | 1       |
|    local_C_4_U               | -    | -    |        | local_C_4   | ram_1p  | auto | 1       |
|    local_C_5_U               | -    | -    |        | local_C_5   | ram_1p  | auto | 1       |
|    local_C_6_U               | -    | -    |        | local_C_6   | ram_1p  | auto | 1       |
|    local_C_7_U               | -    | -    |        | local_C_7   | ram_1p  | auto | 1       |
|    local_C_8_U               | -    | -    |        | local_C_8   | ram_1p  | auto | 1       |
|    local_C_9_U               | -    | -    |        | local_C_9   | ram_1p  | auto | 1       |
|    local_C_10_U              | -    | -    |        | local_C_10  | ram_1p  | auto | 1       |
|    local_C_11_U              | -    | -    |        | local_C_11  | ram_1p  | auto | 1       |
|    local_C_12_U              | -    | -    |        | local_C_12  | ram_1p  | auto | 1       |
|    local_C_13_U              | -    | -    |        | local_C_13  | ram_1p  | auto | 1       |
|    local_C_14_U              | -    | -    |        | local_C_14  | ram_1p  | auto | 1       |
|    local_C_15_U              | -    | -    |        | local_C_15  | ram_1p  | auto | 1       |
|    local_A_U                 | -    | -    |        | local_A     | ram_1p  | auto | 1       |
|    local_A_1_U               | -    | -    |        | local_A_1   | ram_1p  | auto | 1       |
|    local_A_2_U               | -    | -    |        | local_A_2   | ram_1p  | auto | 1       |
|    local_A_3_U               | -    | -    |        | local_A_3   | ram_1p  | auto | 1       |
|    local_A_4_U               | -    | -    |        | local_A_4   | ram_1p  | auto | 1       |
|    local_A_5_U               | -    | -    |        | local_A_5   | ram_1p  | auto | 1       |
|    local_A_6_U               | -    | -    |        | local_A_6   | ram_1p  | auto | 1       |
|    local_A_7_U               | -    | -    |        | local_A_7   | ram_1p  | auto | 1       |
|    local_A_8_U               | -    | -    |        | local_A_8   | ram_1p  | auto | 1       |
|    local_A_9_U               | -    | -    |        | local_A_9   | ram_1p  | auto | 1       |
|    local_A_10_U              | -    | -    |        | local_A_10  | ram_1p  | auto | 1       |
|    local_A_11_U              | -    | -    |        | local_A_11  | ram_1p  | auto | 1       |
|    local_A_12_U              | -    | -    |        | local_A_12  | ram_1p  | auto | 1       |
|    local_A_13_U              | -    | -    |        | local_A_13  | ram_1p  | auto | 1       |
|    local_A_14_U              | -    | -    |        | local_A_14  | ram_1p  | auto | 1       |
|    local_A_15_U              | -    | -    |        | local_A_15  | ram_1p  | auto | 1       |
+------------------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                              | Messages                                                                                                                                                                           |
+----------+---------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |         | ./src/matrix_mul.cpp:36 in matrix_mul | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
+----------+---------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-------------------------------------------------------------------+-------------------------------------------------+
| Type            | Options                                                           | Location                                        |
+-----------------+-------------------------------------------------------------------+-------------------------------------------------+
| interface       | m_axi port=A offset=slave bundle=gmem0 max_read_burst_length=256  | ./src/matrix_mul.cpp:11 in matrix_mul, A        |
| interface       | m_axi port=B offset=slave bundle=gmem1 max_read_burst_length=256  | ./src/matrix_mul.cpp:12 in matrix_mul, B        |
| interface       | m_axi port=C offset=slave bundle=gmem2 max_write_burst_length=256 | ./src/matrix_mul.cpp:13 in matrix_mul, C        |
| interface       | s_axilite port=A bundle=control                                   | ./src/matrix_mul.cpp:15 in matrix_mul, A        |
| interface       | s_axilite port=B bundle=control                                   | ./src/matrix_mul.cpp:16 in matrix_mul, B        |
| interface       | s_axilite port=C bundle=control                                   | ./src/matrix_mul.cpp:17 in matrix_mul, C        |
| interface       | s_axilite port=M bundle=control                                   | ./src/matrix_mul.cpp:18 in matrix_mul, M        |
| interface       | s_axilite port=N bundle=control                                   | ./src/matrix_mul.cpp:19 in matrix_mul, N        |
| interface       | s_axilite port=P bundle=control                                   | ./src/matrix_mul.cpp:20 in matrix_mul, P        |
| interface       | s_axilite port=return bundle=control                              | ./src/matrix_mul.cpp:21 in matrix_mul, return   |
| array_partition | variable=local_A complete dim=2                                   | ./src/matrix_mul.cpp:31 in matrix_mul, local_A  |
| array_partition | variable=local_B0 complete dim=1                                  | ./src/matrix_mul.cpp:32 in matrix_mul, local_B0 |
| array_partition | variable=local_B1 complete dim=1                                  | ./src/matrix_mul.cpp:33 in matrix_mul, local_B1 |
| array_partition | variable=local_C complete dim=2                                   | ./src/matrix_mul.cpp:34 in matrix_mul, local_C  |
| pipeline        | II=1                                                              | ./src/matrix_mul.cpp:44 in matrix_mul           |
| pipeline        | II=1                                                              | ./src/matrix_mul.cpp:57 in matrix_mul           |
| pipeline        | II=1                                                              | ./src/matrix_mul.cpp:66 in matrix_mul           |
| pipeline        | II=1                                                              | ./src/matrix_mul.cpp:80 in matrix_mul           |
| unroll          | factor=UNROLL_FACTOR                                              | ./src/matrix_mul.cpp:83 in matrix_mul           |
| unroll          |                                                                   | ./src/matrix_mul.cpp:85 in matrix_mul           |
| pipeline        | II=1                                                              | ./src/matrix_mul.cpp:98 in matrix_mul           |
+-----------------+-------------------------------------------------------------------+-------------------------------------------------+


