{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 22:09:53 2017 " "Info: Processing started: Thu May 04 22:09:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course-project -c course-project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course-project -c course-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course-project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course-project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 8813 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "Critical Warning: No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[18\] " "Info: Pin DBUS\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[18] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1880 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[17\] " "Info: Pin DBUS\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[17] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1881 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[16\] " "Info: Pin DBUS\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[16] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1882 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[15\] " "Info: Pin DBUS\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[15] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1883 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[14\] " "Info: Pin DBUS\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[14] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1884 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[13\] " "Info: Pin DBUS\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[13] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1885 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[12\] " "Info: Pin DBUS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[12] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[11\] " "Info: Pin DBUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[11] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[10\] " "Info: Pin DBUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[10] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[9\] " "Info: Pin DBUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[9] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[8\] " "Info: Pin DBUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[8] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[7\] " "Info: Pin DBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[7] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1891 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[6\] " "Info: Pin DBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[6] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1892 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[5\] " "Info: Pin DBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[5] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1893 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[4\] " "Info: Pin DBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[4] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1894 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[3\] " "Info: Pin DBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[3] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1895 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[2\] " "Info: Pin DBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[2] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1896 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[1\] " "Info: Pin DBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[1] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1897 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[0\] " "Info: Pin DBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS[0] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 584 1624 1800 600 "DBUS\[18..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1898 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV_REG_MEM " "Info: Pin MOV_REG_MEM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MOV_REG_MEM } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 320 344 521 336 "MOV_REG_MEM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV_REG_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1905 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV_MEM_REG " "Info: Pin MOV_MEM_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MOV_MEM_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 304 344 521 320 "MOV_MEM_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV_MEM_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1912 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AND_REG_REG " "Info: Pin AND_REG_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AND_REG_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 616 1624 1801 632 "AND_REG_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AND_REG_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1913 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MOV_REG_REG " "Info: Pin MOV_REG_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MOV_REG_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 664 1624 1801 680 "MOV_REG_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOV_REG_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1914 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOT_REG " "Info: Pin NOT_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { NOT_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 632 1624 1800 648 "NOT_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1915 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RSA_REG_REG " "Info: Pin RSA_REG_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RSA_REG_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 648 1624 1800 664 "RSA_REG_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSA_REG_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1916 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDC_REG " "Info: Pin ADDC_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDC_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 600 1624 1800 616 "ADDC_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDC_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1917 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDC_MEM " "Info: Pin ADDC_MEM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDC_MEM } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 680 1624 1800 696 "ADDC_MEM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDC_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1918 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AND_REG_MEM " "Info: Pin AND_REG_MEM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { AND_REG_MEM } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 696 1624 1801 712 "AND_REG_MEM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AND_REG_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1919 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NOT_MEM " "Info: Pin NOT_MEM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { NOT_MEM } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 712 1624 1800 728 "NOT_MEM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1920 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RSA_REG_MEM " "Info: Pin RSA_REG_MEM not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RSA_REG_MEM } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 728 1624 1800 744 "RSA_REG_MEM" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSA_REG_MEM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1921 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JMP " "Info: Pin JMP not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { JMP } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 744 1624 1800 760 "JMP" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1922 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "JNS " "Info: Pin JNS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { JNS } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 760 1624 1800 776 "JNS" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JNS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1923 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH_REG " "Info: Pin PUSH_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PUSH_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 776 1624 1800 792 "PUSH_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1924 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POP_REG " "Info: Pin POP_REG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { POP_REG } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 792 1624 1800 808 "POP_REG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP_REG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1925 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HLT " "Info: Pin HLT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { HLT } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 808 1624 1800 824 "HLT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HLT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1926 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[11\] " "Info: Pin ABUS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[11] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1868 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[10\] " "Info: Pin ABUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[10] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1869 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[9\] " "Info: Pin ABUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[9] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1870 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[8\] " "Info: Pin ABUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[8] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1871 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[7\] " "Info: Pin ABUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[7] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1872 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[6\] " "Info: Pin ABUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[6] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1873 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[5\] " "Info: Pin ABUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[5] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1874 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[4\] " "Info: Pin ABUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[4] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1875 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[3\] " "Info: Pin ABUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[3] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1876 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[2\] " "Info: Pin ABUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[2] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1877 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[1\] " "Info: Pin ABUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[1] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1878 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[0\] " "Info: Pin ABUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ABUS[0] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 8 280 456 24 "ABUS\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ABUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1879 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[2\] " "Info: Pin REG1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[2] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 40 288 464 56 "REG1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1899 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[1\] " "Info: Pin REG1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[1] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 40 288 464 56 "REG1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1900 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[0\] " "Info: Pin REG1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG1[0] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 40 288 464 56 "REG1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1901 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[2\] " "Info: Pin REG2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[2] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 56 288 464 72 "REG2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1902 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[1\] " "Info: Pin REG2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[1] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 56 288 464 72 "REG2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1903 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[0\] " "Info: Pin REG2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { REG2[0] } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 56 288 464 72 "REG2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1904 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLC " "Info: Pin CLC not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLC } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 216 -560 -392 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1906 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLC (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLC (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|inst47 " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|inst47" {  } { { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/TAG_MEM.bdf" { { 1144 1272 1336 1224 "inst47" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1799 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/scr/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1776 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/scr/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1778 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_counter12:inst39\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_4pi.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/scr/db/cntr_4pi.tdf" 54 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_counter12:inst39|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1780 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1760 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1761 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1762 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1763 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1764 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst\|lpm_dff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst|lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1765 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLC } } } { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/course-project.bdf" { { 216 -560 -392 232 "CLC" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/scr/" 0 { } { { 0 { 0 ""} 0 1906 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "53 unused 3.3V 0 53 0 " "Info: Number of I/O pins in group: 53 (unused VREF, 3.3V VCCIO, 0 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.619 ns register register " "Info: Estimated most critical path is register to register delay of 20.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst4\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[0\] 1 REG LAB_X9_Y20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y20; Fanout = 5; REG Node = 'CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|TAG:inst4\|lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_t5i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t5i.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/scr/db/cntr_t5i.tdf" 115 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.357 ns) 0.810 ns CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_compare1:inst9\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~0 2 COMB LAB_X9_Y17 1 " "Info: 2: + IC(0.453 ns) + CELL(0.357 ns) = 0.810 ns; Loc. = LAB_X9_Y17; Fanout = 1; COMB Node = 'CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_compare1:inst9\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0] CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 1.584 ns CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_compare1:inst9\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~1 3 COMB LAB_X9_Y18 1 " "Info: 3: + IC(0.620 ns) + CELL(0.154 ns) = 1.584 ns; Loc. = LAB_X9_Y18; Fanout = 1; COMB Node = 'CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_compare1:inst9\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0 CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.378 ns) 2.385 ns CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_compare1:inst9\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~10 4 COMB LAB_X10_Y20 3 " "Info: 4: + IC(0.423 ns) + CELL(0.378 ns) = 2.385 ns; Loc. = LAB_X10_Y20; Fanout = 3; COMB Node = 'CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|lpm_compare1:inst9\|lpm_compare:lpm_compare_component\|cmpr_g1h:auto_generated\|op_1~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1 CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.272 ns) 3.678 ns CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|inst19 5 COMB LAB_X7_Y15 48 " "Info: 5: + IC(1.021 ns) + CELL(0.272 ns) = 3.678 ns; Loc. = LAB_X7_Y15; Fanout = 48; COMB Node = 'CU:inst2\|CASH:inst3\|SET:inst11\|TAG_MEM:inst\|inst19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|inst19 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/TAG_MEM.bdf" { { -64 1240 1320 0 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.272 ns) 4.705 ns CU:inst2\|CASH:inst3\|SET:inst11\|DATA_MEM:inst3\|ROW:inst11\|gdfx_temp0\[1\]~3 6 COMB LAB_X6_Y12 19 " "Info: 6: + IC(0.755 ns) + CELL(0.272 ns) = 4.705 ns; Loc. = LAB_X6_Y12; Fanout = 19; COMB Node = 'CU:inst2\|CASH:inst3\|SET:inst11\|DATA_MEM:inst3\|ROW:inst11\|gdfx_temp0\[1\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|inst19 CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|gdfx_temp0[1]~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.272 ns) 5.506 ns CU:inst2\|lpm_bustri9:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]~187 7 COMB LAB_X6_Y10 1 " "Info: 7: + IC(0.529 ns) + CELL(0.272 ns) = 5.506 ns; Loc. = LAB_X6_Y10; Fanout = 1; COMB Node = 'CU:inst2\|lpm_bustri9:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]~187'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|gdfx_temp0[1]~3 CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~187 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.053 ns) 6.730 ns CU:inst2\|lpm_bustri9:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]~188 8 COMB LAB_X14_Y9 2 " "Info: 8: + IC(1.171 ns) + CELL(0.053 ns) = 6.730 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'CU:inst2\|lpm_bustri9:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]~188'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~187 CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~188 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.131 ns CU:inst2\|lpm_bustri9:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]~244 9 COMB LAB_X14_Y9 8 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 7.131 ns; Loc. = LAB_X14_Y9; Fanout = 8; COMB Node = 'CU:inst2\|lpm_bustri9:inst11\|lpm_bustri:lpm_bustri_component\|dout\[14\]~244'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~188 CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~244 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 7.855 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|TAG:inst2\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]~0 10 COMB LAB_X17_Y9 1 " "Info: 10: + IC(0.452 ns) + CELL(0.272 ns) = 7.855 ns; Loc. = LAB_X17_Y9; Fanout = 1; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|TAG:inst2\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~244 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_60h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/scr/db/cmpr_60h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.595 ns) + CELL(0.378 ns) 8.828 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|TAG:inst2\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\] 11 COMB LAB_X15_Y10 5 " "Info: 11: + IC(0.595 ns) + CELL(0.378 ns) = 8.828 ns; Loc. = LAB_X15_Y10; Fanout = 5; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|TAG:inst2\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_60h:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_60h.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/scr/db/cmpr_60h.tdf" 31 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.357 ns) 9.828 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|inst5~1 12 COMB LAB_X18_Y12 38 " "Info: 12: + IC(0.643 ns) + CELL(0.357 ns) = 9.828 ns; Loc. = LAB_X18_Y12; Fanout = 38; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|inst5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst5~1 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/TAG_MEM.bdf" { { 688 880 944 768 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 10.602 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|inst26~0 13 COMB LAB_X18_Y11 3 " "Info: 13: + IC(0.417 ns) + CELL(0.357 ns) = 10.602 ns; Loc. = LAB_X18_Y11; Fanout = 3; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|inst26~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst5~1 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst26~0 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/TAG_MEM.bdf" { { 64 832 896 144 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 11.376 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|inst37 14 COMB LAB_X18_Y12 13 " "Info: 14: + IC(0.620 ns) + CELL(0.154 ns) = 11.376 ns; Loc. = LAB_X18_Y12; Fanout = 13; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|TAG_MEM:inst\|inst37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst26~0 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst37 } "NODE_NAME" } } { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/TAG_MEM.bdf" { { 1088 504 568 1136 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.272 ns) 12.405 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|DATA_MEM:inst3\|ROW:inst8\|inst2 15 COMB LAB_X22_Y14 8 " "Info: 15: + IC(0.757 ns) + CELL(0.272 ns) = 12.405 ns; Loc. = LAB_X22_Y14; Fanout = 8; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|DATA_MEM:inst3\|ROW:inst8\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst37 MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|inst2 } "NODE_NAME" } } { "ROW.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/scr/ROW.bdf" { { 224 -248 -184 272 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 12.806 ns MEMORY:inst3\|CASH:inst\|SET:inst10\|DATA_MEM:inst3\|ROW:inst8\|lpm_bustri6:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1 16 COMB LAB_X22_Y14 20 " "Info: 16: + IC(0.129 ns) + CELL(0.272 ns) = 12.806 ns; Loc. = LAB_X22_Y14; Fanout = 20; COMB Node = 'MEMORY:inst3\|CASH:inst\|SET:inst10\|DATA_MEM:inst3\|ROW:inst8\|lpm_bustri6:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|inst2 MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.272 ns) 13.933 ns Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~387 17 COMB LAB_X22_Y21 1 " "Info: 17: + IC(0.855 ns) + CELL(0.272 ns) = 13.933 ns; Loc. = LAB_X22_Y21; Fanout = 1; COMB Node = 'Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~387'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~387 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.053 ns) 14.741 ns Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~388 18 COMB LAB_X21_Y18 1 " "Info: 18: + IC(0.755 ns) + CELL(0.053 ns) = 14.741 ns; Loc. = LAB_X21_Y18; Fanout = 1; COMB Node = 'Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~388'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~387 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~388 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 15.714 ns Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~389 19 COMB LAB_X18_Y17 1 " "Info: 19: + IC(0.819 ns) + CELL(0.154 ns) = 15.714 ns; Loc. = LAB_X18_Y17; Fanout = 1; COMB Node = 'Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~389'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~388 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~389 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 16.687 ns Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~390 20 COMB LAB_X21_Y16 5 " "Info: 20: + IC(0.819 ns) + CELL(0.154 ns) = 16.687 ns; Loc. = LAB_X21_Y16; Fanout = 5; COMB Node = 'Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~390'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~389 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~390 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.098 ns) 19.785 ns Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[3\]~64 21 COMB LOOP LAB_X26_Y20 9 " "Info: 21: + IC(0.000 ns) + CELL(3.098 ns) = 19.785 ns; Loc. = LAB_X26_Y20; Fanout = 9; COMB LOOP Node = 'Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[3\]~64'" { { "Info" "ITDB_PART_OF_SCC" "Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~391 LAB_X22_Y17 " "Info: Loc. = LAB_X22_Y17; Node \"Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~391\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~391 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[3\]~64 LAB_X26_Y20 " "Info: Loc. = LAB_X26_Y20; Node \"Registers:inst6\|lpm_bustri0:inst13\|lpm_bustri:lpm_bustri_component\|dout\[3\]~64\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]~64 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~392 LAB_X21_Y16 " "Info: Loc. = LAB_X21_Y16; Node \"Registers:inst6\|lpm_bustri1:inst38\|lpm_bustri:lpm_bustri_component\|dout\[3\]~392\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~392 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "MEMORY:inst3\|MEM:inst4\|lpm_ram_io:inst3\|datatri\[3\]~15 LAB_X21_Y16 " "Info: Loc. = LAB_X21_Y16; Node \"MEMORY:inst3\|MEM:inst4\|lpm_ram_io:inst3\|datatri\[3\]~15\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst3|MEM:inst4|lpm_ram_io:inst3|datatri[3]~15 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~391 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]~64 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~392 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst3|MEM:inst4|lpm_ram_io:inst3|datatri[3]~15 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~390 Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]~64 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.155 ns) 20.619 ns Registers:inst6\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 22 REG LAB_X29_Y20 1 " "Info: 22: + IC(0.679 ns) + CELL(0.155 ns) = 20.619 ns; Loc. = LAB_X29_Y20; Fanout = 1; REG Node = 'Registers:inst6\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]~64 Registers:inst6|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.063 ns ( 39.10 % ) " "Info: Total cell delay = 8.063 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.556 ns ( 60.90 % ) " "Info: Total interconnect delay = 12.556 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.619 ns" { CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|TAG:inst4|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_t5i:auto_generated|safe_q[0] CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~0 CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~1 CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|lpm_compare1:inst9|lpm_compare:lpm_compare_component|cmpr_g1h:auto_generated|op_1~10 CU:inst2|CASH:inst3|SET:inst11|TAG_MEM:inst|inst19 CU:inst2|CASH:inst3|SET:inst11|DATA_MEM:inst3|ROW:inst11|gdfx_temp0[1]~3 CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~187 CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~188 CU:inst2|lpm_bustri9:inst11|lpm_bustri:lpm_bustri_component|dout[14]~244 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0]~0 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|TAG:inst2|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_60h:auto_generated|aneb_result_wire[0] MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst5~1 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst26~0 MEMORY:inst3|CASH:inst|SET:inst10|TAG_MEM:inst|inst37 MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|inst2 MEMORY:inst3|CASH:inst|SET:inst10|DATA_MEM:inst3|ROW:inst8|lpm_bustri6:inst5|lpm_bustri:lpm_bustri_component|dout[1]~1 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~387 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~388 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~389 Registers:inst6|lpm_bustri1:inst38|lpm_bustri:lpm_bustri_component|dout[3]~390 Registers:inst6|lpm_bustri0:inst13|lpm_bustri:lpm_bustri_component|dout[3]~64 Registers:inst6|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "53 " "Warning: Found 53 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[18\] 0 " "Info: Pin \"DBUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[17\] 0 " "Info: Pin \"DBUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[16\] 0 " "Info: Pin \"DBUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[15\] 0 " "Info: Pin \"DBUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[14\] 0 " "Info: Pin \"DBUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[13\] 0 " "Info: Pin \"DBUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[12\] 0 " "Info: Pin \"DBUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[11\] 0 " "Info: Pin \"DBUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[10\] 0 " "Info: Pin \"DBUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[9\] 0 " "Info: Pin \"DBUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[8\] 0 " "Info: Pin \"DBUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[7\] 0 " "Info: Pin \"DBUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[6\] 0 " "Info: Pin \"DBUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[5\] 0 " "Info: Pin \"DBUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[4\] 0 " "Info: Pin \"DBUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[3\] 0 " "Info: Pin \"DBUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[2\] 0 " "Info: Pin \"DBUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[1\] 0 " "Info: Pin \"DBUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS\[0\] 0 " "Info: Pin \"DBUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOV_REG_MEM 0 " "Info: Pin \"MOV_REG_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOV_MEM_REG 0 " "Info: Pin \"MOV_MEM_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AND_REG_REG 0 " "Info: Pin \"AND_REG_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOV_REG_REG 0 " "Info: Pin \"MOV_REG_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NOT_REG 0 " "Info: Pin \"NOT_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RSA_REG_REG 0 " "Info: Pin \"RSA_REG_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDC_REG 0 " "Info: Pin \"ADDC_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDC_MEM 0 " "Info: Pin \"ADDC_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AND_REG_MEM 0 " "Info: Pin \"AND_REG_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NOT_MEM 0 " "Info: Pin \"NOT_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RSA_REG_MEM 0 " "Info: Pin \"RSA_REG_MEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JMP 0 " "Info: Pin \"JMP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "JNS 0 " "Info: Pin \"JNS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PUSH_REG 0 " "Info: Pin \"PUSH_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "POP_REG 0 " "Info: Pin \"POP_REG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HLT 0 " "Info: Pin \"HLT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[11\] 0 " "Info: Pin \"ABUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[10\] 0 " "Info: Pin \"ABUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[9\] 0 " "Info: Pin \"ABUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[8\] 0 " "Info: Pin \"ABUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[7\] 0 " "Info: Pin \"ABUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[6\] 0 " "Info: Pin \"ABUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[5\] 0 " "Info: Pin \"ABUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[4\] 0 " "Info: Pin \"ABUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[3\] 0 " "Info: Pin \"ABUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[2\] 0 " "Info: Pin \"ABUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[1\] 0 " "Info: Pin \"ABUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ABUS\[0\] 0 " "Info: Pin \"ABUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[2\] 0 " "Info: Pin \"REG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[1\] 0 " "Info: Pin \"REG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[0\] 0 " "Info: Pin \"REG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[2\] 0 " "Info: Pin \"REG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[1\] 0 " "Info: Pin \"REG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[0\] 0 " "Info: Pin \"REG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 22:10:11 2017 " "Info: Processing ended: Thu May 04 22:10:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
