<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)</text>
<text>Date: Mon Apr 06 16:42:03 2020
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>400 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\lirmm2\Desktop\GitHub\HARSH\fpga_soc\synthesis\top.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>2601</cell>
 <cell>12084</cell>
 <cell>21.52</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>2569</cell>
 <cell>12084</cell>
 <cell>21.26</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>585</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>54</cell>
 <cell>195</cell>
 <cell>27.69</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>54</cell>
 <cell>195</cell>
 <cell>27.69</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>97</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>6</cell>
 <cell>22</cell>
 <cell>27.27</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>3</cell>
 <cell>8</cell>
 <cell>37.50</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>2385</cell>
 <cell>2353</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>216</cell>
 <cell>216</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>2601</cell>
 <cell>2569</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>8</cell>
 <cell>4</cell>
</row>
<row>
 <cell>16</cell>
 <cell>1</cell>
</row>
<row>
 <cell>17</cell>
 <cell>2</cell>
</row>
<row>
 <cell>18</cell>
 <cell>2</cell>
</row>
<row>
 <cell>23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>34</cell>
 <cell>4</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>14</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>35</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>16</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 3</cell>
 <cell> 35</cell>
 <cell> 16</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 13</cell>
 <cell>24.07%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 41</cell>
 <cell>75.93%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2373</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SDRCLK_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CCC_0/GL2_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1450</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/MSS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5MMF/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>872</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAHBLTOAXI_0/ARESET_n</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAHBLTOAXI_0/U_RST_A/reset_sync_1_RNIGF7C/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>170</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/masterAddrInProg[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CoreAHBLite_0/matrix4x16/slavestage_10/slave_arbiter/arbRegSMCurrentState_RNIJOHM5[12]</cell>
</row>
<row>
 <cell>148</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/wready_m_xhdl2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L3.master_stage0/L1.wready_m_xhdl2</cell>
</row>
<row>
 <cell>136</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAHBLTOAXI_0/valid_ahbcmd_i_o3_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAHBLTOAXI_0/U_AHBAccCntrl/valid_ahbcmd_i_o3_1</cell>
</row>
<row>
 <cell>135</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0/RREADY_MI0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L3.master_stage0/RREADY_MI</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/rdinr_d</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/rdinr_d</cell>
</row>
<row>
 <cell>82</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0_AXImslave16_ARVALID</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L23.slave_stage16/ARVALID_S_xhdl35</cell>
</row>
<row>
 <cell>76</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/WREADY_SI16</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/MSS_SMC_0/axi_nextstate_1_sqmuxa_i_o2_i_a2</cell>
</row>
<row>
 <cell>74</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/MST_WRGNT_NUM[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_wa_channel/L1.inst_wrmatrix_4Mto1S/MST_WRGNT_NUM_xhdl16[0]</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0/L23.slave_stage16/N_3295_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L23.slave_stage16/WVALID_IS_r1_RNI619R</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/MSS_SMC_0/N_326_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/MSS_SMC_0/asize_reg_RNIF2JA_0[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>170</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/masterAddrInProg[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/CoreAHBLite_0/matrix4x16/slavestage_10/slave_arbiter/arbRegSMCurrentState_RNIJOHM5[12]</cell>
</row>
<row>
 <cell>148</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/wready_m_xhdl2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L3.master_stage0/L1.wready_m_xhdl2</cell>
</row>
<row>
 <cell>136</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAHBLTOAXI_0/valid_ahbcmd_i_o3_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAHBLTOAXI_0/U_AHBAccCntrl/valid_ahbcmd_i_o3_1</cell>
</row>
<row>
 <cell>135</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0/RREADY_MI0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L3.master_stage0/RREADY_MI</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/rdinr_d</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAHBLTOAXI_0/U_WrChannelFifo/rdinr_d</cell>
</row>
<row>
 <cell>82</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0_AXImslave16_ARVALID</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L23.slave_stage16/ARVALID_S_xhdl35</cell>
</row>
<row>
 <cell>76</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/WREADY_SI16</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/MSS_SMC_0/axi_nextstate_1_sqmuxa_i_o2_i_a2</cell>
</row>
<row>
 <cell>74</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/MST_WRGNT_NUM[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L2.u_interconnect_ntom/L27.inst_matrix_S16/inst_wa_channel/L1.inst_wrmatrix_4Mto1S/MST_WRGNT_NUM_xhdl16[0]</cell>
</row>
<row>
 <cell>72</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/COREAXI_0/L23.slave_stage16/N_3295_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/COREAXI_0/L23.slave_stage16/WVALID_IS_r1_RNI619R</cell>
</row>
<row>
 <cell>68</cell>
 <cell>INT_NET</cell>
 <cell>Net   : top_sb_0/MSS_SMC_0/N_326_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: top_sb_0/MSS_SMC_0/asize_reg_RNIF2JA_0[0]</cell>
</row>
</table>
</doc>
