Running in Lattice mode

Starting:    /usr/local/diamond/3.11_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /usr/local/diamond/3.11_x64/synpbase
Hostname:    d7680e9ed44f
Date:        Wed Feb 10 17:46:47 2021
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch DVI_impl1_synplify.tcl
ProductType: synplify_pro




log file: "/home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Wed Feb 10 17:46:48 2021

Return Code: 0
Run Time:00h:00m:00s
log file: "/home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running Flow: compile (Compile) on proj_1|impl1
# Wed Feb 10 17:46:49 2021

Running Flow: compile_flow (Compile Process) on proj_1|impl1
# Wed Feb 10 17:46:49 2021

Running: compiler (Compile Input) on proj_1|impl1
# Wed Feb 10 17:46:49 2021
Copied /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/synwork/DVI_impl1_comp.srs to /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srs

compiler completed
# Wed Feb 10 17:46:51 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Wed Feb 10 17:46:51 2021

multi_srs_gen completed
# Wed Feb 10 17:46:51 2021

Return Code: 0
Run Time:00h:00m:00s
Copied /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/synwork/DVI_impl1_mult.srs to /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srs
Copied /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srr to /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Premap) on proj_1|impl1
# Wed Feb 10 17:46:51 2021

premap completed with warnings
# Wed Feb 10 17:46:53 2021

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|impl1

Running Flow: map (Map) on proj_1|impl1
# Wed Feb 10 17:46:53 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Wed Feb 10 17:46:53 2021
Copied /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/synwork/DVI_impl1_m.srm to /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srm

fpga_mapper completed with warnings
# Wed Feb 10 17:46:56 2021

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on proj_1|impl1
Copied /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srr to /home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/DVI_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "DVI_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
/home/diamond/SharedFolder/DiamondProjFolder/DVI/impl1/proj_1.prj
batch mode default:no
