INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART/UART.srcs/sources_1/new/TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_uart_TX
WARNING: [VRFC 10-2938] 'parity' is already implicitly declared on line 36 [C:/Verilog/UART/UART.srcs/sources_1/new/TX.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART/UART.srcs/sources_1/new/bit_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART/UART.srcs/sources_1/new/parity_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/UART/UART.srcs/sim_1/new/tb_my_uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_uart_TX
