Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Nov 27 18:56:37 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   m/le2_featureBRAM_serverAdapter_outDataCore/Mram_arr1_RAMD_D1_O
   m/le2_weightBRAM_serverAdapter_outDataCore/Mram_arr1_RAMD_D1_O
   m/le2_weightBRAM_serverAdapter_outDataCore/Mram_arr2_RAMD_D1_O


