[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of 511FBA125M000AAG production of SKYWORKS SOLUTIONS from the text:Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Si510/511\nCRYSTAL  OSCILLATOR  (XO) 100 kH Z TO 250 MH Z\nFeatures\nApplications\nDescription\nThe Si510/511 XO utilizes Skyworks Solutions\' advanced DSPLL technology\nto provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XOwhere a different crystal is required for each output frequency, the Si510/511uses one fixed crystal and Skyworks Solutions’ proprietary DSPLLsynthesizer to generate any frequency across this range. This IC-basedapproach allows the crystal resonator to provide enhanced reliability,improved mechanical robustness, and excellent stability. In addition, thissolution provides superior supply nois e rejection, simplifying low jitter clock\ngeneration in noisy environments. Crystal ESR and DLD are individuallyproduction-tested to guarantee performance and enhance reliability. TheSi510/511 is factory-configurable for a wide variety of user specifications,including frequency, supply voltage, output format, output enable polarity,and stability. Specific configurations are factory-programmed at time ofshipment, eliminating long lead times and non-recurring engineering chargesassociated with custom frequency oscillators.\nFunctional Block Diagram\uf06eSupports any frequency from \n100 kHz to 250 MHz\n\uf06eLow jitter operation\n\uf06e2 to 4 week lead times\n\uf06eTotal stability includes 10-year \naging\n\uf06eComprehensive production test coverage includes crystal ESR and \nDLD\n\uf06eOn-chip LDO regulator for power supply noise filtering\uf06e3.3, 2.5, or 1.8 V operation\n\uf06eDifferential (LVPECL, LVDS, HCSL) or CMOS output options\n\uf06eOptional integrated 1:2 CMOS fanout buffer\n\uf06eRunt suppression on OE and power on\n\uf06eIndustry standard 5 x 7, 3.2 x 5, and 2.5 x 3.2 mm packages\n\uf06ePb-free, RoHS compliant\n\uf06e–40 to 85oC operation\n\uf06eSONET/SDH/OTN\n\uf06eGigabit Ethernet\n\uf06eFibre Channel/SAS/SATA\n\uf06ePCI Express\uf06e3G-SDI/HD-SDI/SDI\n\uf06eTelecom\n\uf06eSwitches/routers\n\uf06eFPGA/ASIC clock generation\nVDD\nAny-Frequency \n0.1 to 250 MHz \nDSPLL® SynthesisFixed \nFrequency \nOscillatorCLK+\nCLK–OE\nGNDLow Noise RegulatorOrdering Information:\nSee page 14.\nPin Assignments:\nSee page 12.Si5602\n2.5x3.2mm\n5x7mm and 3.2x5mm\n1\n2\n36\n5\n4 GNDOEVDD\nCLK+CLK–NC\n1\n2\n36\n5\n4 GNDNCVDD\nCLK+CLK–OESi510(LVDS/LVPECL/HCSL/\nDual CMOS)Si510 (CMOS)\nSi511(LVDS/LVPECL/HCSL/\nDual CMOS)1\n24\n3 GNDVDD\nCLKOE\nSi510/511\n2 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021TABLE  OF CONTENTS\nSection Page\n1. Electrical Specificat ions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .3\n2. Solder Reflow and Rework Requirements for 2.5x3.2 mm Packages  . . . . . . . . . . . . . .11\n3. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .12\n3.1. Dual CMOS Buffer  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13\n4. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .14\n5. Si510/511 Mark Specification  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15\n6. Package Outline Diagram: 5 x 7 mm, 4-pi n  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16\n7. PCB Land Pattern: 5 x 7 mm, 4- pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17\n8. Package Outline Diagram: 5 x 7 mm, 6-pi n  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18\n9. PCB Land Pattern: 5 x 7 mm, 6- pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\n10. Package Outline Diagram: 3.2 x 5 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20\n1 1 .  P C B  L a n d  P a t t e r n :  3 . 2x5m m ,  4 - p i n   .  .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21\n12. Package Outline Diagram: 3.2 x 5 mm, 6-Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22\n13. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23\n14. Package Outline Diagram: 2.5 x 3.2 mm,  4-pin  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24\n15. PCB Land Pattern: 2.5 x 3.2 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26\n16. Package Outline Diagram: 2.5 x 3.2 mm,  6-pin  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27\n17. PCB Land Pattern: 2.5 x 3.2 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29\nRevision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30\nContact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .31\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 3\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20211.  Electrical Specifications\nTable 1. Operating Specifications\nVDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85oC\nParameter Symbol Test Condition Min Typ Max Unit\nSupply Voltage VDD 3.3 V option 2.97 3.3 3.63 V\n2.5 V option 2.25 2.5 2.75 V\n1.8 V option 1.71 1.8 1.89 V\nSupply Current IDD CMOS, 100 MHz, \nsingle-ended—2 12 6 m A\nLVDS\n(output enabled)—1 92 3 m A\nLVPECL\n(output enabled)—3 94 3 m A\nHCSL\n(output enabled)—4 14 4 m A\nTristate\n(output disabled)——1 8 m A\nOE "1" Setting VIH See Note 0.80 x VDD ——V\nOE "0" Setting VIL See Note — — 0.20 x VDD V\nOE Internal Pull-Up/Pull-\nDown Resistor*RI —4 5 —k \uf057\nOperating Temperature TA –40 — 85oC\n*Note: Active high and active low polarity OE options avail able. Active high option includes an internal pull-up. \nActive low option includes an internal pull-down. See ordering information on page 14.\nSi510/511\n4 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 2. Output Clock Frequency Characteristics\nVDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85oC\nParameter Symbol Test Condition Min Typ Max Unit\nNominal Frequency FO CMOS, Dual CMOS 0.1 — 212.5 MHz\nFO LVDS/LVPECL/HCSL 0.1 — 250 MHz\nTotal Stability* Frequency St ability Grade C –30 — +30 ppm\nFrequency Stability Grade B –50 — +50 ppm\nFrequency Stability Grade A –100 — +100 ppm\nTemperature Stabilit y Frequency Stability Grade C –20 — +20 ppm\nFrequency Stability Grade B –25 — +25 ppm\nFrequency Stability Grade A –50 — +50 ppm\nStartup Time TSU Minimum VDD until output \nfrequency (FO) within specification——1 0 m s\nDisable Time TD FO\uf0b310 MHz — — 5 µs\nFO<1 0M H z — — 4 0 µ s\nEnable Time TE FO\uf0b310 MHz — — 20 µs\nFO<1 0M H z — — 6 0 µ s\n*Note:  Total stability includes initial accuracy, operating temperatur e, supply voltage change, load  change, shock and vibration \n(not under operation), and 10 years aging at 40oC.\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 5\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 3. Output Clock Levels and Symmetry\nVDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85oC\nParameter Symbol Test Condition Min Typ Max Unit\nCMOS Output Logic \nHighVOH 0.85 x VDD —— V\nCMOS Output Logic \nLowVOL — — 0.15 x VDD V\nCMOS Output Logic \nHigh DriveIOH 3.3 V –8 — — mA\n2.5 V –6 — — mA\n1.8 V –4 — — mA\nCMOS Output Logic \nLow DriveIOL 3.3 V 8 — — mA\n2.5 V 6 — — mA\n1.8 V 4 — — mA\nCMOS Output Rise/Fall \nTime\n(20 to 80% VDD)TR/TF 0.1 to 212.5 MHz,\nCL = 15 pF0.45 0.8 1.2 ns\n0.1 to 212.5 MHz,\nCL = no load0.3 0.6 0.9 ns\nLVPECL Output \nRise/Fall Time(20 to 80% VDD)T\nR/TF 100 — 565 ps\nHCSL Output Rise/Fall \nTime (20 to 80% VDD)TR/TF 100 — 470 ps\nLVDS Output Rise/Fall \nTime (20 to 80% VDD)TR/TF 350 — 800 ps\nLVPECL Output \nCommon ModeVOC 50\uf057 to VDD – 2 V, \nsingle-ended—VDD–\n1.4 V—V\nLVPECL Output Swing VO 50\uf057 to VDD – 2 V, \nsingle-ended0.55 0.8 0.90 VPPSE\nLVDS Output Common \nModeVOC 100\uf057 line-line\nVDD= 3.3/2.5 V1.13 1.23 1.33 V\n100\uf057 line-line, VDD= 1.8 V 0.83 0.92 1.00 V\nLVDS Output Swing VO Single-ended, 100 \uf057\uf020differential \ntermination0.25 0.35 0.45 VPPSE\nHCSL Output Common \nModeVOC 50\uf057\uf020to ground 0.35 0.38 0.42 V\nHCSL Output Swing VO Single-ended 0.58 0.73 0.85 VPPSE\nDuty Cycle DC All formats 48 50 52 %\nSi510/511\n6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 4. Output Clock Jitter and Phase Noise (LVPECL)\nVDD = 2.5 or 3.3 V ±10%, TA = –40 to +85oC; Output Format = LVPECL\nParameter Symbol Test Condition Min Typ Max Unit\n Period Jitter \n(RMS)JPRMS 10k samples1 —— 1 . 3 p s\nPeriod Jitter\n(Pk-Pk)JPPKPK 10k samples1 ——1 1p s  \nPhase Jitter \n(RMS)φJ 1.875 MHz to 20 MHz integration \nbandwidth2 (brickwall)—0 . 3 1 0 . 5 p s\n12 kHz to 20 MHz integration band-\nwidth2 (brickwall)—0 . 8 1 . 0p s  \nPhase Noise, \n156.25 MHzφN1 0 0 H z— – 8 6 — d B c / H z\n1 kHz — –109 — dBc/Hz\n10 kHz — –116 — dBc/Hz\n100 kHz — –123 — dBc/Hz\n1 MHz — –136 — dBc/Hz\nAdditive RMS \nJitter Due to External Power Supply Noise\n3JPSR 10 kHz sinusoidal noise — 3.0 — ps\n100 kHz sinusoidal noise — 3.5 — ps500 kHz sinusoidal noise — 3.5 — ps\n1 MHz sinusoidal noise — 3.5 — ps\nSpurious SPR LVPECL ou tput, 156.25 MHz, \noffset>10 kHz—– 7 5—d B c\nNotes:\n1.Applies to output frequencies: 74.17 582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148 .5, 150, 155.52, 156.25, \n212.5, 250 MHz.\n2. Applies to output frequencies: 100 , 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.\n3. 156.25 MHz. Increase in jitter on outpu t clock due to sinewave noise a dded to VDD (2.5/3.3  V = 100 mVPP).\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 7\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 5. Output Clock Jitter and Phase Noise (LVDS)\nVDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85oC; Output Format = LVDS\nParameter Symbol Test Condition Min Typ Max Unit\n Period Jitter \n(RMS)JPRMS 10k samples1 —— 2 . 1 p s\nPeriod Jitter\n(Pk-Pk)JPPKPK 10k samples1 — — 18 ps \nPhase Jitter \n(RMS)φJ 1.875 MHz to 20 MHz integration \nbandwidth2 (brickwall)—0 . 2 5 0 . 5 5p s\n12 kHz to 20 MHz integration band-\nwidth2 (brickwall)—0 . 8 1 . 0p s  \nPhase Noise, \n156.25 MHzφN1 0 0 H z— – 8 6 — d B c / H z\n1 kHz — –109 — dBc/Hz\n10 kHz — –116 — dBc/Hz\n100 kHz — –123 — dBc/Hz\n1 MHz — –136 — dBc/Hz\nSpurious SPR LVPECL ou tput, 156.25 MHz, \noffset>10 kHz—– 7 5—d B c\nNotes:\n1.Applies to output frequencies: 74.17 582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148 .5, 150, 155.52, 156.25, \n212.5, 250 MHz.\n2. Applies to output frequencies: 100 , 106.25, 125, 148.35165, 148.5, 150, 155.52, 156.25, 212.5 and 250 MHz.\nSi510/511\n8 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 6. Output Clock Jitter and Phase Noise (HCSL)\nVDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85oC; Output Format = HCSL\nParameter Symbol Test Condition Min Typ Max Unit\n Period Jitter \n(RMS)JPRMS 10k samples*—— 1 . 2 p s\nPeriod Jitter\n(Pk-Pk)JPPKPK 10k samples*——1 1p s  \nPhase Jitter \n(RMS)φJ 1.875 MHz to 20 MHz integration \nbandwidth*(brickwall)—0 . 2 5 0 . 3 0p s\n12 kHz to 20 MHz integration band-\nwidth* (brickwall)—0 . 8 1 . 0p s  \nPhase Noise, \n156.25 MHzφN1 0 0 H z— – 9 0 — d B c / H z\n1k H z — – 1 1 2 — d B c / H z\n10 kHz — –120 — dBc/Hz\n100 kHz — –127 — dBc/Hz\n1 MHz — –140 — dBc/Hz\nSpurious SPR LVPECL ou tput, 156.25 MHz, \noffset>10 kHz—– 7 5—d B c\n*Note:  Applies to an output frequency of 100 MHz.\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 9\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 7. Output Clock Jitter and Phase Noise (CMOS, Dual CMOS (Complementary))\nVDD = 1.8 V ±5%, 2.5 or 3.3 V ±10%, TA = –40 to +85oC; Output Format = CMOS, Dual CMOS (Complementary)\nParameter Symbol Test Condition Min Typ Max Unit\nPhase Jitter \n(RMS)φJ 1.875 MHz to 20 MHz integration \nbandwidth2 (brickwall)—0 . 2 5 0 . 3 5p s\n12 kHz to 20 MHz integration band-\nwidth2 (brickwall)—0 . 8 1 . 0p s  \nPhase Noise, \n156.25 MHzφN1 0 0 H z— – 8 6 — d B c / H z\n1 kHz — –108 — dBc/Hz\n10 kHz — –115 — dBc/Hz\n100 kHz — –123 — dBc/Hz\n1 MHz — –136 — dBc/Hz\nSpurious SPR LVPECL ou tput, 156.25 MHz, \noffset>10 kHz—– 7 5—d B c\nNotes:\n1.Applies to output frequencies: 74.17 582, 74.25, 75, 77.76, 100, 106.25, 125, 148.35165, 148 .5, 150, 155.52, 156.25, \n212.5 MHz.\n2. Applies to output frequencies: 100, 106.25, 1 25, 148.35165, 148.5, 150, 15 5.52, 156.25, 212.5 MHz.\nTable 8. Environmental Compliance and Package Information\nParameter Conditions/Test Method\nMechanical Shock MIL-STD-883, Method 2002Mechanical Vibration MIL-STD-883, Method 2007\nSolderability MIL-STD-883, Method 2003\nGross and Fine Leak MIL-STD-883, Method 1014Resistance to Solder Heat MIL-STD-883, Method 2036\nContact Pads Gold over Nickel\nSi510/511\n10 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 9. Thermal Characteristics\nParameter Symbol Test Condition Value Unit\nCLCC, Thermal Resistance Junction to Ambient \uf071JA Still air 110 °C/W\n2.5x3.2mm, Thermal Resistance Junction to Ambient \uf071JA Still air 164 °C/W\nTable 10. Absolute Maximum Ratings1\nParameter Symbol Rating Unit\nMaximum Operating Temperature TAMAX 85oC\nStorage Temperature TS –55 to +125oC\nSupply Voltage VDD –0.5 to +3.8 V\nInput Voltage (any input pin) VI –0.5 to VDD + 0.3 V\nESD Sensitivity (HBM, per JESD22-A114) HBM 2 kVSoldering Temperature (Pb-free profile)\n2TPEAK 260oC\nSoldering Temperature Time at TPEAK  (Pb-free profile)2TP 20–40 sec\nNotes:\n1.Stresses beyond those listed in this table may cause perm anent damage to the device. Functional operation or \nspecification compliance is not impli ed at these conditions. Exposure to ma ximum rating conditions for extended \nperiods may affect device reliability.\n2. The device is compliant  with JEDEC J-STD-020E. \nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 11\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20212.  Solder Reflow and Rework Re quirements for 2.5x3.2 mm Packages\nReflow of Skyworks Solutions\' components should be done in a manner consistent  with the IPC/JEDEC J-STD-\n20E standard. The temperature of the package is not to exceed the classification Temperature provided in the\nstandard. The part should not be within -5°C of t he classification or peak reflow temperature (TPEAK ) for longer than\n30 seconds. \nKey to maintaining the integrity of the component is providing uniform heating and cooling of the part during reflow\nand rework. Uniform heating is achiev ed through having a preheat soak an d controlling the te mperature ramps in\nthe process. \nJ-STD-20E provides minimum and maximum temperatures and times for the preheat/Soak step that need to be\nfollowed, even for rework. The entire assembly area should  be heated during rework. Hot air should be flowed from\nboth the bottom of the board and the top of the componen t. Heating from the top only  will cause un-even heating of\ncomponent and can lead to part integrity issues.  \nTemperature Ramp-up rate are not to exceed 3°C/second. Temperature ramp-down rates from peak to final\ntemperature are not to exceed 6°C/second. Time from 25°C  to peak temperature is not to exceed 8 min for Pb-free\nsolders.\nSi510/511\n12 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20213.  Pin Descriptions\n*Supports integrated 1:2 CMOS buffer. See orderi ng information and section 2.1“Dual CMOS Buffer”.\nTable 11. Si510 Pin Descriptions (CMOS)\nPin Name CMOS Function\n1 OE Output Enable. Includes internal pull-up for OE active high. Includes\ninternal pull-down for OE active low. See ordering information.\n2 GND Electrical and Case Ground.\n3 CLK Clock Output.\n4 VDD Power Supply Voltage.\nTable 12. Si510 Pin Descriptions (LVPECL/LVDS/HCSL, Dual CMOS, OE Pin 2)\nPin Name LVPECL/LVDS/HCSL Function\n1 NC No connect. Make no external connection to this pin.\n2 OE Output Enable. Includes internal pull-up for OE active high. Includes \ninternal pull-down for OE active low. See ordering information.\n3 GND Electrical and Case Ground.\n4 CLK+ Clock Output.\n5 CLK– Complementary Clock Output.\n6 VDD Power Supply Voltage.\nTable 13. Si511 Pin Descriptions (LVPECL/LVDS/HCSL, Dual CMOS, OE Pin 1)\nPin Name LVPECL/LVDS/HCSL Function\n1 OE Output Enable. Includes internal pu ll-up for OE active high. Includes \ninternal pull-down for OE active  low. See ordering information.\n2 NC No connect. Make no external connection to this pin.\n3 GND Electrical and Case Ground.\n4 CLK+ Clock Output.\n5 CLK– Complementary Clock Output.\n6 VDD Power Supply Voltage.1\n2\n36\n5\n4 GNDOEVDD\nCLK+CLK–*NC 1\n2\n36\n5\n4 GNDNCVDD\nCLK+CLK–*OE\nSi510 (CMOS) Si510 (LVDS/LVPECL/HCSL/Dual CMOS*) Si511 (LVDS/LVPECL/HCSL/DualCMOS)*)1\n24\n3 GNDVDD\nCLKOE\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 13\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20213.1.  Dual CMOS Buffer\nDual CMOS output format ordering options support either complementary or in-phase output signals. This feature\nenables replacement of multiple XOs with a single Si510/11 device.\nFigure 1. Integrated 1:2 CMOS Buffer Supports Complementary or In-Phase Outputs~\n~Complementary \nOutputs\nIn-Phase \nOutputs\nSi510/511\n14 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20214.  Ordering Information\nThe Si510/511 supports a wide variet y of options including frequency, stability, output format, and VDD. Specific\ndevice configurations are programmed into the Si510/511 at time of shipment. Configurations can be specified\nusing the Part Number Configuration chart below. Skyw orks Solutions provides a web browser-based part number\nconfiguration utility to simplif y this process. Refer to www.skyworksinc.com/produ cts/timing-oscillators and click\n“Customize” in the product table. The Si510/511 XO series is supplied in industry-standard, RoHS compliant, lead-free, 2.5 x 3.2 mm, 3.2 x 5.0 mm, and 5 x 7 mm packages. Tape and reel packaging is an ordering option.\nFigure 2. Part Number Syntax\nExample orderable part  number: 510ECB156M250AAG su pports 2.5 V LVPECL, ±30 ppm  total stability, OE active\nlow in 5 x 7 mm package across –40oC to 85oC temperature range. The outp ut frequency is 156.25 MHz.\nNote: CMOS and Dual CMOS maximum frequency is 212.5 MHz.A = Revision: A\nG = Temp Range: -40°C to 85°C \x03\nR = Tape & Reel; Blank = &RLO\x037DSHSeries Output Format OE Pin Package\n510 CMOS OE on pin 1 4-pin\n510 LVPECL, LVDS, HCSL, Dual CMOS OE on pin 2 6-pin\n511 LVPECL, LVDS, HCSL, Dual CMOS OE on pin 1 6-pin\nX X AGR 51X XXXXMXXX X1stOption Code:\nOutput Format\nVDD Output Format X X AGR 51X XXXXMXXX XVDD Output  Format\nA 3.3V LVPECL\nB3 . 3 V L V D SC3 . 3 V C M O S\nD 33 V HCSL\n3rdOption Code: \nOutput Enable\nOE Polarity\nA OE Active HighPackage Option\nDimensions\nA 5x7m mD 3.3V HCSL\nE 2.5V LVPECL\nF2 . 5 V L V D S\nG2 . 5 V C M O S\nH 25 V HCSLA OE Active  High\nB OE Active Low\n2ndOption Code: \nFrequency StabilityA 5 x 7 mm\nB 3.2 x 5 mmH 2.5V HCSL\nJ1 . 8 V L V D S\nK1 . 8 V C M O S\nL 1.8V HCSL\nM 33 V Dl C M O S ( I h)Frequency Code\nF Di t i Frequency  Stability\nTotal Temperature\nA ±100ppm ±50ppm\nB± 50pp m± 2 5ppmM 3.3V Dual CMOS  (In-phase)\nN 3.3V Dual CMOS (Complementary)\nP 2.5V Dual CMOS (In-phase)\nQ 2.5V Dual CMOS (Complementary)Frequency Description\nMxxxxxx fOUT< 1 MHz\nxMxxxxx 1 MHz  \x94 fOUT< 10 MHz\nxxMxxxx 10 MHz  \x94 fOUT< 100 MHz\n50pp 5pp\nC ±30ppm ±20ppmR1 . 8 V Dual CMOS (In-phase)\nS 1.8V Dual CMOS (Complementary)xxxMxxx 100 MHz  \x94 fOUT< 250 MHz\nxxxxxx Code if frequency requires >6 digit resolution&\x15\x11\x18\x03[\x03\x16\x11\x15\x03PP\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 15\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20215.  Si510/511 Mark Specification\nFigure 3 illustrates the mark specificat ion for the Si510/511. Us e the part number configur ation utility located at:\nwww.skyworksinc.com/en/applicati on-pages/timing-lookup-customize to cross-reference the mark code to a\nspecific device configuration.\nFigure 3. Top Mark0CCCCC\nTT T TTT\nYY\n0 = Si510, 1 = Si511\nCCCCC = mark codeTTTTTT = assembly manufacturing code\nYY = year\nWW = work weekWW\nSi510/511\n16 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20216.  Package Outline Di a g r a m :  5x7m m ,  4 - p i n\nFigure 4 illustrates the packa ge details for the 5 x 7 mm Si510/511. Tabl e 14 lists the values for the dimensions\nshown in the illustration.\nFigure 4. Si510/511 Outline Diagram\nTable 14. Package Diagram Dimensions (mm)\nDimension Min Nom Max\nA 1.50 1.65 1.80\nb 1.30 1.40 1.50\nc 0.50 0.60 0.70\nD 5.00 BSC\nD1 4.30 4.40 4.50\ne 5.08 BSC\nf 0.50 TYP\nE 7.00 BSC\nE1 6.10 6.20 6.30\nH 0.55 0.65 0.75\nL 1.17 1.27 1.37\nL1 0.05 0.10 0.15\np 2.50 2.60 2.70\naaa 0.15bbb 0.15\nccc 0.10\nddd 0.10eee 0.05\nNotes:\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\xa0\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 17\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20217.  PCB Land Pattern: 5 x 7 mm, 4-pin\nFigure 5 illustrates the 5 x 7 mm PCB land  pattern for the 5 x 7 mm Si510/511. Table 15 lists the values for the\ndimensions shown in the illustration.\nFigure 5. Si510/511 PCB Land Pattern\nTable 15. PCB Land Pattern Dimensions (mm)\nDimension (mm)\nC1 4.20\nE5 . 0 8\nX1 1.55\nY1 1.95\nNotes:\nGeneral\n1.All dimensions shown are in mill imeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing is per t he ANSI Y14.5M-1994 specification.\n3. This Land Pattern Design is based on the IPC-7351 guidelines.\n4. All dimensions shown are at Maximum Materi al Condition (MMC). Least Material Condition \n(LMC) is calculated based on a Fabrication Allowance of 0.05 mm.\nSolder Mask Design\n5. All metal pads are to be non-solder mask  defined (NSMD). Clearance between the solder \nmask and the metal pad is to be 60 µm minimum, all the way around the pad.\nStencil Design\n6. A stainless steel, laser-cut and electro-polish ed stencil with trapezoidal walls should be used \nto assure good solder paste release.\n7. The stencil thickness should be 0.125 mm (5 mils).\n8. The ratio of stencil aperture to land pad size should be 1:1.\nCard Assembly\n9. A No-Clean, Type-3 solder paste is recommended.\n10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for \nSmall Body Components.\xa0\nSi510/511\n18 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20218.  Package Outline Di a g r a m :  5x7m m ,  6 - p i n\nFigure 6 illustrates the pa ckage details for the Si510/511. Table 16 lists the values for the dimensions shown in the\nillustration.\nFigure 6. Si510/511 Outline Diagram  \nTable 16. Package Diagram Dimensions (mm)\nDimension Min Nom Max\nA 1.50 1.65 1.80\nb 1.30 1.40 1.50\nc 0.50 0.60 0.70\nD 5.00 BSC\nD1 4.30 4.40 4.50\ne 2.54 BSC\nE 7.00 BSC\nE1 6.10 6.20 6.30\nH 0.55 0.65 0.75\nL 1.17 1.27 1.37\nL1 0.05 0.10 0.15\np 1.80 — 2.60\nR0 . 7 0  R E F\naaa 0.15bbb 0.15\nccc 0.10\nddd 0.10eee 0.05\nNotes:\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 19\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20219.  PCB Land Pattern: 5 x 7 mm, 6-pin\nFigure 7 illustrates the 5 x 7 mm PCB land pattern for the Si510/51 1. Table 17 lists the values for the dimensions\nshown in the illustration.\nFigure 7. Si510/511 PCB Land Pattern\nTable 17. PCB Land Pattern Dimensions (mm)\nDimension (mm)\nC1 4.20\nE2 . 5 4\nX1 1.55\nY1 1.95\nNotes:\nGeneral\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.\n3. This Land Pattern Design is bas ed on the IPC-7351 guidelines.\n4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition \n(LMC) is calculated based on a Fabrication Allowance of 0.05 mm.\nSolder Mask Design\n5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder \nmask and the metal pad is to be 60 µm minimum, all the way around the pad.\nStencil Design\n6. A stainless steel, laser-cut and electro-polished st encil with trapezoidal walls should be used to \nassure good solder paste release.\n7. The stencil thickness should be 0.125 mm (5 mils).\n8. The ratio of stencil aperture to land pad size should be 1:1.\nCard Assembly\n9. A No-Clean, Type-3 solder paste is recommended.\n10. The recommended card reflow profile is per th e JEDEC/IPC J-STD-020 specification for Small \nBody Components.\nSi510/511\n20 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202110.  Package Outline Diagram: 3.2 x 5 mm, 4-pin\nFigure 8 illustrates the package details for the 3.2 x 5 mm Si510/511. Table 18 lists the values for the dimensions\nshown in the illustration.\nFigure 8. Si510/511 Outline Diagram\nTable 18. Package Diagram Dimensions (mm)\nDimension Min Nom Max\nA 1.06 1.17 1.28\nb 1.10 1.20 1.30\nc 0.70 0.80 0.90\nD3 . 2 0  B S C\nD1 2.55 2.60 2.65\ne2 . 5 4  B S C\nf0 . 4 0  T Y P\nE5 . 0 0  B S C\nE1 4.35 4.40 4.45\nH 0.40 0.50 0.60\nL 0.90 1.00 1.10\nL1 0.05 0.10 0.15\np 1.17 1.27 1.37\naaa 0.15\nbbb 0.15\nccc 0.10\nddd 0.10\neee 0.05\nNotes:\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\xa0\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 21\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202111.  PCB Land Pattern: 3.2 x 5 mm, 4-pin\nFigure 9 illustrates the 3.2 x 5 mm PCB land  pattern for the Si510/51 1. Table 19 lists the values for the dimensions\nshown in the illustration.\nFigure 9. Si510/511 PCB Land Pattern\nTable 19. PCB Land Pattern Dimensions (mm)\nDimension (mm)\nC1 2.60\nE2 . 5 4\nX1 1.35\nY1 1.70\nNotes:\nGeneral\n1.All dimensions shown are in mill imeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.\n3. This Land Pattern Design is based on the IPC-7351 guidelines.\n4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition \n(LMC) is calculated based on a Fabrication Allowance of 0.05 mm.\nSolder Mask Design\n5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder \nmask and the metal pad is to be 60 µm minimum, all the way around the pad.\nStencil Design\n6. A stainless steel, laser-cut and electro-polis hed stencil with trapezoidal walls should be \nused to assure good solder paste release.\n7. The stencil thickness should be 0.125 mm (5 mils).\n8. The ratio of stencil aperture to land pad size should be 1:1.\nCard Assembly\n9. A No-Clean, Type-3 solder paste is recommended. \n10. The recommended card reflow profile is pe r the JEDEC/IPC J-STD- 020 specification for \nSmall Body Components.\xa0\nSi510/511\n22 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202112.  Package Outline Diagram: 3.2 x 5 mm, 6-Pin\nFigure 10 illustrates the package details for the 3.2 x 5 mm Si510/511. Table 20 lists the values for the dimensions\nshown in the illustration.\nFigure 10. Si510/511 Outline Diagram\nTable 20. Package Diagram Dimensions (mm)\nDimension Min Nom Max\nA 1 . 0 61 . 1 71 . 3 3\nb 0 . 5 40 . 6 40 . 7 4\nc 0 . 3 50 . 4 50 . 5 5\nD 3.20 BSC\nD1 2.55 2.60 2.65\ne 1.27 BSC\nE 5.00 BSC\nE1 4.35 4.40 4.45\nH 0 . 4 50 . 5 50 . 6 5\nL 0 . 8 00 . 9 01 . 0 0\nL1 0.05 0.10 0.15\np 1 . 1 71 . 2 71 . 3 7\nR0 . 3 2  R E F\naaa 0.15\nbbb 0.15\nccc 0.10\nddd 0.10eee 0.05\nNotes:\n1.All dimensions shown are in milli meters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 23\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202113.  PCB Land Pattern: 3.2 x 5.0 mm, 6-pin\nFigure 11 illustrates the 3.2 x 5.0 mm PCB land pattern fo r the Si510/511. Table 21 lists the values for the\ndimensions shown in the illustration.\nFigure 11. Si510/511 Recommended PCB Land Pattern\nTable 21. PCB Land Pattern Dimensions (mm)\nDimension (mm)\nC1 2.60\nE1 . 2 7\nX1 0.80Y1 1.70\nNotes:\nGeneral\n1.All dimensions shown are in milli meters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.\n3. This Land Pattern Design is based on the IPC-7351 guidelines.\n4. All dimensions shown are at Maximum Material Condition (MMC). Least Material \nCondition (LMC) is calculated based on  a Fabrication Allowance of 0.05 mm.\nSolder Mask Design\n5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the \nsolder mask and the metal pad is to be 60 µm minimum, all the way around the pad.\nStencil Design\n6. A stainless steel, laser-cut and electro-po lished stencil with trapezoidal walls should be \nused to assure good solder paste release.\n7. The stencil thickness should be 0.125 mm (5 mils).\n8. The ratio of stencil aperture to land pad size should be 1:1.\nCard Assembly\n9. A No-Clean, Type-3 solder paste is recommended.\n10. The recommended card reflow profile is per  the JEDEC/IPC J-STD- 020C specification \nfor Small Body Components.\xa0\nSi510/511\n24 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202114.  Package Outline Diagram: 2.5 x 3.2 mm, 4-pin\nFigure 12 illustrates the pa ckage details for the 2.5 x 3.2 mm Si510/511. Table 22 lists the values for the\ndimensions shown in the illustration.\nFigure 12. Si510/511 Outline Diagram\n\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 25\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 22. Package Diagram Dimensions (mm)\nDimension Min Nom Max\nA— — 1 . 1\nA1 0.26 REFA2 0.7 REF\nW0 . 6 5 0.7 0.75\nD 3.20 BSC\ne 2.10 BSC\nE 2.50 BSC\nL 0.85 0.9 0.95\nE1 1.65 BSC\nSE 0.825 BSC\naaa 0.1bbb 0.2\nddd 0.08\nNotes:\n1.All dimensions shown are in milli meters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\nSi510/511\n26 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202115.  PCB Land Pattern: 2.5 x 3.2 mm, 4-pin\nFigure  illustrates the 2.5 x 3.2 mm PCB l and pattern for the Si510/511. Table 23 lists the values for the dimensions\nshown in the illustration.\nFigure 13. Si510/511 Recommended PCB Land Pattern\nTable 23. PCB Land Pattern Dimensions (mm)\nDimension (mm)\nC1 2.0\nE2 . 1 0\nX1 0.95Y1 1.15\nNotes:\nGeneral\n1.All dimensions shown are at Maximum Material Condition (MMC). Least Material \nCondition (LMC) is calculated based on  a Fabrication Allowance of 0.05 mm.\n2. This Land Pattern Design is based on the IPC-7351 guidelines.\nSolder Mask Design\n3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the \nsolder mask and the metal pad is to be 60 µm minimum, all the way around the pad.Stencil Design\n4. A stainless steel, laser-cut and electro-po lished stencil with trapezoidal walls should be \nused to assure good solder paste release.\n5. The stencil thickness should be 0.125 mm (5 mils).\n6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.\nCard Assembly\n7. A No-Clean, Type-3 solder paste is recommended.\n8. The recommended card reflow profile is pe r the JEDEC/IPC J-STD-020 specification for \nSmall Body Components.\n\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 27\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202116.  Package Outline Diagram: 2.5 x 3.2 mm, 6-pin\nFigure 14 illustrates the pa ckage details for the 2.5 x 3.2 mm Si510/511. Table 24 lists the values for the\ndimensions shown in the illustration.\nFigure 14. Si510/511 Outline Diagram\n\nSi510/511\n28 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 24. Package Diagram Dimensions (mm)\nDimension Min Nom Max\nA— — 1 . 1\nA1 0.26 REFA2 0.7 REF\nW0 . 6 5 0.7 0.75\nD 3.20 BSC\ne 1.25 BSC\nE 2.50 BSC\nM 0.30 BSC\nL 0.45 0.5 0.55\nD1 2.5 BSC\nE1 1.65 BSC\nSE 0.825 BSC\naaa 0.1\nbbb 0.2ddd 0.08\nNotes:\n1.All dimensions shown are in milli meters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\nSi510/511\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 29\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202117.  PCB Land Pattern: 2.5 x 3.2 mm, 6-pin\nFigure 15 illustrates the 2.5 x 3.2 mm PC B land pattern for the Si510/511. Table 25 lists the values for the\ndimensions shown in the illustration.\nFigure 15. Si510/511 Recommended PCB Land Pattern\nTable 25. PCB Land Pattern Dimensions (mm)\nDimension (mm)\nC1 1.9\nE2 . 5 0\nX1 0.70\nY1 1.05\nNotes:\nGeneral\n3. All dimensions shown are at Maximum Material Condition (MMC). Least Material \nCondition (LMC) is calculated based on  a Fabrication Allowance of 0.05 mm.\n4. This Land Pattern Design is based on the IPC-7351 guidelines.\nSolder Mask Design\n5. All metal pads are to be non-solder mask defined (NSMD). Clearance between the \nsolder mask and the metal pad is to be 60 µm minimum, all the way around the pad.\nStencil Design\n6. A stainless steel, laser-cut and electro-po lished stencil with trapezoidal walls should be \nused to assure good solder paste release.\n7. The stencil thickness should be 0.125 mm (5 mils).\n8. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins.\nCard Assembly\n9. A No-Clean, Type-3 solder paste is recommended.\n10. The recommended card reflow profile is per the JEDEC/IPC J-ST D-020 specification \nfor Small Body Components.\n\nSi510/511\n30 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781]  376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.4 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021REVISION  HISTORY\nRevision 1.4\nJune, 2018\n\uf06eChanged “Trays” to “Coil Tape” in the Ordering \nGuide.\nRevision 1.3\nDecember, 2017\n\uf06eAdded new 2.5 x 3.2 mm package options.\nRevision 1.2\n\uf06eUpdated Table 3.\n\uf06c\uf020Separated LVPECL and HCSL output Rise/Fall time \nspecs.\n\uf06eMin Rise/Fall times added.\nRevision 1.1\n\uf06eUpdated Table 3.\n\uf06eCMOS Output Rise/Fall Time Test Condition updated.\nRevision 1.0\n\uf06eUpdated Table 1 on page 3.\n\uf06c\uf020Updates to supply current typical and maximum values \nfor CMOS, LVDS, LVPECL and HCSL.\n\uf06c\uf020CMOS frequency test condition corrected to 100 MHz.\n\uf06c\uf020Updates to OE VIH minimum and VIL maximum values.\uf06eUpdated Table 2 on page 4.\n\uf06c\uf020Dual CMOS nominal frequency maximum added.\n\uf06c\uf020Total stability footnotes clar ified for 10 year aging at \n40 °C.\n\uf06c\uf020Disable time maximum values updated.\n\uf06c\uf020Enable time parameter added.\n\uf06eUpdated Table 3 on page 5.\n\uf06c\uf020CMOS output rise / fall time typical and maximum \nvalues updated.\n\uf06c\uf020LVPECL/HCSL output rise / fall time maximum value \nupdated.\n\uf06c\uf020LVPECL output swing maximum value updated.\n\uf06c\uf020LVDS output common mode typical and maximum \nvalues updated.\n\uf06c\uf020HCSL output swing maximum value updated.\n\uf06c\uf020Duty cycle minimum and maxi mum values tightened to \n48/52%.\n\uf06eUpdated Table 4 on page 6.\n\uf06c\uf020Phase jitter test condition and maximum value updated.\n\uf06c\uf020Phase noise typical values updated.\n\uf06c\uf020Additive RMS jitter due to external power supply noise \ntypical values updated.\n\uf06c\uf020Footnote 3 updated limiting the VDD to 2.5/3.3V\n\uf06eAdded Tables 5, 6, 7 for LVDS, HCSL, CMOS, and \nDual CMOS operations.\n\uf06eMoved Absolute Maximum Ratings table.\n\uf06eAdded note to Figure 2 clarifying CMOS and Dual CMOS maximum frequency.\n\uf06eUpdated Figure 10 outline diagram to correct pinout.\nCopyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.\nInformation in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the \ninformation contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, speciﬁcations or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conﬂicts, incompatibilities, or other diﬃculties arising from any future changes.\nNo license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability \nfor any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks’ Terms and Conditions of Sale.\nTHE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR \nOTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\nSkyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks \nproducts could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.\nCustomers are responsible for their products and applications using Skyworks products, which may deviate from published speciﬁcations as a result of \ndesign defects, errors, or operation of products outside of published parameters or design speciﬁcations. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks’ published speciﬁcations or parameters.\nSkyworks, the Skyworks symbol, Sky5\n®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or \nregistered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for \nidentiﬁcation purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.Portfolio\nwww.skyworksinc.com/ia/timingSW/HW\nwww.skyworksinc.com/CBProQuality\nwww.skyworksinc.com/qualitySupport & Resources\nwww.skyworksinc.com/support\nClockBuilder Pro\nCustomize Skyworks clock generators, \njitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!\nwww.skyworksinc.com/CBPro\nSkyworks Solutions, Inc.  |  Nasdaq: SWKS  |  sales@skyworksinc.com  |  www.skyworksinc.com\nUSA: 781-376-3000  |  Asia: 886-2-2735 0399  |  Europe: 33 (0)1 43548540  |    \n\n'}]
!==============================================================================!
### Component Summary: Si511FBA125M000AAG (Skyworks Solutions)

#### Key Specifications:
- **Voltage Ratings**: 
  - 3.3 V option: 2.97 V to 3.63 V
  - 2.5 V option: 2.25 V to 2.75 V
  - 1.8 V option: 1.71 V to 1.89 V
- **Current Ratings**:
  - Supply Current (IDD) varies by output format:
    - CMOS (100 MHz): 6 mA
    - LVDS: 3 mA
    - LVPECL: 3 mA
    - HCSL: 4 mA
- **Power Consumption**: 
  - Varies based on output format and frequency; typically low power consumption due to integrated LDO regulator.
- **Operating Temperature Range**: 
  - -40°C to +85°C
- **Package Type**: 
  - Available in 5 x 7 mm, 3.2 x 5 mm, and 2.5 x 3.2 mm packages.
- **Special Features**:
  - Supports any frequency from 100 kHz to 250 MHz.
  - Low jitter operation.
  - On-chip LDO regulator for power supply noise filtering.
  - Factory-configurable for various user specifications.
  - Pb-free and RoHS compliant.
- **Moisture Sensitive Level**: 
  - Compliant with JEDEC J-STD-020E.

#### Description:
The Si511 is a crystal oscillator (XO) that utilizes Skyworks Solutions' advanced DSPLL technology to generate frequencies ranging from 100 kHz to 250 MHz. Unlike traditional oscillators that require different crystals for each frequency, the Si511 employs a single fixed crystal and a proprietary synthesizer to produce a wide range of frequencies. This design enhances reliability, mechanical robustness, and stability while simplifying clock generation in noisy environments.

#### Typical Applications:
The Si511 is suitable for various applications, including:
- **Telecommunications**: Used in SONET/SDH/OTN systems.
- **Networking**: Ideal for Gigabit Ethernet, Fibre Channel, and SAS/SATA interfaces.
- **Data Processing**: Supports PCI Express and high-definition video interfaces like 3G-SDI/HD-SDI.
- **Clock Generation**: Commonly used in FPGA/ASIC designs for clock management.
- **Switches and Routers**: Provides stable clock signals for data routing and processing.

This component is particularly valuable in environments where low jitter and high stability are critical, making it a versatile choice for modern electronic systems.