// Seed: 3286122471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_5;
  assign id_1 = 1;
  supply1 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  tri  id_17 = 1;
  assign module_1.id_5 = 0;
  assign id_6 = 1 ^ 1'b0;
endmodule
module module_1 (
    output wand id_0
    , id_5,
    output tri  id_1,
    output wor  id_2,
    input  wire id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  assign id_5 = id_5 | id_5;
  wire id_7;
endmodule
