Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug 30 10:59:14 2023
| Host         : WIN-VLJ867UGB14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_out_timing_summary_routed.rpt -pb uart_out_timing_summary_routed.pb -rpx uart_out_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_out
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: clk_gen_instance/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.060        0.000                      0                   33        0.257        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.060        0.000                      0                   33        0.257        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.684ns (26.635%)  route 1.884ns (73.365%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.595     6.746    clk_gen_instance/p_0_in
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.200    13.926    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[10]/C
                         clock pessimism              0.229    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.314    13.806    clk_gen_instance/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.684ns (26.635%)  route 1.884ns (73.365%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.595     6.746    clk_gen_instance/p_0_in
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.200    13.926    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
                         clock pessimism              0.229    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.314    13.806    clk_gen_instance/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.684ns (26.635%)  route 1.884ns (73.365%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.595     6.746    clk_gen_instance/p_0_in
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.200    13.926    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/C
                         clock pessimism              0.229    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.314    13.806    clk_gen_instance/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.684ns (26.635%)  route 1.884ns (73.365%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 13.926 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.595     6.746    clk_gen_instance/p_0_in
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.200    13.926    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/C
                         clock pessimism              0.229    14.155    
                         clock uncertainty           -0.035    14.120    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.314    13.806    clk_gen_instance/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.684ns (27.500%)  route 1.803ns (72.500%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.514     6.665    clk_gen_instance/p_0_in
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.199    13.925    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/C
                         clock pessimism              0.229    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.314    13.805    clk_gen_instance/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.684ns (27.500%)  route 1.803ns (72.500%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.514     6.665    clk_gen_instance/p_0_in
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.199    13.925    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[6]/C
                         clock pessimism              0.229    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.314    13.805    clk_gen_instance/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.684ns (27.500%)  route 1.803ns (72.500%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.514     6.665    clk_gen_instance/p_0_in
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.199    13.925    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
                         clock pessimism              0.229    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.314    13.805    clk_gen_instance/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.684ns (27.500%)  route 1.803ns (72.500%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 13.925 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.514     6.665    clk_gen_instance/p_0_in
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.199    13.925    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/C
                         clock pessimism              0.229    14.154    
                         clock uncertainty           -0.035    14.119    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.314    13.805    clk_gen_instance/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.684ns (28.195%)  route 1.742ns (71.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.453     6.604    clk_gen_instance/p_0_in
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.198    13.924    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
                         clock pessimism              0.254    14.178    
                         clock uncertainty           -0.035    14.143    
    SLICE_X2Y36          FDRE (Setup_fdre_C_R)       -0.373    13.770    clk_gen_instance/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.684ns (28.917%)  route 1.681ns (71.083%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 13.927 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.299     4.178    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.393     4.571 r  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.720     5.291    clk_gen_instance/counter_reg[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.097     5.388 r  clk_gen_instance/counter_reg[15]_i_3/O
                         net (fo=1, routed)           0.291     5.679    clk_gen_instance/counter_reg[15]_i_3_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.097     5.776 r  clk_gen_instance/counter_reg[15]_i_2/O
                         net (fo=1, routed)           0.278     6.054    clk_gen_instance/counter_reg[15]_i_2_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.097     6.151 r  clk_gen_instance/counter_reg[15]_i_1/O
                         net (fo=17, routed)          0.393     6.543    clk_gen_instance/p_0_in
    SLICE_X3Y40          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.201    13.927    clk_gen_instance/CLK
    SLICE_X3Y40          FDRE                                         r  clk_gen_instance/counter_reg_reg[13]/C
                         clock pessimism              0.229    14.156    
                         clock uncertainty           -0.035    14.121    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.314    13.807    clk_gen_instance/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.807    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  7.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_gen_instance/counter_reg_reg[12]/Q
                         net (fo=2, routed)           0.113     1.730    clk_gen_instance/counter_reg[12]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_gen_instance/counter_reg0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_gen_instance/p_1_in[12]
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_gen_instance/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_gen_instance/counter_reg_reg[8]/Q
                         net (fo=2, routed)           0.113     1.730    clk_gen_instance/counter_reg[8]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_gen_instance/counter_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_gen_instance/p_1_in[8]
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_gen_instance/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X3Y37          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[4]/Q
                         net (fo=2, routed)           0.115     1.732    clk_gen_instance/counter_reg[4]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk_gen_instance/counter_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.840    clk_gen_instance/p_1_in[4]
    SLICE_X3Y37          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.989    clk_gen_instance/CLK
    SLICE_X3Y37          FDRE                                         r  clk_gen_instance/counter_reg_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.681%)  route 0.173ns (45.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.591     1.474    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  clk_gen_instance/counter_reg_reg[0]/Q
                         net (fo=3, routed)           0.173     1.811    clk_gen_instance/counter_reg[0]
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  clk_gen_instance/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    clk_gen_instance/p_1_in[0]
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.861     1.988    clk_gen_instance/CLK
    SLICE_X2Y36          FDRE                                         r  clk_gen_instance/counter_reg_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y36          FDRE (Hold_fdre_C_D)         0.120     1.594    clk_gen_instance/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.592     1.475    clk_gen_instance/CLK
    SLICE_X3Y37          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen_instance/counter_reg_reg[3]/Q
                         net (fo=2, routed)           0.115     1.732    clk_gen_instance/counter_reg[3]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  clk_gen_instance/counter_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_gen_instance/p_1_in[3]
    SLICE_X3Y37          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.862     1.989    clk_gen_instance/CLK
    SLICE_X3Y37          FDRE                                         r  clk_gen_instance/counter_reg_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen_instance/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_gen_instance/counter_reg_reg[11]/Q
                         net (fo=2, routed)           0.115     1.733    clk_gen_instance/counter_reg[11]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  clk_gen_instance/counter_reg0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.844    clk_gen_instance/p_1_in[11]
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_gen_instance/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.574%)  route 0.115ns (31.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_gen_instance/counter_reg_reg[7]/Q
                         net (fo=2, routed)           0.115     1.733    clk_gen_instance/counter_reg[7]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  clk_gen_instance/counter_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.844    clk_gen_instance/p_1_in[7]
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_gen_instance/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.351%)  route 0.117ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.594     1.477    clk_gen_instance/CLK
    SLICE_X3Y40          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_gen_instance/counter_reg_reg[15]/Q
                         net (fo=2, routed)           0.117     1.735    clk_gen_instance/counter_reg[15]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  clk_gen_instance/counter_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.846    clk_gen_instance/p_1_in[15]
    SLICE_X3Y40          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.865     1.992    clk_gen_instance/CLK
    SLICE_X3Y40          FDRE                                         r  clk_gen_instance/counter_reg_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    clk_gen_instance/counter_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.252%)  route 0.114ns (30.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_gen_instance/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.114     1.731    clk_gen_instance/counter_reg[5]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_gen_instance/counter_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_gen_instance/p_1_in[5]
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    clk_gen_instance/CLK
    SLICE_X3Y38          FDRE                                         r  clk_gen_instance/counter_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_gen_instance/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen_instance/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_instance/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.252%)  route 0.114ns (30.748%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.593     1.476    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_gen_instance/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.114     1.731    clk_gen_instance/counter_reg[9]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clk_gen_instance/counter_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.846    clk_gen_instance/p_1_in[9]
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.864     1.991    clk_gen_instance/CLK
    SLICE_X3Y39          FDRE                                         r  clk_gen_instance/counter_reg_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_gen_instance/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38    clk_gen_instance/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    clk_gen_instance/counter_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    clk_gen_instance/counter_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    clk_gen_instance/counter_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40    clk_gen_instance/counter_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    clk_gen_instance/counter_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    clk_gen_instance/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    clk_gen_instance/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    clk_gen_instance/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    clk_gen_instance/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    clk_gen_instance/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38    clk_gen_instance/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    clk_gen_instance/counter_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    clk_gen_instance/counter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    clk_gen_instance/counter_reg_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 3.481ns (54.302%)  route 2.930ns (45.698%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE                         0.000     0.000 r  uart_tx_reg_reg/C
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  uart_tx_reg_reg/Q
                         net (fo=1, routed)           2.930     3.271    uart_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.140     6.411 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.411    uart_tx
    A18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.524ns (57.526%)  route 2.602ns (42.474%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  led_data_reg[9]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_data_reg[9]/Q
                         net (fo=1, routed)           2.602     2.995    LED_OBUF[0]
    V3                   OBUF (Prop_obuf_I_O)         3.131     6.125 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.125    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.588ns  (logic 3.520ns (62.997%)  route 2.068ns (37.003%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  led_data_reg[9]_lopt_replica/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.068     2.461    led_data_reg[9]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         3.127     5.588 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.588    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            led_data_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.446ns  (logic 1.401ns (31.516%)  route 3.045ns (68.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.426     3.730    uart_rx_IBUF
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.097     3.827 r  led_data[9]_i_1/O
                         net (fo=2, routed)           0.619     4.446    led_data[9]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  led_data_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            led_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.327ns  (logic 1.401ns (32.387%)  route 2.925ns (67.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    B18                  IBUF (Prop_ibuf_I_O)         1.304     1.304 f  uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.426     3.730    uart_rx_IBUF
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.097     3.827 r  led_data[9]_i_1/O
                         net (fo=2, routed)           0.500     4.327    led_data[9]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  led_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.638ns  (logic 0.722ns (27.372%)  route 1.916ns (72.628%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[2]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  letter_count_reg[2]/Q
                         net (fo=8, routed)           0.658     0.971    trans_start/dff_1/letter_count_reg[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.215     1.186 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.201     1.387    trans_start/dff_1/state_i_2_n_0
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.097     1.484 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.606     2.091    trans_start/dff_1/state_reg
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.097     2.188 r  trans_start/dff_1/letter_count[4]_i_1/O
                         net (fo=5, routed)           0.450     2.638    trans_start_n_3
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.638ns  (logic 0.722ns (27.372%)  route 1.916ns (72.628%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[2]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  letter_count_reg[2]/Q
                         net (fo=8, routed)           0.658     0.971    trans_start/dff_1/letter_count_reg[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.215     1.186 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.201     1.387    trans_start/dff_1/state_i_2_n_0
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.097     1.484 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.606     2.091    trans_start/dff_1/state_reg
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.097     2.188 r  trans_start/dff_1/letter_count[4]_i_1/O
                         net (fo=5, routed)           0.450     2.638    trans_start_n_3
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.638ns  (logic 0.722ns (27.372%)  route 1.916ns (72.628%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[2]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  letter_count_reg[2]/Q
                         net (fo=8, routed)           0.658     0.971    trans_start/dff_1/letter_count_reg[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.215     1.186 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.201     1.387    trans_start/dff_1/state_i_2_n_0
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.097     1.484 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.606     2.091    trans_start/dff_1/state_reg
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.097     2.188 r  trans_start/dff_1/letter_count[4]_i_1/O
                         net (fo=5, routed)           0.450     2.638    trans_start_n_3
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.638ns  (logic 0.722ns (27.372%)  route 1.916ns (72.628%))
  Logic Levels:           4  (FDRE=1 LUT1=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[2]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  letter_count_reg[2]/Q
                         net (fo=8, routed)           0.658     0.971    trans_start/dff_1/letter_count_reg[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.215     1.186 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.201     1.387    trans_start/dff_1/state_i_2_n_0
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.097     1.484 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.606     2.091    trans_start/dff_1/state_reg
    SLICE_X3Y42          LUT1 (Prop_lut1_I0_O)        0.097     2.188 r  trans_start/dff_1/letter_count[4]_i_1/O
                         net (fo=5, routed)           0.450     2.638    trans_start_n_3
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 0.722ns (27.520%)  route 1.902ns (72.480%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[2]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  letter_count_reg[2]/Q
                         net (fo=8, routed)           0.658     0.971    trans_start/dff_1/letter_count_reg[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.215     1.186 f  trans_start/dff_1/state_i_2/O
                         net (fo=1, routed)           0.201     1.387    trans_start/dff_1/state_i_2_n_0
    SLICE_X4Y42          LUT4 (Prop_lut4_I0_O)        0.097     1.484 f  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.606     2.091    trans_start/dff_1/state_reg
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.097     2.188 r  trans_start/dff_1/bit_count[3]_i_1/O
                         net (fo=4, routed)           0.436     2.624    trans_start_n_2
    SLICE_X2Y42          FDRE                                         r  bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trans_start/dff_1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trans_start/dff_2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  trans_start/dff_1/q_reg/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trans_start/dff_1/q_reg/Q
                         net (fo=2, routed)           0.118     0.259    trans_start/dff_2/d1_out
    SLICE_X4Y42          FDRE                                         r  trans_start/dff_2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.749%)  route 0.160ns (46.251%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg/Q
                         net (fo=1, routed)           0.160     0.301    trans_start/dff_1/state
    SLICE_X4Y42          LUT4 (Prop_lut4_I1_O)        0.045     0.346 r  trans_start/dff_1/state_i_1/O
                         net (fo=4, routed)           0.000     0.346    next_state
    SLICE_X4Y42          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.199%)  route 0.177ns (48.801%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[3]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[3]/Q
                         net (fo=7, routed)           0.177     0.318    letter_count_reg[3]
    SLICE_X4Y40          LUT4 (Prop_lut4_I3_O)        0.045     0.363 r  letter_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    letter_count0[3]
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.190ns (51.731%)  route 0.177ns (48.269%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[3]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[3]/Q
                         net (fo=7, routed)           0.177     0.318    letter_count_reg[3]
    SLICE_X4Y40          LUT5 (Prop_lut5_I3_O)        0.049     0.367 r  letter_count[4]_i_3/O
                         net (fo=1, routed)           0.000     0.367    letter_count0[4]
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.725%)  route 0.193ns (51.275%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[1]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[1]/Q
                         net (fo=9, routed)           0.193     0.334    letter_count_reg[1]
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.042     0.376 r  letter_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.376    letter_count0[2]
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 letter_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            letter_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.131%)  route 0.193ns (50.869%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  letter_count_reg[1]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  letter_count_reg[1]/Q
                         net (fo=9, routed)           0.193     0.334    letter_count_reg[1]
    SLICE_X4Y40          LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  letter_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    letter_count[1]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  letter_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.207ns (48.966%)  route 0.216ns (51.034%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_count_reg[0]/Q
                         net (fo=11, routed)          0.216     0.380    bit_count_reg[0]
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.043     0.423 r  bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.423    p_0_in__0[1]
    SLICE_X2Y42          FDRE                                         r  bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.207ns (48.966%)  route 0.216ns (51.034%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_count_reg[0]/Q
                         net (fo=11, routed)          0.216     0.380    bit_count_reg[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.043     0.423 r  bit_count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.423    p_0_in__0[3]
    SLICE_X2Y42          FDRE                                         r  bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.209ns (49.206%)  route 0.216ns (50.794%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  bit_count_reg[0]/Q
                         net (fo=11, routed)          0.216     0.380    bit_count_reg[0]
    SLICE_X2Y42          LUT1 (Prop_lut1_I0_O)        0.045     0.425 r  bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.425    p_0_in__0[0]
    SLICE_X2Y42          FDRE                                         r  bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.209ns (49.206%)  route 0.216ns (50.794%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  bit_count_reg[0]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_count_reg[0]/Q
                         net (fo=11, routed)          0.216     0.380    bit_count_reg[0]
    SLICE_X2Y42          LUT3 (Prop_lut3_I0_O)        0.045     0.425 r  bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.425    p_0_in__0[2]
    SLICE_X2Y42          FDRE                                         r  bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





