$date
	Sun Oct 23 03:18:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#205229
b1101 !
1"
#205230
b1101 &
b1101 %
1$
#205231
0"
#205234
b101000 &
b101000 %
#205238
b10100 &
b10100 %
#205242
b1010 &
b1010 %
#205246
b101 &
b101 %
#205250
b10000 &
b10000 %
#205254
b1000 &
b1000 %
#205258
b100 &
b100 %
#205262
b10 &
b10 %
#205266
b1 &
b1 %
1#
#205270
b0 &
0#
b0 %
0$
#1283786
b11000 &
b11000 %
1$
b11000 !
1"
#1283787
0"
#1283790
b1100 &
b1100 %
#1283794
b110 &
b110 %
#1283798
b11 &
b11 %
#1283802
b1010 &
b1010 %
#1283806
b101 &
b101 %
#1283810
b10000 &
b10000 %
#1283814
b1000 &
b1000 %
#1283818
b100 &
b100 %
#1283822
b10 &
b10 %
#1283826
b1 &
b1 %
1#
#1283830
b0 &
0#
b0 %
0$
#2280861
b1010 !
1"
#2280862
b1010 &
b1010 %
1$
#2280863
0"
#2280866
b101 &
b101 %
#2280870
b10000 &
b10000 %
#2280874
b1000 &
b1000 %
#2280878
b100 &
b100 %
#2280882
b10 &
b10 %
#2280886
b1 &
1#
b1 %
#2280890
b0 &
b0 %
0#
0$
#4500012
