11058
cfgATDMA_MISC_CNTL 3 0x30203bf4 6 0 4294967295
	WRR_ARB_MODE 0 0
	INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
cfgBACO_CNTL 3 0x302038ac 9 0 4294967295
	BACO_EN 0 0
	BACO_DUMMY_EN 2 2
	BACO_POWER_OFF 3 3
	BACO_DSTATE_BYPASS 5 5
	BACO_RST_INTR_MASK 6 6
	BACO_MODE 8 8
	RCU_BIF_CONFIG_DONE 9 9
	PWRGOOD_VDDSOC 16 16
	BACO_AUTO_EXIT 31 31
cfgBIF_BACO_EXIT_TIME0 3 0x302038b0 1 0 4294967295
	BACO_EXIT_PXEN_CLR_TIMER 0 19
cfgBIF_BACO_EXIT_TIMER1 3 0x302038b4 7 0 4294967295
	BACO_EXIT_SIDEBAND_TIMER 0 19
	BACO_HW_AUTO_FLUSH_EN 24 24
	BACO_HW_EXIT_DIS 26 26
	PX_EN_OE_IN_PX_EN_HIGH 27 27
	PX_EN_OE_IN_PX_EN_LOW 28 28
	BACO_MODE_SEL 29 30
	AUTO_BACO_EXIT_CLR_BY_HW_DIS 31 31
cfgBIF_BACO_EXIT_TIMER2 3 0x302038b8 1 0 4294967295
	BACO_EXIT_LCLK_BAK_TIMER 0 19
cfgBIF_BACO_EXIT_TIMER3 3 0x302038bc 1 0 4294967295
	BACO_EXIT_DUMMY_EN_CLR_TIMER 0 19
cfgBIF_BACO_EXIT_TIMER4 3 0x302038c0 1 0 4294967295
	BACO_EXIT_BACO_EN_CLR_TIMER 0 19
cfgBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG 3 0xd0003830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS 3 0xd000382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING 3 0xd00038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX 3 0xd0003980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd000384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0003850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0003854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE 3 0xd000389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ 3 0xd0003898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd000385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0003864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0003868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0003858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL 3 0xd0003978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL 3 0xd000397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0 3 0xd0003968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1 3 0xd000396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2 3 0xd0003970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3 3 0xd0003974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0 3 0xd0003958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1 3 0xd000395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2 3 0xd0003960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3 3 0xd0003964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MM_DATA 3 0xd0000004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MM_INDEX 3 0xd0000000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI 3 0xd0000018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd00038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_ERR_LOG 3 0xd0503830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS 3 0xd050382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_BIF_TRANS_PENDING 3 0xd05038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAILBOX 3 0xd0503980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd050384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0503850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0503854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_DONE 3 0xd050389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_REQ 3 0xd0503898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd050385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0503864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0503868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0503858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_CONTROL 3 0xd0503978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_INT_CNTL 3 0xd050397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW0 3 0xd0503968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW1 3 0xd050396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW2 3 0xd0503970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW3 3 0xd0503974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW0 3 0xd0503958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW1 3 0xd050395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW2 3 0xd0503960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW3 3 0xd0503964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MM_DATA 3 0xd0500004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MM_INDEX 3 0xd0500000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI 3 0xd0500018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF10_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd05038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_ERR_LOG 3 0xd0583830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS 3 0xd058382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_BIF_TRANS_PENDING 3 0xd05838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAILBOX 3 0xd0583980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd058384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0583850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0583854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_DONE 3 0xd058389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_REQ 3 0xd0583898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd058385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0583864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0583868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0583858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_CONTROL 3 0xd0583978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_INT_CNTL 3 0xd058397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW0 3 0xd0583968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW1 3 0xd058396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW2 3 0xd0583970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW3 3 0xd0583974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW0 3 0xd0583958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW1 3 0xd058395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW2 3 0xd0583960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW3 3 0xd0583964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MM_DATA 3 0xd0580004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MM_INDEX 3 0xd0580000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI 3 0xd0580018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF11_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd05838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_ERR_LOG 3 0xd0603830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS 3 0xd060382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_BIF_TRANS_PENDING 3 0xd06038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAILBOX 3 0xd0603980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd060384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0603850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0603854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_DONE 3 0xd060389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_REQ 3 0xd0603898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd060385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0603864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0603868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0603858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_CONTROL 3 0xd0603978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_INT_CNTL 3 0xd060397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW0 3 0xd0603968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW1 3 0xd060396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW2 3 0xd0603970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW3 3 0xd0603974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW0 3 0xd0603958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW1 3 0xd060395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW2 3 0xd0603960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW3 3 0xd0603964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MM_DATA 3 0xd0600004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MM_INDEX 3 0xd0600000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI 3 0xd0600018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF12_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd06038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_ERR_LOG 3 0xd0683830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS 3 0xd068382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_BIF_TRANS_PENDING 3 0xd06838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAILBOX 3 0xd0683980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd068384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0683850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0683854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_DONE 3 0xd068389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_REQ 3 0xd0683898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd068385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0683864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0683868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0683858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_CONTROL 3 0xd0683978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_INT_CNTL 3 0xd068397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW0 3 0xd0683968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW1 3 0xd068396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW2 3 0xd0683970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW3 3 0xd0683974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW0 3 0xd0683958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW1 3 0xd068395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW2 3 0xd0683960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW3 3 0xd0683964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MM_DATA 3 0xd0680004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MM_INDEX 3 0xd0680000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI 3 0xd0680018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF13_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd06838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_ERR_LOG 3 0xd0703830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS 3 0xd070382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_BIF_TRANS_PENDING 3 0xd07038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAILBOX 3 0xd0703980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd070384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0703850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0703854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_DONE 3 0xd070389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_REQ 3 0xd0703898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd070385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0703864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0703868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0703858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_CONTROL 3 0xd0703978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_INT_CNTL 3 0xd070397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW0 3 0xd0703968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW1 3 0xd070396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW2 3 0xd0703970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW3 3 0xd0703974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW0 3 0xd0703958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW1 3 0xd070395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW2 3 0xd0703960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW3 3 0xd0703964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MM_DATA 3 0xd0700004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MM_INDEX 3 0xd0700000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI 3 0xd0700018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF14_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd07038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_ERR_LOG 3 0xd0783830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS 3 0xd078382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_BIF_TRANS_PENDING 3 0xd07838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAILBOX 3 0xd0783980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd078384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0783850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0783854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_DONE 3 0xd078389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_REQ 3 0xd0783898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd078385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0783864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0783868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0783858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_CONTROL 3 0xd0783978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_INT_CNTL 3 0xd078397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW0 3 0xd0783968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW1 3 0xd078396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW2 3 0xd0783970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW3 3 0xd0783974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW0 3 0xd0783958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW1 3 0xd078395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW2 3 0xd0783960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW3 3 0xd0783964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MM_DATA 3 0xd0780004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MM_INDEX 3 0xd0780000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI 3 0xd0780018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF15_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd07838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG 3 0xd0083830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS 3 0xd008382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING 3 0xd00838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX 3 0xd0083980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd008384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0083850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0083854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE 3 0xd008389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ 3 0xd0083898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd008385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0083864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0083868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0083858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL 3 0xd0083978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL 3 0xd008397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0 3 0xd0083968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1 3 0xd008396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2 3 0xd0083970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3 3 0xd0083974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0 3 0xd0083958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1 3 0xd008395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2 3 0xd0083960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3 3 0xd0083964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MM_DATA 3 0xd0080004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MM_INDEX 3 0xd0080000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI 3 0xd0080018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd00838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG 3 0xd0103830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS 3 0xd010382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING 3 0xd01038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX 3 0xd0103980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd010384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0103850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0103854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE 3 0xd010389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ 3 0xd0103898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd010385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0103864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0103868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0103858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL 3 0xd0103978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL 3 0xd010397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0 3 0xd0103968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1 3 0xd010396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2 3 0xd0103970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3 3 0xd0103974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0 3 0xd0103958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1 3 0xd010395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2 3 0xd0103960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3 3 0xd0103964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MM_DATA 3 0xd0100004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MM_INDEX 3 0xd0100000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI 3 0xd0100018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd01038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG 3 0xd0183830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS 3 0xd018382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING 3 0xd01838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX 3 0xd0183980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd018384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0183850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0183854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE 3 0xd018389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ 3 0xd0183898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd018385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0183864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0183868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0183858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL 3 0xd0183978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL 3 0xd018397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0 3 0xd0183968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1 3 0xd018396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2 3 0xd0183970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3 3 0xd0183974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0 3 0xd0183958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1 3 0xd018395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2 3 0xd0183960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3 3 0xd0183964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MM_DATA 3 0xd0180004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MM_INDEX 3 0xd0180000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI 3 0xd0180018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd01838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG 3 0xd0203830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS 3 0xd020382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING 3 0xd02038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX 3 0xd0203980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd020384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0203850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0203854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE 3 0xd020389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ 3 0xd0203898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd020385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0203864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0203868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0203858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL 3 0xd0203978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL 3 0xd020397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0 3 0xd0203968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1 3 0xd020396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2 3 0xd0203970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3 3 0xd0203974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0 3 0xd0203958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1 3 0xd020395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2 3 0xd0203960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3 3 0xd0203964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MM_DATA 3 0xd0200004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MM_INDEX 3 0xd0200000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI 3 0xd0200018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd02038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG 3 0xd0283830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS 3 0xd028382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING 3 0xd02838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX 3 0xd0283980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd028384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0283850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0283854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE 3 0xd028389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ 3 0xd0283898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd028385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0283864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0283868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0283858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL 3 0xd0283978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL 3 0xd028397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0 3 0xd0283968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1 3 0xd028396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2 3 0xd0283970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3 3 0xd0283974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0 3 0xd0283958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1 3 0xd028395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2 3 0xd0283960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3 3 0xd0283964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MM_DATA 3 0xd0280004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MM_INDEX 3 0xd0280000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI 3 0xd0280018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd02838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG 3 0xd0303830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS 3 0xd030382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING 3 0xd03038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX 3 0xd0303980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd030384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0303850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0303854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE 3 0xd030389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ 3 0xd0303898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd030385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0303864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0303868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0303858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL 3 0xd0303978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL 3 0xd030397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0 3 0xd0303968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1 3 0xd030396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2 3 0xd0303970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3 3 0xd0303974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0 3 0xd0303958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1 3 0xd030395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2 3 0xd0303960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3 3 0xd0303964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MM_DATA 3 0xd0300004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MM_INDEX 3 0xd0300000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI 3 0xd0300018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd03038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG 3 0xd0383830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS 3 0xd038382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING 3 0xd03838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX 3 0xd0383980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd038384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0383850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0383854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE 3 0xd038389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ 3 0xd0383898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd038385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0383864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0383868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0383858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL 3 0xd0383978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL 3 0xd038397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0 3 0xd0383968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1 3 0xd038396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2 3 0xd0383970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3 3 0xd0383974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0 3 0xd0383958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1 3 0xd038395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2 3 0xd0383960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3 3 0xd0383964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MM_DATA 3 0xd0380004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MM_INDEX 3 0xd0380000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI 3 0xd0380018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd03838c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_ERR_LOG 3 0xd0403830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS 3 0xd040382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_BIF_TRANS_PENDING 3 0xd04038a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAILBOX 3 0xd0403980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd040384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0403850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0403854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_DONE 3 0xd040389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_REQ 3 0xd0403898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd040385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0403864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0403868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0403858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_CONTROL 3 0xd0403978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_INT_CNTL 3 0xd040397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW0 3 0xd0403968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW1 3 0xd040396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW2 3 0xd0403970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW3 3 0xd0403974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW0 3 0xd0403958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW1 3 0xd040395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW2 3 0xd0403960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW3 3 0xd0403964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MM_DATA 3 0xd0400004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MM_INDEX 3 0xd0400000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI 3 0xd0400018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF8_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd04038c8 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_ERR_LOG 3 0xd0483830 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS 3 0xd048382c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_BIF_TRANS_PENDING 3 0xd04838a0 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAILBOX 3 0xd0483980 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0xd048384c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0xd0483850 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_CNTL 3 0xd0483854 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_DONE 3 0xd048389c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_REQ 3 0xd0483898 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0xd048385c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0xd0483864 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0xd0483868 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_HDP_REG_COHERENCY_FLUSH_CNTL 3 0xd0483858 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_CONTROL 3 0xd0483978 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_INT_CNTL 3 0xd048397c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW0 3 0xd0483968 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW1 3 0xd048396c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW2 3 0xd0483970 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW3 3 0xd0483974 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW0 3 0xd0483958 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW1 3 0xd048395c 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW2 3 0xd0483960 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW3 3 0xd0483964 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MM_DATA 3 0xd0480004 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MM_INDEX 3 0xd0480000 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI 3 0xd0480018 0 0 4294967295
cfgBIF_BX_DEV0_EPF0_VF9_NBIF_GFX_ADDR_LUT_BYPASS 3 0xd04838c8 0 0 4294967295
cfgBIF_BX_PF0_MM_DATA 3 0x30200004 0 0 4294967295
cfgBIF_BX_PF0_MM_INDEX 3 0x30200000 0 0 4294967295
cfgBIF_BX_PF0_MM_INDEX_HI 3 0x30200018 0 0 4294967295
cfgBIF_BX_PF1_MM_DATA 3 0x4 1 0 4294967295
	MM_DATA 0 31
cfgBIF_BX_PF1_MM_INDEX 3 0x0 2 0 4294967295
	MM_OFFSET 0 30
	MM_APER 31 31
cfgBIF_BX_PF1_MM_INDEX_HI 3 0x18 1 0 4294967295
	MM_OFFSET_HI 0 31
cfgBIF_BX_PF_BIF_ATOMIC_ERR_LOG 3 0x30203830 8 0 4294967295
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
cfgBIF_BX_PF_BIF_BME_STATUS 3 0x3020382c 2 0 4294967295
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
cfgBIF_BX_PF_BIF_TRANS_PENDING 3 0x302038a0 2 0 4294967295
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
cfgBIF_BX_PF_BIF_VMHV_MAILBOX 3 0x30203980 8 0 4294967295
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
cfgBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 3 0x3020384c 1 0 4294967295
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
cfgBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_BASE_LOW 3 0x30203850 1 0 4294967295
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
cfgBIF_BX_PF_DOORBELL_SELFRING_GPA_APER_CNTL 3 0x30203854 3 0 4294967295
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
cfgBIF_BX_PF_GPU_HDP_FLUSH_DONE 3 0x3020389c 32 0 4294967295
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
cfgBIF_BX_PF_GPU_HDP_FLUSH_REQ 3 0x30203898 32 0 4294967295
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
cfgBIF_BX_PF_HDP_MEM_COHERENCY_FLUSH_CNTL 3 0x3020385c 1 0 4294967295
	HDP_MEM_FLUSH_ADDR 0 0
cfgBIF_BX_PF_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 3 0x30203864 1 0 4294967295
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
cfgBIF_BX_PF_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 3 0x30203868 1 0 4294967295
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
cfgBIF_BX_PF_HDP_REG_COHERENCY_FLUSH_CNTL 3 0x30203858 1 0 4294967295
	HDP_REG_FLUSH_ADDR 0 0
cfgBIF_BX_PF_MAILBOX_CONTROL 3 0x30203978 4 0 4294967295
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
cfgBIF_BX_PF_MAILBOX_INT_CNTL 3 0x3020397c 2 0 4294967295
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW0 3 0x30203968 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW1 3 0x3020396c 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW2 3 0x30203970 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_RCV_DW3 3 0x30203974 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW0 3 0x30203958 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW1 3 0x3020395c 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW2 3 0x30203960 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_MAILBOX_MSGBUF_TRN_DW3 3 0x30203964 1 0 4294967295
	MSGBUF_DATA 0 31
cfgBIF_BX_PF_NBIF_GFX_ADDR_LUT_BYPASS 3 0x302038c8 1 0 4294967295
	LUT_BYPASS 0 0
cfgBIF_CFG_DEV0_EPF0_0_ADAPTER_ID 3 0xfffe1020002c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_0_ADAPTER_ID_W 3 0xfffe1020004c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_1 3 0xfffe10200010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_2 3 0xfffe10200014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_3 3 0xfffe10200018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_4 3 0xfffe1020001c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_5 3 0xfffe10200020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDR_6 3 0xfffe10200024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_BASE_CLASS 3 0xfffe1020000b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_0_BIST 3 0xfffe1020000f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_0_CACHE_LINE 3 0xfffe1020000c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_0_CAP_PTR 3 0xfffe10200034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_0_CARDBUS_CIS_PTR 3 0xfffe10200028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_0_COMMAND 3 0xfffe10200004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_CAP 3 0xfffe10200404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_0_DATA_LINK_FEATURE_STATUS 3 0xfffe10200408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP 3 0xfffe10200068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2 3 0xfffe10200088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL 3 0xfffe1020006c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTL2 3 0xfffe1020008c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_ID 3 0xfffe10200002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS 3 0xfffe1020006e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2 3 0xfffe1020008e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_0_HEADER 3 0xfffe1020000e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_0_INTERRUPT_LINE 3 0xfffe1020003c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_0_INTERRUPT_PIN 3 0xfffe1020003d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_0_EQUALIZATION_CNTL_16GT 3 0xfffe10200430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_CNTL 3 0xfffe10200458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_0_MARGINING_LANE_STATUS 3 0xfffe1020045a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_10_EQUALIZATION_CNTL_16GT 3 0xfffe1020043a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_CNTL 3 0xfffe10200480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_10_MARGINING_LANE_STATUS 3 0xfffe10200482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_11_EQUALIZATION_CNTL_16GT 3 0xfffe1020043b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_CNTL 3 0xfffe10200484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_11_MARGINING_LANE_STATUS 3 0xfffe10200486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_12_EQUALIZATION_CNTL_16GT 3 0xfffe1020043c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_CNTL 3 0xfffe10200488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_12_MARGINING_LANE_STATUS 3 0xfffe1020048a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_13_EQUALIZATION_CNTL_16GT 3 0xfffe1020043d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_CNTL 3 0xfffe1020048c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_13_MARGINING_LANE_STATUS 3 0xfffe1020048e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_14_EQUALIZATION_CNTL_16GT 3 0xfffe1020043e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_CNTL 3 0xfffe10200490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_14_MARGINING_LANE_STATUS 3 0xfffe10200492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_15_EQUALIZATION_CNTL_16GT 3 0xfffe1020043f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_CNTL 3 0xfffe10200494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_15_MARGINING_LANE_STATUS 3 0xfffe10200496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_1_EQUALIZATION_CNTL_16GT 3 0xfffe10200431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_CNTL 3 0xfffe1020045c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_1_MARGINING_LANE_STATUS 3 0xfffe1020045e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_2_EQUALIZATION_CNTL_16GT 3 0xfffe10200432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_CNTL 3 0xfffe10200460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_2_MARGINING_LANE_STATUS 3 0xfffe10200462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_3_EQUALIZATION_CNTL_16GT 3 0xfffe10200433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_CNTL 3 0xfffe10200464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_3_MARGINING_LANE_STATUS 3 0xfffe10200466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_4_EQUALIZATION_CNTL_16GT 3 0xfffe10200434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_CNTL 3 0xfffe10200468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_4_MARGINING_LANE_STATUS 3 0xfffe1020046a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_5_EQUALIZATION_CNTL_16GT 3 0xfffe10200435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_CNTL 3 0xfffe1020046c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_5_MARGINING_LANE_STATUS 3 0xfffe1020046e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_6_EQUALIZATION_CNTL_16GT 3 0xfffe10200436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_CNTL 3 0xfffe10200470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_6_MARGINING_LANE_STATUS 3 0xfffe10200472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_7_EQUALIZATION_CNTL_16GT 3 0xfffe10200437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_CNTL 3 0xfffe10200474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_7_MARGINING_LANE_STATUS 3 0xfffe10200476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_8_EQUALIZATION_CNTL_16GT 3 0xfffe10200438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_CNTL 3 0xfffe10200478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_8_MARGINING_LANE_STATUS 3 0xfffe1020047a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_9_EQUALIZATION_CNTL_16GT 3 0xfffe10200439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_CNTL 3 0xfffe1020047c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_0_LANE_9_MARGINING_LANE_STATUS 3 0xfffe1020047e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_0_LATENCY 3 0xfffe1020000d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP 3 0xfffe10200070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP2 3 0xfffe10200090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP_16GT 3 0xfffe10200414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_0_LINK_CAP_32GT 3 0xfffe10200504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL 3 0xfffe10200074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL2 3 0xfffe10200094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL_16GT 3 0xfffe10200418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_0_LINK_CNTL_32GT 3 0xfffe10200508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS 3 0xfffe10200076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS2 3 0xfffe10200096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS_16GT 3 0xfffe1020041c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_EPF0_0_LINK_STATUS_32GT 3 0xfffe1020050c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_EPF0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0xfffe10200420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_CAP 3 0xfffe10200454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_EPF0_0_MARGINING_PORT_STATUS 3 0xfffe10200456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_EPF0_0_MAX_LATENCY 3 0xfffe1020003f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_0_MIN_GRANT 3 0xfffe1020003e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_0_MSIX_CAP_LIST 3 0xfffe102000c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTL 3 0xfffe102000c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_0_MSIX_PBA 3 0xfffe102000c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_0_MSIX_TABLE 3 0xfffe102000c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_0_MSI_CAP_LIST 3 0xfffe102000a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA 3 0xfffe102000aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_0_MSI_EXT_MSG_DATA_64 3 0xfffe102000ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK 3 0xfffe102000ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK_64 3 0xfffe102000b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_HI 3 0xfffe102000a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDR_LO 3 0xfffe102000a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTL 3 0xfffe102000a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA 3 0xfffe102000a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64 3 0xfffe102000ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING 3 0xfffe102000b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64 3 0xfffe102000b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP 3 0xfffe102002a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTL 3 0xfffe102002a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_LIST 3 0xfffe102002a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10200168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10200150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CAP 3 0xfffe1020032c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ARI_CNTL 3 0xfffe1020032e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10200328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CAP 3 0xfffe10200204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR1_CNTL 3 0xfffe10200208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CAP 3 0xfffe1020020c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR2_CNTL 3 0xfffe10200210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CAP 3 0xfffe10200214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR3_CNTL 3 0xfffe10200218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CAP 3 0xfffe1020021c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR4_CNTL 3 0xfffe10200220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CAP 3 0xfffe10200224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR5_CNTL 3 0xfffe10200228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CAP 3 0xfffe1020022c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR6_CNTL 3 0xfffe10200230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAR_ENH_CAP_LIST 3 0xfffe10200200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP 3 0xfffe10200066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP_LIST 3 0xfffe10200064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_MASK 3 0xfffe10200164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_CORR_ERR_STATUS 3 0xfffe10200160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW1 3 0xfffe10200144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_DW2 3 0xfffe10200148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0xfffe10200140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DLF_ENH_CAP_LIST 3 0xfffe10200400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP 3 0xfffe10200254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 3 0xfffe1020025e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_LIST 3 0xfffe10200250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_LATENCY_INDICATOR 3 0xfffe10200258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS 3 0xfffe1020025c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0xfffe10200260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0xfffe10200261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0xfffe10200262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0xfffe10200263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0xfffe10200264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0xfffe10200265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0xfffe10200266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0xfffe10200267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG0 3 0xfffe1020016c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG1 3 0xfffe10200170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG2 3 0xfffe10200174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDR_LOG3 3 0xfffe10200178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0xfffe1020027c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0xfffe10200290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0xfffe10200292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0xfffe10200294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0xfffe10200296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0xfffe10200298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0xfffe1020029a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0xfffe1020027e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0xfffe10200280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0xfffe10200282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0xfffe10200284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0xfffe10200286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0xfffe10200288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0xfffe1020028a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0xfffe1020028c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0xfffe1020028e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LANE_ERROR_STATUS 3 0xfffe10200278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LINK_CNTL3 3 0xfffe10200274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LTR_CAP 3 0xfffe10200324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF0_0_PCIE_LTR_ENH_CAP_LIST 3 0xfffe10200320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MARGINING_ENH_CAP_LIST 3 0xfffe10200450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR0 3 0xfffe102002f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDR1 3 0xfffe102002fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL0 3 0xfffe10200308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_ALL1 3 0xfffe1020030c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0xfffe10200310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0xfffe10200314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP 3 0xfffe102002f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTL 3 0xfffe102002f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_LIST 3 0xfffe102002f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV0 3 0xfffe10200300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_RCV1 3 0xfffe10200304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP 3 0xfffe102002d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTL 3 0xfffe102002d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_LIST 3 0xfffe102002d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PHY_16GT_ENH_CAP_LIST 3 0xfffe10200410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG1 3 0xfffe10200114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CAP_REG2 3 0xfffe10200118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_CNTL 3 0xfffe1020011c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PORT_VC_STATUS 3 0xfffe1020011e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_CAP 3 0xfffe1020024c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA 3 0xfffe10200248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0xfffe10200244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0xfffe10200240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0xfffe10200270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CAP 3 0xfffe10200334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_CONTROL 3 0xfffe10200338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_ENH_CAP_LIST 3 0xfffe10200330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FIRST_VF_OFFSET 3 0xfffe10200344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_FUNC_DEP_LINK 3 0xfffe10200342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_INITIAL_VFS 3 0xfffe1020033c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_NUM_VFS 3 0xfffe10200340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_STATUS 3 0xfffe1020033a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0xfffe1020034c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0xfffe10200350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_TOTAL_VFS 3 0xfffe1020033e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_0 3 0xfffe10200354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_1 3 0xfffe10200358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_2 3 0xfffe1020035c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_3 3 0xfffe10200360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_4 3 0xfffe10200364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_BASE_ADDR_5 3 0xfffe10200368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_DEVICE_ID 3 0xfffe1020034a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0xfffe1020036c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_SRIOV_VF_STRIDE 3 0xfffe10200346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10200188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1020018c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10200190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10200194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10200158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1020015c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10200154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CAP 3 0xfffe10200120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_CNTL 3 0xfffe10200124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_RESOURCE_STATUS 3 0xfffe1020012a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CAP 3 0xfffe1020012c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_CNTL 3 0xfffe10200130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_RESOURCE_STATUS 3 0xfffe10200136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_LIST 3 0xfffe10200110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10200108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1020010c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10200100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10200104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR1_CAP 3 0xfffe102004c4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR1_CNTL 3 0xfffe102004c8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR2_CAP 3 0xfffe102004cc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR2_CNTL 3 0xfffe102004d0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR3_CAP 3 0xfffe102004d4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR3_CNTL 3 0xfffe102004d8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR4_CAP 3 0xfffe102004dc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR4_CNTL 3 0xfffe102004e0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR5_CAP 3 0xfffe102004e4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR5_CNTL 3 0xfffe102004e8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR6_CAP 3 0xfffe102004ec 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR6_CNTL 3 0xfffe102004f0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 3 0xfffe102004c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP 3 0xfffe10200052 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP_LIST 3 0xfffe10200050 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTL 3 0xfffe10200054 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF0_0_PROG_INTERFACE 3 0xfffe10200009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_0_REVISION_ID 3 0xfffe10200008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_0_ROM_BASE_ADDR 3 0xfffe10200030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_0_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0xfffe10200424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_0_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0xfffe10200428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_0_STATUS 3 0xfffe10200006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_0_SUB_CLASS 3 0xfffe1020000a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_0_VENDOR_CAP_LIST 3 0xfffe10200048 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF0_0_VENDOR_ID 3 0xfffe10200000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_1_DATA_LINK_FEATURE_CAP 3 0x404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_1_DATA_LINK_FEATURE_STATUS 3 0x408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_0_EQUALIZATION_CNTL_16GT 3 0x430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_0_MARGINING_LANE_CNTL 3 0x458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_0_MARGINING_LANE_STATUS 3 0x45a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_10_EQUALIZATION_CNTL_16GT 3 0x43a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_10_MARGINING_LANE_CNTL 3 0x480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_10_MARGINING_LANE_STATUS 3 0x482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_11_EQUALIZATION_CNTL_16GT 3 0x43b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_11_MARGINING_LANE_CNTL 3 0x484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_11_MARGINING_LANE_STATUS 3 0x486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_12_EQUALIZATION_CNTL_16GT 3 0x43c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_12_MARGINING_LANE_CNTL 3 0x488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_12_MARGINING_LANE_STATUS 3 0x48a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_13_EQUALIZATION_CNTL_16GT 3 0x43d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_13_MARGINING_LANE_CNTL 3 0x48c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_13_MARGINING_LANE_STATUS 3 0x48e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_14_EQUALIZATION_CNTL_16GT 3 0x43e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_14_MARGINING_LANE_CNTL 3 0x490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_14_MARGINING_LANE_STATUS 3 0x492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_15_EQUALIZATION_CNTL_16GT 3 0x43f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_15_MARGINING_LANE_CNTL 3 0x494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_15_MARGINING_LANE_STATUS 3 0x496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_1_EQUALIZATION_CNTL_16GT 3 0x431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_1_MARGINING_LANE_CNTL 3 0x45c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_1_MARGINING_LANE_STATUS 3 0x45e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_2_EQUALIZATION_CNTL_16GT 3 0x432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_2_MARGINING_LANE_CNTL 3 0x460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_2_MARGINING_LANE_STATUS 3 0x462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_3_EQUALIZATION_CNTL_16GT 3 0x433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_3_MARGINING_LANE_CNTL 3 0x464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_3_MARGINING_LANE_STATUS 3 0x466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_4_EQUALIZATION_CNTL_16GT 3 0x434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_4_MARGINING_LANE_CNTL 3 0x468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_4_MARGINING_LANE_STATUS 3 0x46a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_5_EQUALIZATION_CNTL_16GT 3 0x435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_5_MARGINING_LANE_CNTL 3 0x46c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_5_MARGINING_LANE_STATUS 3 0x46e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_6_EQUALIZATION_CNTL_16GT 3 0x436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_6_MARGINING_LANE_CNTL 3 0x470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_6_MARGINING_LANE_STATUS 3 0x472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_7_EQUALIZATION_CNTL_16GT 3 0x437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_7_MARGINING_LANE_CNTL 3 0x474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_7_MARGINING_LANE_STATUS 3 0x476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_8_EQUALIZATION_CNTL_16GT 3 0x438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_8_MARGINING_LANE_CNTL 3 0x478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_8_MARGINING_LANE_STATUS 3 0x47a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_9_EQUALIZATION_CNTL_16GT 3 0x439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_EPF0_1_LANE_9_MARGINING_LANE_CNTL 3 0x47c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_EPF0_1_LANE_9_MARGINING_LANE_STATUS 3 0x47e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_EPF0_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP_16GT 3 0x414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_1_LINK_CAP_32GT 3 0x504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL_16GT 3 0x418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_EPF0_1_LINK_CNTL_32GT 3 0x508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS_16GT 3 0x41c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_EPF0_1_LINK_STATUS_32GT 3 0x50c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_EPF0_1_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0x420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_1_MARGINING_PORT_CAP 3 0x454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_EPF0_1_MARGINING_PORT_STATUS 3 0x456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_EPF0_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DLF_ENH_CAP_LIST 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF0_1_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MARGINING_ENH_CAP_LIST 3 0x450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_CAP 3 0x2f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PHY_16GT_ENH_CAP_LIST 3 0x410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_CAP 3 0x334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_CONTROL 3 0x338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR1_CAP 3 0x4c4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR1_CNTL 3 0x4c8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR2_CAP 3 0x4cc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR2_CNTL 3 0x4d0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR3_CAP 3 0x4d4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR3_CNTL 3 0x4d8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR4_CAP 3 0x4dc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR4_CNTL 3 0x4e0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR5_CAP 3 0x4e4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR5_CNTL 3 0x4e8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR6_CAP 3 0x4ec 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR6_CNTL 3 0x4f0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF0_1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 3 0x4c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF0_1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF0_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_1_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0x424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_1_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0x428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF0_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF0_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_ADAPTER_ID 3 0xfffe1030002c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_1 3 0xfffe10300010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_2 3 0xfffe10300014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_3 3 0xfffe10300018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_4 3 0xfffe1030001c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_5 3 0xfffe10300020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDR_6 3 0xfffe10300024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_CLASS 3 0xfffe1030000b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_BIST 3 0xfffe1030000f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_CACHE_LINE 3 0xfffe1030000c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_CAP_PTR 3 0xfffe10300034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_CARDBUS_CIS_PTR 3 0xfffe10300028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_COMMAND 3 0xfffe10300004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP 3 0xfffe10300068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP2 3 0xfffe10300088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTL 3 0xfffe1030006c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTL2 3 0xfffe1030008c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_ID 3 0xfffe10300002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS 3 0xfffe1030006e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS2 3 0xfffe1030008e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_HEADER 3 0xfffe1030000e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_INTERRUPT_LINE 3 0xfffe1030003c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_INTERRUPT_PIN 3 0xfffe1030003d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_LATENCY 3 0xfffe1030000d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CAP 3 0xfffe10300070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CAP2 3 0xfffe10300090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CNTL 3 0xfffe10300074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_CNTL2 3 0xfffe10300094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_STATUS 3 0xfffe10300076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_LINK_STATUS2 3 0xfffe10300096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MAX_LATENCY 3 0xfffe1030003f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_MIN_GRANT 3 0xfffe1030003e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_CAP_LIST 3 0xfffe103000c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_MSG_CNTL 3 0xfffe103000c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_PBA 3 0xfffe103000c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_TABLE 3 0xfffe103000c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_CAP_LIST 3 0xfffe103000a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_EXT_MSG_DATA 3 0xfffe103000aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_EXT_MSG_DATA_64 3 0xfffe103000ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK 3 0xfffe103000ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK_64 3 0xfffe103000b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDR_HI 3 0xfffe103000a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDR_LO 3 0xfffe103000a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_CNTL 3 0xfffe103000a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA 3 0xfffe103000a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA_64 3 0xfffe103000ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING 3 0xfffe103000b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING_64 3 0xfffe103000b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10300168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10300150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ARI_CAP 3 0xfffe1030032c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ARI_CNTL 3 0xfffe1030032e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10300328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP 3 0xfffe10300066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP_LIST 3 0xfffe10300064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CORR_ERR_MASK 3 0xfffe10300164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CORR_ERR_STATUS 3 0xfffe10300160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG0 3 0xfffe1030016c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG1 3 0xfffe10300170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG2 3 0xfffe10300174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDR_LOG3 3 0xfffe10300178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10300188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030018c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10300190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10300194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10300158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030015c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10300154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10300108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030010c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10300100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10300104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_PROG_INTERFACE 3 0xfffe10300009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_REVISION_ID 3 0xfffe10300008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_ROM_BASE_ADDR 3 0xfffe10300030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF0_0_STATUS 3 0xfffe10300006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_0_SUB_CLASS 3 0xfffe1030000a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_0_VENDOR_ID 3 0xfffe10300000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF0_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF0_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF0_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF0_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_ADAPTER_ID 3 0xfffe1030a02c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_1 3 0xfffe1030a010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_2 3 0xfffe1030a014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_3 3 0xfffe1030a018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_4 3 0xfffe1030a01c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_5 3 0xfffe1030a020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDR_6 3 0xfffe1030a024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_CLASS 3 0xfffe1030a00b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_BIST 3 0xfffe1030a00f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_CACHE_LINE 3 0xfffe1030a00c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_CAP_PTR 3 0xfffe1030a034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_CARDBUS_CIS_PTR 3 0xfffe1030a028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_COMMAND 3 0xfffe1030a004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP 3 0xfffe1030a068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP2 3 0xfffe1030a088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTL 3 0xfffe1030a06c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTL2 3 0xfffe1030a08c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_ID 3 0xfffe1030a002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS 3 0xfffe1030a06e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS2 3 0xfffe1030a08e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_HEADER 3 0xfffe1030a00e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_INTERRUPT_LINE 3 0xfffe1030a03c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_INTERRUPT_PIN 3 0xfffe1030a03d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_LATENCY 3 0xfffe1030a00d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CAP 3 0xfffe1030a070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CAP2 3 0xfffe1030a090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CNTL 3 0xfffe1030a074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_CNTL2 3 0xfffe1030a094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_STATUS 3 0xfffe1030a076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_LINK_STATUS2 3 0xfffe1030a096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MAX_LATENCY 3 0xfffe1030a03f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_MIN_GRANT 3 0xfffe1030a03e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_CAP_LIST 3 0xfffe1030a0c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_MSG_CNTL 3 0xfffe1030a0c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_PBA 3 0xfffe1030a0c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_TABLE 3 0xfffe1030a0c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_CAP_LIST 3 0xfffe1030a0a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_EXT_MSG_DATA 3 0xfffe1030a0aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_EXT_MSG_DATA_64 3 0xfffe1030a0ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK 3 0xfffe1030a0ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK_64 3 0xfffe1030a0b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDR_HI 3 0xfffe1030a0a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDR_LO 3 0xfffe1030a0a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_CNTL 3 0xfffe1030a0a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA 3 0xfffe1030a0a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA_64 3 0xfffe1030a0ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING 3 0xfffe1030a0b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING_64 3 0xfffe1030a0b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe1030a168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe1030a150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ARI_CAP 3 0xfffe1030a32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ARI_CNTL 3 0xfffe1030a32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe1030a328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP 3 0xfffe1030a066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP_LIST 3 0xfffe1030a064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CORR_ERR_MASK 3 0xfffe1030a164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CORR_ERR_STATUS 3 0xfffe1030a160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG0 3 0xfffe1030a16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG1 3 0xfffe1030a170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG2 3 0xfffe1030a174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDR_LOG3 3 0xfffe1030a178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe1030a188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030a18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe1030a190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe1030a194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCORR_ERR_MASK 3 0xfffe1030a158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030a15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe1030a154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe1030a108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030a10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe1030a100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe1030a104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_PROG_INTERFACE 3 0xfffe1030a009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_REVISION_ID 3 0xfffe1030a008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_ROM_BASE_ADDR 3 0xfffe1030a030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF10_0_STATUS 3 0xfffe1030a006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_0_SUB_CLASS 3 0xfffe1030a00a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_0_VENDOR_ID 3 0xfffe1030a000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF10_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF10_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF10_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF10_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_ADAPTER_ID 3 0xfffe1030b02c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_1 3 0xfffe1030b010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_2 3 0xfffe1030b014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_3 3 0xfffe1030b018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_4 3 0xfffe1030b01c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_5 3 0xfffe1030b020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDR_6 3 0xfffe1030b024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_CLASS 3 0xfffe1030b00b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_BIST 3 0xfffe1030b00f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_CACHE_LINE 3 0xfffe1030b00c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_CAP_PTR 3 0xfffe1030b034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_CARDBUS_CIS_PTR 3 0xfffe1030b028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_COMMAND 3 0xfffe1030b004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP 3 0xfffe1030b068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP2 3 0xfffe1030b088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTL 3 0xfffe1030b06c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTL2 3 0xfffe1030b08c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_ID 3 0xfffe1030b002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS 3 0xfffe1030b06e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS2 3 0xfffe1030b08e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_HEADER 3 0xfffe1030b00e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_INTERRUPT_LINE 3 0xfffe1030b03c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_INTERRUPT_PIN 3 0xfffe1030b03d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_LATENCY 3 0xfffe1030b00d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CAP 3 0xfffe1030b070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CAP2 3 0xfffe1030b090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CNTL 3 0xfffe1030b074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_CNTL2 3 0xfffe1030b094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_STATUS 3 0xfffe1030b076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_LINK_STATUS2 3 0xfffe1030b096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MAX_LATENCY 3 0xfffe1030b03f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_MIN_GRANT 3 0xfffe1030b03e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_CAP_LIST 3 0xfffe1030b0c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_MSG_CNTL 3 0xfffe1030b0c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_PBA 3 0xfffe1030b0c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_TABLE 3 0xfffe1030b0c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_CAP_LIST 3 0xfffe1030b0a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_EXT_MSG_DATA 3 0xfffe1030b0aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_EXT_MSG_DATA_64 3 0xfffe1030b0ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK 3 0xfffe1030b0ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK_64 3 0xfffe1030b0b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDR_HI 3 0xfffe1030b0a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDR_LO 3 0xfffe1030b0a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_CNTL 3 0xfffe1030b0a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA 3 0xfffe1030b0a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA_64 3 0xfffe1030b0ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING 3 0xfffe1030b0b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING_64 3 0xfffe1030b0b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe1030b168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe1030b150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ARI_CAP 3 0xfffe1030b32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ARI_CNTL 3 0xfffe1030b32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe1030b328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP 3 0xfffe1030b066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP_LIST 3 0xfffe1030b064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CORR_ERR_MASK 3 0xfffe1030b164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CORR_ERR_STATUS 3 0xfffe1030b160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG0 3 0xfffe1030b16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG1 3 0xfffe1030b170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG2 3 0xfffe1030b174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDR_LOG3 3 0xfffe1030b178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe1030b188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030b18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe1030b190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe1030b194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCORR_ERR_MASK 3 0xfffe1030b158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030b15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe1030b154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe1030b108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030b10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe1030b100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe1030b104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_PROG_INTERFACE 3 0xfffe1030b009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_REVISION_ID 3 0xfffe1030b008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_ROM_BASE_ADDR 3 0xfffe1030b030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF11_0_STATUS 3 0xfffe1030b006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_0_SUB_CLASS 3 0xfffe1030b00a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_0_VENDOR_ID 3 0xfffe1030b000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF11_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF11_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF11_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF11_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_ADAPTER_ID 3 0xfffe1030c02c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_1 3 0xfffe1030c010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_2 3 0xfffe1030c014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_3 3 0xfffe1030c018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_4 3 0xfffe1030c01c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_5 3 0xfffe1030c020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDR_6 3 0xfffe1030c024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_CLASS 3 0xfffe1030c00b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_BIST 3 0xfffe1030c00f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_CACHE_LINE 3 0xfffe1030c00c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_CAP_PTR 3 0xfffe1030c034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_CARDBUS_CIS_PTR 3 0xfffe1030c028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_COMMAND 3 0xfffe1030c004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP 3 0xfffe1030c068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP2 3 0xfffe1030c088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTL 3 0xfffe1030c06c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTL2 3 0xfffe1030c08c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_ID 3 0xfffe1030c002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS 3 0xfffe1030c06e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS2 3 0xfffe1030c08e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_HEADER 3 0xfffe1030c00e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_INTERRUPT_LINE 3 0xfffe1030c03c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_INTERRUPT_PIN 3 0xfffe1030c03d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_LATENCY 3 0xfffe1030c00d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CAP 3 0xfffe1030c070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CAP2 3 0xfffe1030c090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CNTL 3 0xfffe1030c074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_CNTL2 3 0xfffe1030c094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_STATUS 3 0xfffe1030c076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_LINK_STATUS2 3 0xfffe1030c096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MAX_LATENCY 3 0xfffe1030c03f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_MIN_GRANT 3 0xfffe1030c03e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_CAP_LIST 3 0xfffe1030c0c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_MSG_CNTL 3 0xfffe1030c0c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_PBA 3 0xfffe1030c0c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_TABLE 3 0xfffe1030c0c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_CAP_LIST 3 0xfffe1030c0a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_EXT_MSG_DATA 3 0xfffe1030c0aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_EXT_MSG_DATA_64 3 0xfffe1030c0ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK 3 0xfffe1030c0ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK_64 3 0xfffe1030c0b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDR_HI 3 0xfffe1030c0a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDR_LO 3 0xfffe1030c0a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_CNTL 3 0xfffe1030c0a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA 3 0xfffe1030c0a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA_64 3 0xfffe1030c0ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING 3 0xfffe1030c0b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING_64 3 0xfffe1030c0b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe1030c168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe1030c150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ARI_CAP 3 0xfffe1030c32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ARI_CNTL 3 0xfffe1030c32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe1030c328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP 3 0xfffe1030c066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP_LIST 3 0xfffe1030c064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CORR_ERR_MASK 3 0xfffe1030c164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CORR_ERR_STATUS 3 0xfffe1030c160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG0 3 0xfffe1030c16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG1 3 0xfffe1030c170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG2 3 0xfffe1030c174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDR_LOG3 3 0xfffe1030c178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe1030c188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030c18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe1030c190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe1030c194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCORR_ERR_MASK 3 0xfffe1030c158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030c15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe1030c154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe1030c108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030c10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe1030c100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe1030c104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_PROG_INTERFACE 3 0xfffe1030c009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_REVISION_ID 3 0xfffe1030c008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_ROM_BASE_ADDR 3 0xfffe1030c030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF12_0_STATUS 3 0xfffe1030c006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_0_SUB_CLASS 3 0xfffe1030c00a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_0_VENDOR_ID 3 0xfffe1030c000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF12_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF12_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF12_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF12_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_ADAPTER_ID 3 0xfffe1030d02c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_1 3 0xfffe1030d010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_2 3 0xfffe1030d014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_3 3 0xfffe1030d018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_4 3 0xfffe1030d01c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_5 3 0xfffe1030d020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDR_6 3 0xfffe1030d024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_CLASS 3 0xfffe1030d00b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_BIST 3 0xfffe1030d00f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_CACHE_LINE 3 0xfffe1030d00c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_CAP_PTR 3 0xfffe1030d034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_CARDBUS_CIS_PTR 3 0xfffe1030d028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_COMMAND 3 0xfffe1030d004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP 3 0xfffe1030d068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP2 3 0xfffe1030d088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTL 3 0xfffe1030d06c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTL2 3 0xfffe1030d08c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_ID 3 0xfffe1030d002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS 3 0xfffe1030d06e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS2 3 0xfffe1030d08e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_HEADER 3 0xfffe1030d00e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_INTERRUPT_LINE 3 0xfffe1030d03c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_INTERRUPT_PIN 3 0xfffe1030d03d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_LATENCY 3 0xfffe1030d00d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CAP 3 0xfffe1030d070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CAP2 3 0xfffe1030d090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CNTL 3 0xfffe1030d074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_CNTL2 3 0xfffe1030d094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_STATUS 3 0xfffe1030d076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_LINK_STATUS2 3 0xfffe1030d096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MAX_LATENCY 3 0xfffe1030d03f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_MIN_GRANT 3 0xfffe1030d03e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_CAP_LIST 3 0xfffe1030d0c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_MSG_CNTL 3 0xfffe1030d0c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_PBA 3 0xfffe1030d0c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_TABLE 3 0xfffe1030d0c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_CAP_LIST 3 0xfffe1030d0a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_EXT_MSG_DATA 3 0xfffe1030d0aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_EXT_MSG_DATA_64 3 0xfffe1030d0ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK 3 0xfffe1030d0ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK_64 3 0xfffe1030d0b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDR_HI 3 0xfffe1030d0a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDR_LO 3 0xfffe1030d0a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_CNTL 3 0xfffe1030d0a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA 3 0xfffe1030d0a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA_64 3 0xfffe1030d0ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING 3 0xfffe1030d0b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING_64 3 0xfffe1030d0b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe1030d168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe1030d150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ARI_CAP 3 0xfffe1030d32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ARI_CNTL 3 0xfffe1030d32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe1030d328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP 3 0xfffe1030d066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP_LIST 3 0xfffe1030d064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CORR_ERR_MASK 3 0xfffe1030d164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CORR_ERR_STATUS 3 0xfffe1030d160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG0 3 0xfffe1030d16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG1 3 0xfffe1030d170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG2 3 0xfffe1030d174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDR_LOG3 3 0xfffe1030d178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe1030d188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030d18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe1030d190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe1030d194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCORR_ERR_MASK 3 0xfffe1030d158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030d15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe1030d154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe1030d108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030d10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe1030d100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe1030d104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_PROG_INTERFACE 3 0xfffe1030d009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_REVISION_ID 3 0xfffe1030d008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_ROM_BASE_ADDR 3 0xfffe1030d030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF13_0_STATUS 3 0xfffe1030d006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_0_SUB_CLASS 3 0xfffe1030d00a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_0_VENDOR_ID 3 0xfffe1030d000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF13_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF13_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF13_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF13_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_ADAPTER_ID 3 0xfffe1030e02c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_1 3 0xfffe1030e010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_2 3 0xfffe1030e014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_3 3 0xfffe1030e018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_4 3 0xfffe1030e01c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_5 3 0xfffe1030e020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDR_6 3 0xfffe1030e024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_CLASS 3 0xfffe1030e00b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_BIST 3 0xfffe1030e00f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_CACHE_LINE 3 0xfffe1030e00c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_CAP_PTR 3 0xfffe1030e034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_CARDBUS_CIS_PTR 3 0xfffe1030e028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_COMMAND 3 0xfffe1030e004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP 3 0xfffe1030e068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP2 3 0xfffe1030e088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTL 3 0xfffe1030e06c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTL2 3 0xfffe1030e08c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_ID 3 0xfffe1030e002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS 3 0xfffe1030e06e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS2 3 0xfffe1030e08e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_HEADER 3 0xfffe1030e00e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_INTERRUPT_LINE 3 0xfffe1030e03c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_INTERRUPT_PIN 3 0xfffe1030e03d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_LATENCY 3 0xfffe1030e00d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CAP 3 0xfffe1030e070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CAP2 3 0xfffe1030e090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CNTL 3 0xfffe1030e074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_CNTL2 3 0xfffe1030e094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_STATUS 3 0xfffe1030e076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_LINK_STATUS2 3 0xfffe1030e096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MAX_LATENCY 3 0xfffe1030e03f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_MIN_GRANT 3 0xfffe1030e03e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_CAP_LIST 3 0xfffe1030e0c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_MSG_CNTL 3 0xfffe1030e0c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_PBA 3 0xfffe1030e0c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_TABLE 3 0xfffe1030e0c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_CAP_LIST 3 0xfffe1030e0a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_EXT_MSG_DATA 3 0xfffe1030e0aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_EXT_MSG_DATA_64 3 0xfffe1030e0ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK 3 0xfffe1030e0ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK_64 3 0xfffe1030e0b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDR_HI 3 0xfffe1030e0a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDR_LO 3 0xfffe1030e0a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_CNTL 3 0xfffe1030e0a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA 3 0xfffe1030e0a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA_64 3 0xfffe1030e0ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING 3 0xfffe1030e0b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING_64 3 0xfffe1030e0b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe1030e168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe1030e150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ARI_CAP 3 0xfffe1030e32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ARI_CNTL 3 0xfffe1030e32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe1030e328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP 3 0xfffe1030e066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP_LIST 3 0xfffe1030e064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CORR_ERR_MASK 3 0xfffe1030e164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CORR_ERR_STATUS 3 0xfffe1030e160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG0 3 0xfffe1030e16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG1 3 0xfffe1030e170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG2 3 0xfffe1030e174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDR_LOG3 3 0xfffe1030e178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe1030e188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030e18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe1030e190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe1030e194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCORR_ERR_MASK 3 0xfffe1030e158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030e15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe1030e154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe1030e108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030e10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe1030e100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe1030e104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_PROG_INTERFACE 3 0xfffe1030e009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_REVISION_ID 3 0xfffe1030e008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_ROM_BASE_ADDR 3 0xfffe1030e030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF14_0_STATUS 3 0xfffe1030e006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_0_SUB_CLASS 3 0xfffe1030e00a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_0_VENDOR_ID 3 0xfffe1030e000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF14_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF14_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF14_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF14_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_ADAPTER_ID 3 0xfffe1030f02c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_1 3 0xfffe1030f010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_2 3 0xfffe1030f014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_3 3 0xfffe1030f018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_4 3 0xfffe1030f01c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_5 3 0xfffe1030f020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDR_6 3 0xfffe1030f024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_CLASS 3 0xfffe1030f00b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_BIST 3 0xfffe1030f00f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_CACHE_LINE 3 0xfffe1030f00c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_CAP_PTR 3 0xfffe1030f034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_CARDBUS_CIS_PTR 3 0xfffe1030f028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_COMMAND 3 0xfffe1030f004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP 3 0xfffe1030f068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP2 3 0xfffe1030f088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTL 3 0xfffe1030f06c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTL2 3 0xfffe1030f08c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_ID 3 0xfffe1030f002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS 3 0xfffe1030f06e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS2 3 0xfffe1030f08e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_HEADER 3 0xfffe1030f00e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_INTERRUPT_LINE 3 0xfffe1030f03c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_INTERRUPT_PIN 3 0xfffe1030f03d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_LATENCY 3 0xfffe1030f00d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CAP 3 0xfffe1030f070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CAP2 3 0xfffe1030f090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CNTL 3 0xfffe1030f074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_CNTL2 3 0xfffe1030f094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_STATUS 3 0xfffe1030f076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_LINK_STATUS2 3 0xfffe1030f096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MAX_LATENCY 3 0xfffe1030f03f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_MIN_GRANT 3 0xfffe1030f03e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_CAP_LIST 3 0xfffe1030f0c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_MSG_CNTL 3 0xfffe1030f0c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_PBA 3 0xfffe1030f0c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_TABLE 3 0xfffe1030f0c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_CAP_LIST 3 0xfffe1030f0a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_EXT_MSG_DATA 3 0xfffe1030f0aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_EXT_MSG_DATA_64 3 0xfffe1030f0ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK 3 0xfffe1030f0ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK_64 3 0xfffe1030f0b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDR_HI 3 0xfffe1030f0a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDR_LO 3 0xfffe1030f0a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_CNTL 3 0xfffe1030f0a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA 3 0xfffe1030f0a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA_64 3 0xfffe1030f0ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING 3 0xfffe1030f0b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING_64 3 0xfffe1030f0b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe1030f168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe1030f150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ARI_CAP 3 0xfffe1030f32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ARI_CNTL 3 0xfffe1030f32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe1030f328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP 3 0xfffe1030f066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP_LIST 3 0xfffe1030f064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CORR_ERR_MASK 3 0xfffe1030f164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CORR_ERR_STATUS 3 0xfffe1030f160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG0 3 0xfffe1030f16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG1 3 0xfffe1030f170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG2 3 0xfffe1030f174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDR_LOG3 3 0xfffe1030f178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe1030f188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030f18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe1030f190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe1030f194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCORR_ERR_MASK 3 0xfffe1030f158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030f15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe1030f154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe1030f108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030f10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe1030f100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe1030f104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_PROG_INTERFACE 3 0xfffe1030f009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_REVISION_ID 3 0xfffe1030f008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_ROM_BASE_ADDR 3 0xfffe1030f030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF15_0_STATUS 3 0xfffe1030f006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_0_SUB_CLASS 3 0xfffe1030f00a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_0_VENDOR_ID 3 0xfffe1030f000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF15_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF15_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF15_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF15_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_ADAPTER_ID 3 0xfffe1030102c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_1 3 0xfffe10301010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_2 3 0xfffe10301014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_3 3 0xfffe10301018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_4 3 0xfffe1030101c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_5 3 0xfffe10301020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDR_6 3 0xfffe10301024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_CLASS 3 0xfffe1030100b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_BIST 3 0xfffe1030100f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_CACHE_LINE 3 0xfffe1030100c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_CAP_PTR 3 0xfffe10301034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_CARDBUS_CIS_PTR 3 0xfffe10301028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_COMMAND 3 0xfffe10301004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP 3 0xfffe10301068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP2 3 0xfffe10301088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTL 3 0xfffe1030106c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTL2 3 0xfffe1030108c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_ID 3 0xfffe10301002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS 3 0xfffe1030106e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS2 3 0xfffe1030108e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_HEADER 3 0xfffe1030100e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_INTERRUPT_LINE 3 0xfffe1030103c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_INTERRUPT_PIN 3 0xfffe1030103d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_LATENCY 3 0xfffe1030100d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CAP 3 0xfffe10301070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CAP2 3 0xfffe10301090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CNTL 3 0xfffe10301074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_CNTL2 3 0xfffe10301094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_STATUS 3 0xfffe10301076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_LINK_STATUS2 3 0xfffe10301096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MAX_LATENCY 3 0xfffe1030103f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_MIN_GRANT 3 0xfffe1030103e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_CAP_LIST 3 0xfffe103010c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_MSG_CNTL 3 0xfffe103010c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_PBA 3 0xfffe103010c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_TABLE 3 0xfffe103010c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_CAP_LIST 3 0xfffe103010a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_EXT_MSG_DATA 3 0xfffe103010aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_EXT_MSG_DATA_64 3 0xfffe103010ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK 3 0xfffe103010ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK_64 3 0xfffe103010b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDR_HI 3 0xfffe103010a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDR_LO 3 0xfffe103010a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_CNTL 3 0xfffe103010a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA 3 0xfffe103010a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA_64 3 0xfffe103010ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING 3 0xfffe103010b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING_64 3 0xfffe103010b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10301168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10301150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ARI_CAP 3 0xfffe1030132c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ARI_CNTL 3 0xfffe1030132e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10301328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP 3 0xfffe10301066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP_LIST 3 0xfffe10301064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CORR_ERR_MASK 3 0xfffe10301164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CORR_ERR_STATUS 3 0xfffe10301160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG0 3 0xfffe1030116c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG1 3 0xfffe10301170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG2 3 0xfffe10301174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDR_LOG3 3 0xfffe10301178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10301188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030118c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10301190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10301194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10301158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030115c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10301154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10301108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030110c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10301100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10301104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_PROG_INTERFACE 3 0xfffe10301009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_REVISION_ID 3 0xfffe10301008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_ROM_BASE_ADDR 3 0xfffe10301030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF1_0_STATUS 3 0xfffe10301006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_0_SUB_CLASS 3 0xfffe1030100a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_0_VENDOR_ID 3 0xfffe10301000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF1_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF1_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF1_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF1_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_ADAPTER_ID 3 0xfffe1030202c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_1 3 0xfffe10302010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_2 3 0xfffe10302014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_3 3 0xfffe10302018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_4 3 0xfffe1030201c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_5 3 0xfffe10302020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDR_6 3 0xfffe10302024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_CLASS 3 0xfffe1030200b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_BIST 3 0xfffe1030200f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_CACHE_LINE 3 0xfffe1030200c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_CAP_PTR 3 0xfffe10302034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_CARDBUS_CIS_PTR 3 0xfffe10302028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_COMMAND 3 0xfffe10302004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP 3 0xfffe10302068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP2 3 0xfffe10302088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTL 3 0xfffe1030206c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTL2 3 0xfffe1030208c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_ID 3 0xfffe10302002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS 3 0xfffe1030206e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS2 3 0xfffe1030208e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_HEADER 3 0xfffe1030200e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_INTERRUPT_LINE 3 0xfffe1030203c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_INTERRUPT_PIN 3 0xfffe1030203d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_LATENCY 3 0xfffe1030200d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CAP 3 0xfffe10302070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CAP2 3 0xfffe10302090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CNTL 3 0xfffe10302074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_CNTL2 3 0xfffe10302094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_STATUS 3 0xfffe10302076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_LINK_STATUS2 3 0xfffe10302096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MAX_LATENCY 3 0xfffe1030203f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_MIN_GRANT 3 0xfffe1030203e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_CAP_LIST 3 0xfffe103020c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_MSG_CNTL 3 0xfffe103020c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_PBA 3 0xfffe103020c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_TABLE 3 0xfffe103020c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_CAP_LIST 3 0xfffe103020a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_EXT_MSG_DATA 3 0xfffe103020aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_EXT_MSG_DATA_64 3 0xfffe103020ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK 3 0xfffe103020ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK_64 3 0xfffe103020b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDR_HI 3 0xfffe103020a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDR_LO 3 0xfffe103020a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_CNTL 3 0xfffe103020a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA 3 0xfffe103020a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA_64 3 0xfffe103020ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING 3 0xfffe103020b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING_64 3 0xfffe103020b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10302168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10302150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ARI_CAP 3 0xfffe1030232c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ARI_CNTL 3 0xfffe1030232e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10302328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP 3 0xfffe10302066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP_LIST 3 0xfffe10302064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CORR_ERR_MASK 3 0xfffe10302164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CORR_ERR_STATUS 3 0xfffe10302160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG0 3 0xfffe1030216c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG1 3 0xfffe10302170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG2 3 0xfffe10302174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDR_LOG3 3 0xfffe10302178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10302188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030218c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10302190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10302194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10302158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030215c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10302154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10302108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030210c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10302100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10302104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_PROG_INTERFACE 3 0xfffe10302009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_REVISION_ID 3 0xfffe10302008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_ROM_BASE_ADDR 3 0xfffe10302030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF2_0_STATUS 3 0xfffe10302006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_0_SUB_CLASS 3 0xfffe1030200a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_0_VENDOR_ID 3 0xfffe10302000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF2_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF2_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF2_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF2_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_ADAPTER_ID 3 0xfffe1030302c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_1 3 0xfffe10303010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_2 3 0xfffe10303014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_3 3 0xfffe10303018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_4 3 0xfffe1030301c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_5 3 0xfffe10303020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDR_6 3 0xfffe10303024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_CLASS 3 0xfffe1030300b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_BIST 3 0xfffe1030300f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_CACHE_LINE 3 0xfffe1030300c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_CAP_PTR 3 0xfffe10303034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_CARDBUS_CIS_PTR 3 0xfffe10303028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_COMMAND 3 0xfffe10303004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP 3 0xfffe10303068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP2 3 0xfffe10303088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTL 3 0xfffe1030306c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTL2 3 0xfffe1030308c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_ID 3 0xfffe10303002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS 3 0xfffe1030306e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS2 3 0xfffe1030308e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_HEADER 3 0xfffe1030300e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_INTERRUPT_LINE 3 0xfffe1030303c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_INTERRUPT_PIN 3 0xfffe1030303d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_LATENCY 3 0xfffe1030300d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CAP 3 0xfffe10303070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CAP2 3 0xfffe10303090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CNTL 3 0xfffe10303074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_CNTL2 3 0xfffe10303094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_STATUS 3 0xfffe10303076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_LINK_STATUS2 3 0xfffe10303096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MAX_LATENCY 3 0xfffe1030303f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_MIN_GRANT 3 0xfffe1030303e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_CAP_LIST 3 0xfffe103030c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_MSG_CNTL 3 0xfffe103030c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_PBA 3 0xfffe103030c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_TABLE 3 0xfffe103030c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_CAP_LIST 3 0xfffe103030a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_EXT_MSG_DATA 3 0xfffe103030aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_EXT_MSG_DATA_64 3 0xfffe103030ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK 3 0xfffe103030ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK_64 3 0xfffe103030b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDR_HI 3 0xfffe103030a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDR_LO 3 0xfffe103030a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_CNTL 3 0xfffe103030a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA 3 0xfffe103030a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA_64 3 0xfffe103030ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING 3 0xfffe103030b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING_64 3 0xfffe103030b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10303168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10303150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ARI_CAP 3 0xfffe1030332c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ARI_CNTL 3 0xfffe1030332e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10303328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP 3 0xfffe10303066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP_LIST 3 0xfffe10303064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CORR_ERR_MASK 3 0xfffe10303164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CORR_ERR_STATUS 3 0xfffe10303160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG0 3 0xfffe1030316c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG1 3 0xfffe10303170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG2 3 0xfffe10303174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDR_LOG3 3 0xfffe10303178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10303188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030318c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10303190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10303194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10303158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030315c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10303154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10303108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030310c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10303100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10303104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_PROG_INTERFACE 3 0xfffe10303009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_REVISION_ID 3 0xfffe10303008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_ROM_BASE_ADDR 3 0xfffe10303030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF3_0_STATUS 3 0xfffe10303006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_0_SUB_CLASS 3 0xfffe1030300a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_0_VENDOR_ID 3 0xfffe10303000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF3_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF3_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF3_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF3_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_ADAPTER_ID 3 0xfffe1030402c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_1 3 0xfffe10304010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_2 3 0xfffe10304014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_3 3 0xfffe10304018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_4 3 0xfffe1030401c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_5 3 0xfffe10304020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDR_6 3 0xfffe10304024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_CLASS 3 0xfffe1030400b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_BIST 3 0xfffe1030400f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_CACHE_LINE 3 0xfffe1030400c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_CAP_PTR 3 0xfffe10304034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_CARDBUS_CIS_PTR 3 0xfffe10304028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_COMMAND 3 0xfffe10304004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP 3 0xfffe10304068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP2 3 0xfffe10304088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTL 3 0xfffe1030406c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTL2 3 0xfffe1030408c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_ID 3 0xfffe10304002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS 3 0xfffe1030406e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS2 3 0xfffe1030408e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_HEADER 3 0xfffe1030400e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_INTERRUPT_LINE 3 0xfffe1030403c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_INTERRUPT_PIN 3 0xfffe1030403d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_LATENCY 3 0xfffe1030400d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CAP 3 0xfffe10304070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CAP2 3 0xfffe10304090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CNTL 3 0xfffe10304074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_CNTL2 3 0xfffe10304094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_STATUS 3 0xfffe10304076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_LINK_STATUS2 3 0xfffe10304096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MAX_LATENCY 3 0xfffe1030403f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_MIN_GRANT 3 0xfffe1030403e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_CAP_LIST 3 0xfffe103040c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_MSG_CNTL 3 0xfffe103040c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_PBA 3 0xfffe103040c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_TABLE 3 0xfffe103040c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_CAP_LIST 3 0xfffe103040a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_EXT_MSG_DATA 3 0xfffe103040aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_EXT_MSG_DATA_64 3 0xfffe103040ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK 3 0xfffe103040ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK_64 3 0xfffe103040b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDR_HI 3 0xfffe103040a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDR_LO 3 0xfffe103040a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_CNTL 3 0xfffe103040a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA 3 0xfffe103040a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA_64 3 0xfffe103040ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING 3 0xfffe103040b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING_64 3 0xfffe103040b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10304168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10304150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ARI_CAP 3 0xfffe1030432c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ARI_CNTL 3 0xfffe1030432e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10304328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP 3 0xfffe10304066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP_LIST 3 0xfffe10304064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CORR_ERR_MASK 3 0xfffe10304164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CORR_ERR_STATUS 3 0xfffe10304160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG0 3 0xfffe1030416c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG1 3 0xfffe10304170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG2 3 0xfffe10304174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDR_LOG3 3 0xfffe10304178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10304188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030418c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10304190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10304194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10304158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030415c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10304154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10304108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030410c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10304100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10304104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_PROG_INTERFACE 3 0xfffe10304009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_REVISION_ID 3 0xfffe10304008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_ROM_BASE_ADDR 3 0xfffe10304030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF4_0_STATUS 3 0xfffe10304006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_0_SUB_CLASS 3 0xfffe1030400a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_0_VENDOR_ID 3 0xfffe10304000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF4_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF4_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF4_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF4_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_ADAPTER_ID 3 0xfffe1030502c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_1 3 0xfffe10305010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_2 3 0xfffe10305014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_3 3 0xfffe10305018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_4 3 0xfffe1030501c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_5 3 0xfffe10305020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDR_6 3 0xfffe10305024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_CLASS 3 0xfffe1030500b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_BIST 3 0xfffe1030500f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_CACHE_LINE 3 0xfffe1030500c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_CAP_PTR 3 0xfffe10305034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_CARDBUS_CIS_PTR 3 0xfffe10305028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_COMMAND 3 0xfffe10305004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP 3 0xfffe10305068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP2 3 0xfffe10305088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTL 3 0xfffe1030506c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTL2 3 0xfffe1030508c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_ID 3 0xfffe10305002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS 3 0xfffe1030506e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS2 3 0xfffe1030508e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_HEADER 3 0xfffe1030500e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_INTERRUPT_LINE 3 0xfffe1030503c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_INTERRUPT_PIN 3 0xfffe1030503d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_LATENCY 3 0xfffe1030500d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CAP 3 0xfffe10305070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CAP2 3 0xfffe10305090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CNTL 3 0xfffe10305074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_CNTL2 3 0xfffe10305094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_STATUS 3 0xfffe10305076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_LINK_STATUS2 3 0xfffe10305096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MAX_LATENCY 3 0xfffe1030503f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_MIN_GRANT 3 0xfffe1030503e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_CAP_LIST 3 0xfffe103050c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_MSG_CNTL 3 0xfffe103050c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_PBA 3 0xfffe103050c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_TABLE 3 0xfffe103050c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_CAP_LIST 3 0xfffe103050a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_EXT_MSG_DATA 3 0xfffe103050aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_EXT_MSG_DATA_64 3 0xfffe103050ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK 3 0xfffe103050ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK_64 3 0xfffe103050b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDR_HI 3 0xfffe103050a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDR_LO 3 0xfffe103050a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_CNTL 3 0xfffe103050a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA 3 0xfffe103050a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA_64 3 0xfffe103050ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING 3 0xfffe103050b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING_64 3 0xfffe103050b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10305168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10305150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ARI_CAP 3 0xfffe1030532c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ARI_CNTL 3 0xfffe1030532e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10305328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP 3 0xfffe10305066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP_LIST 3 0xfffe10305064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CORR_ERR_MASK 3 0xfffe10305164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CORR_ERR_STATUS 3 0xfffe10305160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG0 3 0xfffe1030516c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG1 3 0xfffe10305170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG2 3 0xfffe10305174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDR_LOG3 3 0xfffe10305178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10305188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030518c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10305190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10305194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10305158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030515c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10305154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10305108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030510c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10305100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10305104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_PROG_INTERFACE 3 0xfffe10305009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_REVISION_ID 3 0xfffe10305008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_ROM_BASE_ADDR 3 0xfffe10305030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF5_0_STATUS 3 0xfffe10305006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_0_SUB_CLASS 3 0xfffe1030500a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_0_VENDOR_ID 3 0xfffe10305000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF5_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF5_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF5_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF5_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_ADAPTER_ID 3 0xfffe1030602c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_1 3 0xfffe10306010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_2 3 0xfffe10306014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_3 3 0xfffe10306018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_4 3 0xfffe1030601c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_5 3 0xfffe10306020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDR_6 3 0xfffe10306024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_CLASS 3 0xfffe1030600b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_BIST 3 0xfffe1030600f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_CACHE_LINE 3 0xfffe1030600c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_CAP_PTR 3 0xfffe10306034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_CARDBUS_CIS_PTR 3 0xfffe10306028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_COMMAND 3 0xfffe10306004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP 3 0xfffe10306068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP2 3 0xfffe10306088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTL 3 0xfffe1030606c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTL2 3 0xfffe1030608c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_ID 3 0xfffe10306002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS 3 0xfffe1030606e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS2 3 0xfffe1030608e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_HEADER 3 0xfffe1030600e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_INTERRUPT_LINE 3 0xfffe1030603c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_INTERRUPT_PIN 3 0xfffe1030603d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_LATENCY 3 0xfffe1030600d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CAP 3 0xfffe10306070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CAP2 3 0xfffe10306090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CNTL 3 0xfffe10306074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_CNTL2 3 0xfffe10306094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_STATUS 3 0xfffe10306076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_LINK_STATUS2 3 0xfffe10306096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MAX_LATENCY 3 0xfffe1030603f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_MIN_GRANT 3 0xfffe1030603e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_CAP_LIST 3 0xfffe103060c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_MSG_CNTL 3 0xfffe103060c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_PBA 3 0xfffe103060c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_TABLE 3 0xfffe103060c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_CAP_LIST 3 0xfffe103060a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_EXT_MSG_DATA 3 0xfffe103060aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_EXT_MSG_DATA_64 3 0xfffe103060ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK 3 0xfffe103060ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK_64 3 0xfffe103060b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDR_HI 3 0xfffe103060a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDR_LO 3 0xfffe103060a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_CNTL 3 0xfffe103060a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA 3 0xfffe103060a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA_64 3 0xfffe103060ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING 3 0xfffe103060b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING_64 3 0xfffe103060b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10306168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10306150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ARI_CAP 3 0xfffe1030632c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ARI_CNTL 3 0xfffe1030632e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10306328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP 3 0xfffe10306066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP_LIST 3 0xfffe10306064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CORR_ERR_MASK 3 0xfffe10306164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CORR_ERR_STATUS 3 0xfffe10306160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG0 3 0xfffe1030616c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG1 3 0xfffe10306170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG2 3 0xfffe10306174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDR_LOG3 3 0xfffe10306178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10306188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030618c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10306190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10306194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10306158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030615c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10306154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10306108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030610c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10306100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10306104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_PROG_INTERFACE 3 0xfffe10306009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_REVISION_ID 3 0xfffe10306008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_ROM_BASE_ADDR 3 0xfffe10306030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF6_0_STATUS 3 0xfffe10306006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_0_SUB_CLASS 3 0xfffe1030600a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_0_VENDOR_ID 3 0xfffe10306000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF6_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF6_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF6_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF6_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_ADAPTER_ID 3 0xfffe1030702c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_1 3 0xfffe10307010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_2 3 0xfffe10307014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_3 3 0xfffe10307018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_4 3 0xfffe1030701c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_5 3 0xfffe10307020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDR_6 3 0xfffe10307024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_CLASS 3 0xfffe1030700b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_BIST 3 0xfffe1030700f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_CACHE_LINE 3 0xfffe1030700c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_CAP_PTR 3 0xfffe10307034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_CARDBUS_CIS_PTR 3 0xfffe10307028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_COMMAND 3 0xfffe10307004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP 3 0xfffe10307068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP2 3 0xfffe10307088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTL 3 0xfffe1030706c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTL2 3 0xfffe1030708c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_ID 3 0xfffe10307002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS 3 0xfffe1030706e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS2 3 0xfffe1030708e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_HEADER 3 0xfffe1030700e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_INTERRUPT_LINE 3 0xfffe1030703c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_INTERRUPT_PIN 3 0xfffe1030703d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_LATENCY 3 0xfffe1030700d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CAP 3 0xfffe10307070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CAP2 3 0xfffe10307090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CNTL 3 0xfffe10307074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_CNTL2 3 0xfffe10307094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_STATUS 3 0xfffe10307076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_LINK_STATUS2 3 0xfffe10307096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MAX_LATENCY 3 0xfffe1030703f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_MIN_GRANT 3 0xfffe1030703e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_CAP_LIST 3 0xfffe103070c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_MSG_CNTL 3 0xfffe103070c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_PBA 3 0xfffe103070c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_TABLE 3 0xfffe103070c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_CAP_LIST 3 0xfffe103070a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_EXT_MSG_DATA 3 0xfffe103070aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_EXT_MSG_DATA_64 3 0xfffe103070ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK 3 0xfffe103070ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK_64 3 0xfffe103070b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDR_HI 3 0xfffe103070a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDR_LO 3 0xfffe103070a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_CNTL 3 0xfffe103070a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA 3 0xfffe103070a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA_64 3 0xfffe103070ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING 3 0xfffe103070b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING_64 3 0xfffe103070b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10307168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10307150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ARI_CAP 3 0xfffe1030732c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ARI_CNTL 3 0xfffe1030732e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10307328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP 3 0xfffe10307066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP_LIST 3 0xfffe10307064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CORR_ERR_MASK 3 0xfffe10307164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CORR_ERR_STATUS 3 0xfffe10307160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG0 3 0xfffe1030716c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG1 3 0xfffe10307170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG2 3 0xfffe10307174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDR_LOG3 3 0xfffe10307178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10307188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030718c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10307190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10307194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10307158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030715c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10307154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10307108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030710c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10307100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10307104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_PROG_INTERFACE 3 0xfffe10307009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_REVISION_ID 3 0xfffe10307008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_ROM_BASE_ADDR 3 0xfffe10307030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF7_0_STATUS 3 0xfffe10307006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_0_SUB_CLASS 3 0xfffe1030700a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_0_VENDOR_ID 3 0xfffe10307000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF7_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF7_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF7_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF7_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_ADAPTER_ID 3 0xfffe1030802c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_1 3 0xfffe10308010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_2 3 0xfffe10308014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_3 3 0xfffe10308018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_4 3 0xfffe1030801c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_5 3 0xfffe10308020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDR_6 3 0xfffe10308024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_CLASS 3 0xfffe1030800b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_BIST 3 0xfffe1030800f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_CACHE_LINE 3 0xfffe1030800c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_CAP_PTR 3 0xfffe10308034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_CARDBUS_CIS_PTR 3 0xfffe10308028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_COMMAND 3 0xfffe10308004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP 3 0xfffe10308068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP2 3 0xfffe10308088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTL 3 0xfffe1030806c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTL2 3 0xfffe1030808c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_ID 3 0xfffe10308002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS 3 0xfffe1030806e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS2 3 0xfffe1030808e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_HEADER 3 0xfffe1030800e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_INTERRUPT_LINE 3 0xfffe1030803c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_INTERRUPT_PIN 3 0xfffe1030803d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_LATENCY 3 0xfffe1030800d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CAP 3 0xfffe10308070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CAP2 3 0xfffe10308090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CNTL 3 0xfffe10308074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_CNTL2 3 0xfffe10308094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_STATUS 3 0xfffe10308076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_LINK_STATUS2 3 0xfffe10308096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MAX_LATENCY 3 0xfffe1030803f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_MIN_GRANT 3 0xfffe1030803e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_CAP_LIST 3 0xfffe103080c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_MSG_CNTL 3 0xfffe103080c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_PBA 3 0xfffe103080c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_TABLE 3 0xfffe103080c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_CAP_LIST 3 0xfffe103080a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_EXT_MSG_DATA 3 0xfffe103080aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_EXT_MSG_DATA_64 3 0xfffe103080ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK 3 0xfffe103080ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK_64 3 0xfffe103080b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDR_HI 3 0xfffe103080a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDR_LO 3 0xfffe103080a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_CNTL 3 0xfffe103080a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA 3 0xfffe103080a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA_64 3 0xfffe103080ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING 3 0xfffe103080b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING_64 3 0xfffe103080b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10308168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10308150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ARI_CAP 3 0xfffe1030832c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ARI_CNTL 3 0xfffe1030832e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10308328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP 3 0xfffe10308066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP_LIST 3 0xfffe10308064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CORR_ERR_MASK 3 0xfffe10308164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CORR_ERR_STATUS 3 0xfffe10308160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG0 3 0xfffe1030816c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG1 3 0xfffe10308170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG2 3 0xfffe10308174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDR_LOG3 3 0xfffe10308178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10308188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030818c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10308190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10308194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10308158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030815c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10308154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10308108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030810c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10308100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10308104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_PROG_INTERFACE 3 0xfffe10308009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_REVISION_ID 3 0xfffe10308008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_ROM_BASE_ADDR 3 0xfffe10308030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF8_0_STATUS 3 0xfffe10308006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_0_SUB_CLASS 3 0xfffe1030800a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_0_VENDOR_ID 3 0xfffe10308000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF8_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF8_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF8_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF8_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_ADAPTER_ID 3 0xfffe1030902c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_1 3 0xfffe10309010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_2 3 0xfffe10309014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_3 3 0xfffe10309018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_4 3 0xfffe1030901c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_5 3 0xfffe10309020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDR_6 3 0xfffe10309024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_CLASS 3 0xfffe1030900b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_BIST 3 0xfffe1030900f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_CACHE_LINE 3 0xfffe1030900c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_CAP_PTR 3 0xfffe10309034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_CARDBUS_CIS_PTR 3 0xfffe10309028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_COMMAND 3 0xfffe10309004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP 3 0xfffe10309068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP2 3 0xfffe10309088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTL 3 0xfffe1030906c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTL2 3 0xfffe1030908c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_ID 3 0xfffe10309002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS 3 0xfffe1030906e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS2 3 0xfffe1030908e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_HEADER 3 0xfffe1030900e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_INTERRUPT_LINE 3 0xfffe1030903c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_INTERRUPT_PIN 3 0xfffe1030903d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_LATENCY 3 0xfffe1030900d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CAP 3 0xfffe10309070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CAP2 3 0xfffe10309090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CNTL 3 0xfffe10309074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_CNTL2 3 0xfffe10309094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_STATUS 3 0xfffe10309076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_LINK_STATUS2 3 0xfffe10309096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MAX_LATENCY 3 0xfffe1030903f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_MIN_GRANT 3 0xfffe1030903e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_CAP_LIST 3 0xfffe103090c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_MSG_CNTL 3 0xfffe103090c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_PBA 3 0xfffe103090c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_TABLE 3 0xfffe103090c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_CAP_LIST 3 0xfffe103090a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_EXT_MSG_DATA 3 0xfffe103090aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_EXT_MSG_DATA_64 3 0xfffe103090ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK 3 0xfffe103090ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK_64 3 0xfffe103090b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDR_HI 3 0xfffe103090a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDR_LO 3 0xfffe103090a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_CNTL 3 0xfffe103090a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA 3 0xfffe103090a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA_64 3 0xfffe103090ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING 3 0xfffe103090b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING_64 3 0xfffe103090b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10309168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10309150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ARI_CAP 3 0xfffe1030932c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ARI_CNTL 3 0xfffe1030932e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10309328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP 3 0xfffe10309066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP_LIST 3 0xfffe10309064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CORR_ERR_MASK 3 0xfffe10309164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CORR_ERR_STATUS 3 0xfffe10309160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG0 3 0xfffe1030916c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG1 3 0xfffe10309170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG2 3 0xfffe10309174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDR_LOG3 3 0xfffe10309178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10309188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1030918c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10309190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10309194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10309158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1030915c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10309154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10309108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1030910c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10309100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10309104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_PROG_INTERFACE 3 0xfffe10309009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_REVISION_ID 3 0xfffe10309008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_ROM_BASE_ADDR 3 0xfffe10309030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF9_0_STATUS 3 0xfffe10309006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_0_SUB_CLASS 3 0xfffe1030900a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_0_VENDOR_ID 3 0xfffe10309000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF0_VF9_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF0_VF9_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF0_VF9_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF0_VF9_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF1_0_ADAPTER_ID 3 0xfffe1020102c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_0_ADAPTER_ID_W 3 0xfffe1020104c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_1 3 0xfffe10201010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_2 3 0xfffe10201014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_3 3 0xfffe10201018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_4 3 0xfffe1020101c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_5 3 0xfffe10201020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDR_6 3 0xfffe10201024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_BASE_CLASS 3 0xfffe1020100b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_0_BIST 3 0xfffe1020100f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF1_0_CACHE_LINE 3 0xfffe1020100c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF1_0_CAP_PTR 3 0xfffe10201034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF1_0_CARDBUS_CIS_PTR 3 0xfffe10201028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF1_0_COMMAND 3 0xfffe10201004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP 3 0xfffe10201068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2 3 0xfffe10201088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL 3 0xfffe1020106c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTL2 3 0xfffe1020108c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_ID 3 0xfffe10201002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS 3 0xfffe1020106e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2 3 0xfffe1020108e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_0_HEADER 3 0xfffe1020100e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF1_0_INTERRUPT_LINE 3 0xfffe1020103c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF1_0_INTERRUPT_PIN 3 0xfffe1020103d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF1_0_LATENCY 3 0xfffe1020100d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP 3 0xfffe10201070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF1_0_LINK_CAP2 3 0xfffe10201090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL 3 0xfffe10201074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF1_0_LINK_CNTL2 3 0xfffe10201094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS 3 0xfffe10201076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_0_LINK_STATUS2 3 0xfffe10201096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF1_0_MAX_LATENCY 3 0xfffe1020103f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF1_0_MIN_GRANT 3 0xfffe1020103e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF1_0_MSIX_CAP_LIST 3 0xfffe102010c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTL 3 0xfffe102010c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF1_0_MSIX_PBA 3 0xfffe102010c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_0_MSIX_TABLE 3 0xfffe102010c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_CAP_LIST 3 0xfffe102010a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA 3 0xfffe102010aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_EXT_MSG_DATA_64 3 0xfffe102010ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK 3 0xfffe102010ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK_64 3 0xfffe102010b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_HI 3 0xfffe102010a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDR_LO 3 0xfffe102010a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTL 3 0xfffe102010a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA 3 0xfffe102010a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64 3 0xfffe102010ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING 3 0xfffe102010b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64 3 0xfffe102010b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP 3 0xfffe102012a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTL 3 0xfffe102012a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_LIST 3 0xfffe102012a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10201168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10201150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CAP 3 0xfffe1020132c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_CNTL 3 0xfffe1020132e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF1_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10201328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CAP 3 0xfffe10201204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR1_CNTL 3 0xfffe10201208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CAP 3 0xfffe1020120c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR2_CNTL 3 0xfffe10201210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CAP 3 0xfffe10201214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR3_CNTL 3 0xfffe10201218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CAP 3 0xfffe1020121c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR4_CNTL 3 0xfffe10201220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CAP 3 0xfffe10201224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR5_CNTL 3 0xfffe10201228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CAP 3 0xfffe1020122c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR6_CNTL 3 0xfffe10201230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAR_ENH_CAP_LIST 3 0xfffe10201200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP 3 0xfffe10201066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP_LIST 3 0xfffe10201064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_MASK 3 0xfffe10201164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_CORR_ERR_STATUS 3 0xfffe10201160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW1 3 0xfffe10201144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_DW2 3 0xfffe10201148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0xfffe10201140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP 3 0xfffe10201254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTL 3 0xfffe1020125e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_LIST 3 0xfffe10201250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_LATENCY_INDICATOR 3 0xfffe10201258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS 3 0xfffe1020125c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0xfffe10201260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0xfffe10201261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0xfffe10201262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0xfffe10201263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0xfffe10201264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0xfffe10201265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0xfffe10201266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0xfffe10201267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG0 3 0xfffe1020116c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG1 3 0xfffe10201170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG2 3 0xfffe10201174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDR_LOG3 3 0xfffe10201178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0xfffe1020127c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0xfffe10201290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0xfffe10201292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0xfffe10201294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0xfffe10201296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0xfffe10201298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0xfffe1020129a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0xfffe1020127e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0xfffe10201280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0xfffe10201282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0xfffe10201284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0xfffe10201286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0xfffe10201288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0xfffe1020128a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0xfffe1020128c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0xfffe1020128e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LANE_ERROR_STATUS 3 0xfffe10201278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LINK_CNTL3 3 0xfffe10201274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LTR_CAP 3 0xfffe10201324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF1_0_PCIE_LTR_ENH_CAP_LIST 3 0xfffe10201320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR0 3 0xfffe102012f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDR1 3 0xfffe102012fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL0 3 0xfffe10201308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_ALL1 3 0xfffe1020130c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0xfffe10201310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0xfffe10201314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CAP 3 0xfffe102012f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CNTL 3 0xfffe102012f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ENH_CAP_LIST 3 0xfffe102012f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV0 3 0xfffe10201300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_RCV1 3 0xfffe10201304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP 3 0xfffe102012d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTL 3 0xfffe102012d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_LIST 3 0xfffe102012d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_CAP 3 0xfffe1020124c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA 3 0xfffe10201248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0xfffe10201244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0xfffe10201240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0xfffe10201270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CAP 3 0xfffe10201334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_CONTROL 3 0xfffe10201338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_ENH_CAP_LIST 3 0xfffe10201330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FIRST_VF_OFFSET 3 0xfffe10201344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_FUNC_DEP_LINK 3 0xfffe10201342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_INITIAL_VFS 3 0xfffe1020133c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_NUM_VFS 3 0xfffe10201340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_STATUS 3 0xfffe1020133a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0xfffe1020134c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0xfffe10201350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_TOTAL_VFS 3 0xfffe1020133e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_0 3 0xfffe10201354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_1 3 0xfffe10201358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_2 3 0xfffe1020135c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_3 3 0xfffe10201360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_4 3 0xfffe10201364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_BASE_ADDR_5 3 0xfffe10201368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_DEVICE_ID 3 0xfffe1020134a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0xfffe1020136c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_SRIOV_VF_STRIDE 3 0xfffe10201346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10201188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1020118c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10201190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10201194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10201158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1020115c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10201154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10201108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1020110c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10201100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10201104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR1_CAP 3 0xfffe102014c4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR1_CNTL 3 0xfffe102014c8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR2_CAP 3 0xfffe102014cc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR2_CNTL 3 0xfffe102014d0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR3_CAP 3 0xfffe102014d4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR3_CNTL 3 0xfffe102014d8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR4_CAP 3 0xfffe102014dc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR4_CNTL 3 0xfffe102014e0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR5_CAP 3 0xfffe102014e4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR5_CNTL 3 0xfffe102014e8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR6_CAP 3 0xfffe102014ec 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR6_CNTL 3 0xfffe102014f0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 3 0xfffe102014c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP 3 0xfffe10201052 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP_LIST 3 0xfffe10201050 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTL 3 0xfffe10201054 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF1_0_PROG_INTERFACE 3 0xfffe10201009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF1_0_REVISION_ID 3 0xfffe10201008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF1_0_ROM_BASE_ADDR 3 0xfffe10201030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF1_0_STATUS 3 0xfffe10201006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF1_0_SUB_CLASS 3 0xfffe1020100a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_0_VENDOR_CAP_LIST 3 0xfffe10201048 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF1_0_VENDOR_ID 3 0xfffe10201000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF1_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF1_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF1_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF1_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF1_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF1_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF1_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF1_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF1_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF1_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF1_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF1_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF1_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF1_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF1_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF1_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF1_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF1_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF1_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF1_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF1_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF1_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF1_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF1_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF1_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgBIF_CFG_DEV0_EPF1_1_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_CAP 3 0x2f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_CAP 3 0x334 4 0 4294967295
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_CONTROL 3 0x338 6 0 4294967295
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_ENH_CAP_LIST 3 0x330 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_FIRST_VF_OFFSET 3 0x344 1 0 4294967295
	SRIOV_FIRST_VF_OFFSET 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_FUNC_DEP_LINK 3 0x342 1 0 4294967295
	SRIOV_FUNC_DEP_LINK 0 7
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_INITIAL_VFS 3 0x33c 1 0 4294967295
	SRIOV_INITIAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_NUM_VFS 3 0x340 1 0 4294967295
	SRIOV_NUM_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_STATUS 3 0x33a 1 0 4294967295
	SRIOV_VF_MIGRATION_STATUS 0 0
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 3 0x34c 1 0 4294967295
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_SYSTEM_PAGE_SIZE 3 0x350 1 0 4294967295
	SRIOV_SYSTEM_PAGE_SIZE 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_TOTAL_VFS 3 0x33e 1 0 4294967295
	SRIOV_TOTAL_VFS 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_0 3 0x354 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_1 3 0x358 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_2 3 0x35c 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_3 3 0x360 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_4 3 0x364 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_BASE_ADDR_5 3 0x368 1 0 4294967295
	VF_BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_DEVICE_ID 3 0x34a 1 0 4294967295
	SRIOV_VF_DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 0x36c 2 0 4294967295
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_SRIOV_VF_STRIDE 3 0x346 1 0 4294967295
	SRIOV_VF_STRIDE 0 15
cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF1_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF1_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR1_CAP 3 0x4c4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR1_CNTL 3 0x4c8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR2_CAP 3 0x4cc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR2_CNTL 3 0x4d0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR3_CAP 3 0x4d4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR3_CNTL 3 0x4d8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR4_CAP 3 0x4dc 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR4_CNTL 3 0x4e0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR5_CAP 3 0x4e4 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR5_CNTL 3 0x4e8 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR6_CAP 3 0x4ec 1 0 4294967295
	VF_BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR6_CNTL 3 0x4f0 4 0 4294967295
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF1_1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 3 0x4c0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF1_1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF1_1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF1_1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF1_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF1_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF1_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF1_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF1_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF1_1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF1_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF2_0_ADAPTER_ID 3 0xfffe1020202c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF2_0_ADAPTER_ID_W 3 0xfffe1020204c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_1 3 0xfffe10202010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_2 3 0xfffe10202014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_3 3 0xfffe10202018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_4 3 0xfffe1020201c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_5 3 0xfffe10202020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_ADDR_6 3 0xfffe10202024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_BASE_CLASS 3 0xfffe1020200b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF2_0_BIST 3 0xfffe1020200f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF2_0_CACHE_LINE 3 0xfffe1020200c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF2_0_CAP_PTR 3 0xfffe10202034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF2_0_CARDBUS_CIS_PTR 3 0xfffe10202028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF2_0_COMMAND 3 0xfffe10202004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF2_0_DBESL_DBESLD 3 0xfffe10202062 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CAP 3 0xfffe10202068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CAP2 3 0xfffe10202088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL 3 0xfffe1020206c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_CNTL2 3 0xfffe1020208c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_ID 3 0xfffe10202002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS 3 0xfffe1020206e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF2_0_DEVICE_STATUS2 3 0xfffe1020208e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF2_0_FLADJ 3 0xfffe10202061 2 0 4294967295
	FLADJ 0 5
	NFC 6 6
cfgBIF_CFG_DEV0_EPF2_0_HEADER 3 0xfffe1020200e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF2_0_INTERRUPT_LINE 3 0xfffe1020203c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF2_0_INTERRUPT_PIN 3 0xfffe1020203d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF2_0_LATENCY 3 0xfffe1020200d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF2_0_LINK_CAP 3 0xfffe10202070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF2_0_LINK_CAP2 3 0xfffe10202090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF2_0_LINK_CNTL 3 0xfffe10202074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF2_0_LINK_CNTL2 3 0xfffe10202094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF2_0_LINK_STATUS 3 0xfffe10202076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF2_0_LINK_STATUS2 3 0xfffe10202096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF2_0_MAX_LATENCY 3 0xfffe1020203f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF2_0_MIN_GRANT 3 0xfffe1020203e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF2_0_MSIX_CAP_LIST 3 0xfffe102020c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_MSIX_MSG_CNTL 3 0xfffe102020c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF2_0_MSIX_PBA 3 0xfffe102020c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF2_0_MSIX_TABLE 3 0xfffe102020c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_CAP_LIST 3 0xfffe102020a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_EXT_MSG_DATA 3 0xfffe102020aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_EXT_MSG_DATA_64 3 0xfffe102020ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_MASK 3 0xfffe102020ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MASK_64 3 0xfffe102020b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_HI 3 0xfffe102020a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_ADDR_LO 3 0xfffe102020a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_CNTL 3 0xfffe102020a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA 3 0xfffe102020a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_MSG_DATA_64 3 0xfffe102020ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF2_0_MSI_PENDING 3 0xfffe102020b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF2_0_MSI_PENDING_64 3 0xfffe102020b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CAP 3 0xfffe102022a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_CNTL 3 0xfffe102022a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ACS_ENH_CAP_LIST 3 0xfffe102022a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10202168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10202150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CAP 3 0xfffe1020232c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_CNTL 3 0xfffe1020232e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF2_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10202328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CAP 3 0xfffe10202204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR1_CNTL 3 0xfffe10202208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CAP 3 0xfffe1020220c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR2_CNTL 3 0xfffe10202210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CAP 3 0xfffe10202214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR3_CNTL 3 0xfffe10202218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CAP 3 0xfffe1020221c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR4_CNTL 3 0xfffe10202220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CAP 3 0xfffe10202224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR5_CNTL 3 0xfffe10202228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CAP 3 0xfffe1020222c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR6_CNTL 3 0xfffe10202230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_BAR_ENH_CAP_LIST 3 0xfffe10202200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CAP 3 0xfffe10202066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CAP_LIST 3 0xfffe10202064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_MASK 3 0xfffe10202164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_CORR_ERR_STATUS 3 0xfffe10202160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CAP 3 0xfffe10202254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_CNTL 3 0xfffe1020225e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_ENH_CAP_LIST 3 0xfffe10202250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_LATENCY_INDICATOR 3 0xfffe10202258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_STATUS 3 0xfffe1020225c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0xfffe10202260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0xfffe10202261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0xfffe10202262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0xfffe10202263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0xfffe10202264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0xfffe10202265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0xfffe10202266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0xfffe10202267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG0 3 0xfffe1020216c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG1 3 0xfffe10202170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG2 3 0xfffe10202174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_HDR_LOG3 3 0xfffe10202178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PASID_CAP 3 0xfffe102022d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PASID_CNTL 3 0xfffe102022d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PASID_ENH_CAP_LIST 3 0xfffe102022d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_CAP 3 0xfffe1020224c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA 3 0xfffe10202248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0xfffe10202244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF2_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0xfffe10202240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10202188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1020218c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10202190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10202194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10202158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1020215c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF2_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10202154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10202108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1020210c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10202100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10202104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF2_0_PMI_CAP 3 0xfffe10202052 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF2_0_PMI_CAP_LIST 3 0xfffe10202050 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_0_PMI_STATUS_CNTL 3 0xfffe10202054 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF2_0_PROG_INTERFACE 3 0xfffe10202009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF2_0_REVISION_ID 3 0xfffe10202008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF2_0_ROM_BASE_ADDR 3 0xfffe10202030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF2_0_SBRN 3 0xfffe10202060 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF2_0_STATUS 3 0xfffe10202006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF2_0_SUB_CLASS 3 0xfffe1020200a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF2_0_VENDOR_CAP_LIST 3 0xfffe10202048 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF2_0_VENDOR_ID 3 0xfffe10202000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF2_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF2_1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF2_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF2_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF2_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF2_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF2_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF2_1_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF2_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF2_1_FLADJ 3 0x61 2 0 4294967295
	FLADJ 0 5
	NFC 6 6
cfgBIF_CFG_DEV0_EPF2_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF2_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF2_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF2_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF2_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF2_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF2_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF2_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF2_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF2_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF2_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF2_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF2_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF2_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF2_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF2_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF2_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF2_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF2_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF2_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF2_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF2_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF2_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF2_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF2_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF2_1_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF2_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF2_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF2_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF2_1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF2_1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF2_1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF2_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF2_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF2_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF2_1_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF2_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF2_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF2_1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF2_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF3_0_ADAPTER_ID 3 0xfffe1020302c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF3_0_ADAPTER_ID_W 3 0xfffe1020304c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_1 3 0xfffe10203010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_2 3 0xfffe10203014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_3 3 0xfffe10203018 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_4 3 0xfffe1020301c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_5 3 0xfffe10203020 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_ADDR_6 3 0xfffe10203024 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_BASE_CLASS 3 0xfffe1020300b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF3_0_BIST 3 0xfffe1020300f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF3_0_CACHE_LINE 3 0xfffe1020300c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF3_0_CAP_PTR 3 0xfffe10203034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF3_0_CARDBUS_CIS_PTR 3 0xfffe10203028 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF3_0_COMMAND 3 0xfffe10203004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF3_0_DBESL_DBESLD 3 0xfffe10203062 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CAP 3 0xfffe10203068 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CAP2 3 0xfffe10203088 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL 3 0xfffe1020306c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_CNTL2 3 0xfffe1020308c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_ID 3 0xfffe10203002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS 3 0xfffe1020306e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF3_0_DEVICE_STATUS2 3 0xfffe1020308e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF3_0_FLADJ 3 0xfffe10203061 2 0 4294967295
	FLADJ 0 5
	NFC 6 6
cfgBIF_CFG_DEV0_EPF3_0_HEADER 3 0xfffe1020300e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF3_0_INTERRUPT_LINE 3 0xfffe1020303c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF3_0_INTERRUPT_PIN 3 0xfffe1020303d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF3_0_LATENCY 3 0xfffe1020300d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF3_0_LINK_CAP 3 0xfffe10203070 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF3_0_LINK_CAP2 3 0xfffe10203090 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF3_0_LINK_CNTL 3 0xfffe10203074 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF3_0_LINK_CNTL2 3 0xfffe10203094 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF3_0_LINK_STATUS 3 0xfffe10203076 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF3_0_LINK_STATUS2 3 0xfffe10203096 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF3_0_MAX_LATENCY 3 0xfffe1020303f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF3_0_MIN_GRANT 3 0xfffe1020303e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF3_0_MSIX_CAP_LIST 3 0xfffe102030c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_MSIX_MSG_CNTL 3 0xfffe102030c2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF3_0_MSIX_PBA 3 0xfffe102030c8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF3_0_MSIX_TABLE 3 0xfffe102030c4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_CAP_LIST 3 0xfffe102030a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_EXT_MSG_DATA 3 0xfffe102030aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_EXT_MSG_DATA_64 3 0xfffe102030ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_MASK 3 0xfffe102030ac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MASK_64 3 0xfffe102030b0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_HI 3 0xfffe102030a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_ADDR_LO 3 0xfffe102030a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_CNTL 3 0xfffe102030a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA 3 0xfffe102030a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_MSG_DATA_64 3 0xfffe102030ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF3_0_MSI_PENDING 3 0xfffe102030b0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF3_0_MSI_PENDING_64 3 0xfffe102030b4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CAP 3 0xfffe102032a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_CNTL 3 0xfffe102032a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ACS_ENH_CAP_LIST 3 0xfffe102032a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10203168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10203150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CAP 3 0xfffe1020332c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_CNTL 3 0xfffe1020332e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF3_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe10203328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CAP 3 0xfffe10203204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR1_CNTL 3 0xfffe10203208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CAP 3 0xfffe1020320c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR2_CNTL 3 0xfffe10203210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CAP 3 0xfffe10203214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR3_CNTL 3 0xfffe10203218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CAP 3 0xfffe1020321c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR4_CNTL 3 0xfffe10203220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CAP 3 0xfffe10203224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR5_CNTL 3 0xfffe10203228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CAP 3 0xfffe1020322c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR6_CNTL 3 0xfffe10203230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_BAR_ENH_CAP_LIST 3 0xfffe10203200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CAP 3 0xfffe10203066 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CAP_LIST 3 0xfffe10203064 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_MASK 3 0xfffe10203164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_CORR_ERR_STATUS 3 0xfffe10203160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CAP 3 0xfffe10203254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_CNTL 3 0xfffe1020325e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_ENH_CAP_LIST 3 0xfffe10203250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_LATENCY_INDICATOR 3 0xfffe10203258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_STATUS 3 0xfffe1020325c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0xfffe10203260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0xfffe10203261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0xfffe10203262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0xfffe10203263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0xfffe10203264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0xfffe10203265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0xfffe10203266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0xfffe10203267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG0 3 0xfffe1020316c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG1 3 0xfffe10203170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG2 3 0xfffe10203174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_HDR_LOG3 3 0xfffe10203178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PASID_CAP 3 0xfffe102032d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PASID_CNTL 3 0xfffe102032d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PASID_ENH_CAP_LIST 3 0xfffe102032d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_CAP 3 0xfffe1020324c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA 3 0xfffe10203248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_DATA_SELECT 3 0xfffe10203244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF3_0_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0xfffe10203240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10203188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1020318c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10203190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10203194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_MASK 3 0xfffe10203158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1020315c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF3_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10203154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10203108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1020310c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10203100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10203104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF3_0_PMI_CAP 3 0xfffe10203052 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF3_0_PMI_CAP_LIST 3 0xfffe10203050 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_0_PMI_STATUS_CNTL 3 0xfffe10203054 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF3_0_PROG_INTERFACE 3 0xfffe10203009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF3_0_REVISION_ID 3 0xfffe10203008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF3_0_ROM_BASE_ADDR 3 0xfffe10203030 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF3_0_SBRN 3 0xfffe10203060 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF3_0_STATUS 3 0xfffe10203006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF3_0_SUB_CLASS 3 0xfffe1020300a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF3_0_VENDOR_CAP_LIST 3 0xfffe10203048 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF3_0_VENDOR_ID 3 0xfffe10203000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_EPF3_1_ADAPTER_ID 3 0x2c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF3_1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_3 3 0x18 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_4 3 0x1c 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_5 3 0x20 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_ADDR_6 3 0x24 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_EPF3_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_EPF3_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_EPF3_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_EPF3_1_CARDBUS_CIS_PTR 3 0x28 1 0 4294967295
	CARDBUS_CIS_PTR 0 31
cfgBIF_CFG_DEV0_EPF3_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_EPF3_1_DBESL_DBESLD 3 0x62 2 0 4294967295
	DBESL 0 3
	DBESLD 4 7
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CAP 3 0x68 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CAP2 3 0x88 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CNTL 3 0x6c 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_CNTL2 3 0x8c 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_STATUS 3 0x6e 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_EPF3_1_DEVICE_STATUS2 3 0x8e 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_EPF3_1_FLADJ 3 0x61 2 0 4294967295
	FLADJ 0 5
	NFC 6 6
cfgBIF_CFG_DEV0_EPF3_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_EPF3_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_EPF3_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_EPF3_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_EPF3_1_LINK_CAP 3 0x70 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_EPF3_1_LINK_CAP2 3 0x90 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_EPF3_1_LINK_CNTL 3 0x74 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_EPF3_1_LINK_CNTL2 3 0x94 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_EPF3_1_LINK_STATUS 3 0x76 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_EPF3_1_LINK_STATUS2 3 0x96 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_EPF3_1_MAX_LATENCY 3 0x3f 1 0 4294967295
	MAX_LAT 0 7
cfgBIF_CFG_DEV0_EPF3_1_MIN_GRANT 3 0x3e 1 0 4294967295
	MIN_GNT 0 7
cfgBIF_CFG_DEV0_EPF3_1_MSIX_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_1_MSIX_MSG_CNTL 3 0xc2 3 0 4294967295
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
cfgBIF_CFG_DEV0_EPF3_1_MSIX_PBA 3 0xc8 2 0 4294967295
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF3_1_MSIX_TABLE 3 0xc4 2 0 4294967295
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
cfgBIF_CFG_DEV0_EPF3_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_EPF3_1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF3_1_MSI_MASK 3 0xac 1 0 4294967295
	MSI_MASK 0 31
cfgBIF_CFG_DEV0_EPF3_1_MSI_MASK_64 3 0xb0 1 0 4294967295
	MSI_MASK_64 0 31
cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_EPF3_1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_EPF3_1_MSI_PENDING 3 0xb0 1 0 4294967295
	MSI_PENDING 0 31
cfgBIF_CFG_DEV0_EPF3_1_MSI_PENDING_64 3 0xb4 1 0 4294967295
	MSI_PENDING_64 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgBIF_CFG_DEV0_EPF3_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR1_CAP 3 0x204 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR1_CNTL 3 0x208 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR2_CAP 3 0x20c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR2_CNTL 3 0x210 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR3_CAP 3 0x214 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR3_CNTL 3 0x218 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR4_CAP 3 0x21c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR4_CNTL 3 0x220 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR5_CAP 3 0x224 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR5_CNTL 3 0x228 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR6_CAP 3 0x22c 1 0 4294967295
	BAR_SIZE_SUPPORTED 4 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR6_CNTL 3 0x230 4 0 4294967295
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_BAR_ENH_CAP_LIST 3 0x200 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_CAP 3 0x66 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_EPF3_1_PCIE_CAP_LIST 3 0x64 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_EPF3_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_CAP 3 0x254 5 0 4294967295
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_CNTL 3 0x25e 1 0 4294967295
	SUBSTATE_CNTL 0 4
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_ENH_CAP_LIST 3 0x250 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_LATENCY_INDICATOR 3 0x258 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_STATUS 3 0x25c 2 0 4294967295
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 3 0x260 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 3 0x261 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 3 0x262 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 3 0x263 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 3 0x264 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 3 0x265 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 3 0x266 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 3 0x267 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PASID_CAP 3 0x2d4 3 0 4294967295
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PASID_CNTL 3 0x2d6 3 0 4294967295
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PASID_ENH_CAP_LIST 3 0x2d0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_CAP 3 0x24c 1 0 4294967295
	SYSTEM_ALLOCATED 0 0
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_DATA 3 0x248 6 0 4294967295
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_DATA_SELECT 3 0x244 1 0 4294967295
	DATA_SELECT 0 7
cfgBIF_CFG_DEV0_EPF3_1_PCIE_PWR_BUDGET_ENH_CAP_LIST 3 0x240 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_EPF3_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_EPF3_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_EPF3_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_EPF3_1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_EPF3_1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_EPF3_1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_EPF3_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_EPF3_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_EPF3_1_ROM_BASE_ADDR 3 0x30 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_EPF3_1_SBRN 3 0x60 1 0 4294967295
	SBRN 0 7
cfgBIF_CFG_DEV0_EPF3_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_EPF3_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_EPF3_1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgBIF_CFG_DEV0_EPF3_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_RC0_BASE_ADDR_1 3 0xfffe10100010 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC0_BASE_ADDR_2 3 0xfffe10100014 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC0_BASE_CLASS 3 0xfffe1010000b 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_RC0_BIST 3 0xfffe1010000f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_RC0_CACHE_LINE 3 0xfffe1010000c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_RC0_CAP_PTR 3 0xfffe10100034 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_RC0_COMMAND 3 0xfffe10100004 11 0 4294967295
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_CAP 3 0xfffe10100404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_RC0_DATA_LINK_FEATURE_STATUS 3 0xfffe10100408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_RC0_DEVICE_CAP 3 0xfffe1010005c 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_RC0_DEVICE_CAP2 3 0xfffe1010007c 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_RC0_DEVICE_CNTL 3 0xfffe10100060 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIF_CFG_DEV0_RC0_DEVICE_CNTL2 3 0xfffe10100080 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_RC0_DEVICE_ID 3 0xfffe10100002 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_RC0_DEVICE_STATUS 3 0xfffe10100062 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_RC0_DEVICE_STATUS2 3 0xfffe10100082 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC0_HEADER 3 0xfffe1010000e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_RC0_INTERRUPT_LINE 3 0xfffe1010003c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_RC0_INTERRUPT_PIN 3 0xfffe1010003d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_RC0_IO_BASE_LIMIT 3 0xfffe1010001c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIF_CFG_DEV0_RC0_IO_BASE_LIMIT_HI 3 0xfffe10100030 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIF_CFG_DEV0_RC0_LANE_0_EQUALIZATION_CNTL_16GT 3 0xfffe10100430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_CNTL 3 0xfffe10100458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_0_MARGINING_LANE_STATUS 3 0xfffe1010045a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_10_EQUALIZATION_CNTL_16GT 3 0xfffe1010043a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_CNTL 3 0xfffe10100480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_10_MARGINING_LANE_STATUS 3 0xfffe10100482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_11_EQUALIZATION_CNTL_16GT 3 0xfffe1010043b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_CNTL 3 0xfffe10100484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_11_MARGINING_LANE_STATUS 3 0xfffe10100486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_12_EQUALIZATION_CNTL_16GT 3 0xfffe1010043c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_CNTL 3 0xfffe10100488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_12_MARGINING_LANE_STATUS 3 0xfffe1010048a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_13_EQUALIZATION_CNTL_16GT 3 0xfffe1010043d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_CNTL 3 0xfffe1010048c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_13_MARGINING_LANE_STATUS 3 0xfffe1010048e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_14_EQUALIZATION_CNTL_16GT 3 0xfffe1010043e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_CNTL 3 0xfffe10100490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_14_MARGINING_LANE_STATUS 3 0xfffe10100492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_15_EQUALIZATION_CNTL_16GT 3 0xfffe1010043f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_CNTL 3 0xfffe10100494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_15_MARGINING_LANE_STATUS 3 0xfffe10100496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_1_EQUALIZATION_CNTL_16GT 3 0xfffe10100431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_CNTL 3 0xfffe1010045c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_1_MARGINING_LANE_STATUS 3 0xfffe1010045e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_2_EQUALIZATION_CNTL_16GT 3 0xfffe10100432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_CNTL 3 0xfffe10100460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_2_MARGINING_LANE_STATUS 3 0xfffe10100462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_3_EQUALIZATION_CNTL_16GT 3 0xfffe10100433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_CNTL 3 0xfffe10100464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_3_MARGINING_LANE_STATUS 3 0xfffe10100466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_4_EQUALIZATION_CNTL_16GT 3 0xfffe10100434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_CNTL 3 0xfffe10100468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_4_MARGINING_LANE_STATUS 3 0xfffe1010046a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_5_EQUALIZATION_CNTL_16GT 3 0xfffe10100435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_CNTL 3 0xfffe1010046c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_5_MARGINING_LANE_STATUS 3 0xfffe1010046e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_6_EQUALIZATION_CNTL_16GT 3 0xfffe10100436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_CNTL 3 0xfffe10100470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_6_MARGINING_LANE_STATUS 3 0xfffe10100472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_7_EQUALIZATION_CNTL_16GT 3 0xfffe10100437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_CNTL 3 0xfffe10100474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_7_MARGINING_LANE_STATUS 3 0xfffe10100476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_8_EQUALIZATION_CNTL_16GT 3 0xfffe10100438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_CNTL 3 0xfffe10100478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_8_MARGINING_LANE_STATUS 3 0xfffe1010047a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LANE_9_EQUALIZATION_CNTL_16GT 3 0xfffe10100439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_CNTL 3 0xfffe1010047c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC0_LANE_9_MARGINING_LANE_STATUS 3 0xfffe1010047e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC0_LATENCY 3 0xfffe1010000d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_RC0_LINK_CAP 3 0xfffe10100064 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_RC0_LINK_CAP2 3 0xfffe10100084 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_RC0_LINK_CAP_16GT 3 0xfffe10100414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC0_LINK_CAP_32GT 3 0xfffe10100504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_RC0_LINK_CNTL 3 0xfffe10100068 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_RC0_LINK_CNTL2 3 0xfffe10100088 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_RC0_LINK_CNTL_16GT 3 0xfffe10100418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC0_LINK_CNTL_32GT 3 0xfffe10100508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_RC0_LINK_STATUS 3 0xfffe1010006a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_RC0_LINK_STATUS2 3 0xfffe1010008a 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_RC0_LINK_STATUS_16GT 3 0xfffe1010041c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_RC0_LINK_STATUS_32GT 3 0xfffe1010050c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_RC0_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0xfffe10100420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC0_MARGINING_PORT_CAP 3 0xfffe10100454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_RC0_MARGINING_PORT_STATUS 3 0xfffe10100456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_RC0_MEM_BASE_LIMIT 3 0xfffe10100020 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC0_MSI_CAP_LIST 3 0xfffe101000a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA 3 0xfffe101000aa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_RC0_MSI_EXT_MSG_DATA_64 3 0xfffe101000ae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_HI 3 0xfffe101000a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_RC0_MSI_MSG_ADDR_LO 3 0xfffe101000a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_RC0_MSI_MSG_CNTL 3 0xfffe101000a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_RC0_MSI_MSG_DATA 3 0xfffe101000a8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_RC0_MSI_MSG_DATA_64 3 0xfffe101000ac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_RC0_PCIE_ACS_CAP 3 0xfffe101002a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_RC0_PCIE_ACS_CNTL 3 0xfffe101002a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_RC0_PCIE_ACS_ENH_CAP_LIST 3 0xfffe101002a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe10100168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_RC0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe10100150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_CAP 3 0xfffe1010005a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_RC0_PCIE_CAP_LIST 3 0xfffe10100058 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_MASK 3 0xfffe10100164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_CORR_ERR_STATUS 3 0xfffe10100160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW1 3 0xfffe10100144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_DW2 3 0xfffe10100148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0xfffe10100140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_DLF_ENH_CAP_LIST 3 0xfffe10100400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG0 3 0xfffe1010016c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG1 3 0xfffe10100170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG2 3 0xfffe10100174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_HDR_LOG3 3 0xfffe10100178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0xfffe1010027c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0xfffe10100290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0xfffe10100292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0xfffe10100294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0xfffe10100296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0xfffe10100298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0xfffe1010029a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0xfffe1010027e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0xfffe10100280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0xfffe10100282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0xfffe10100284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0xfffe10100286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0xfffe10100288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0xfffe1010028a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0xfffe1010028c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0xfffe1010028e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC0_PCIE_LANE_ERROR_STATUS 3 0xfffe10100278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC0_PCIE_LINK_CNTL3 3 0xfffe10100274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_RC0_PCIE_MARGINING_ENH_CAP_LIST 3 0xfffe10100450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_PHY_16GT_ENH_CAP_LIST 3 0xfffe10100410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG1 3 0xfffe10100114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CAP_REG2 3 0xfffe10100118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_CNTL 3 0xfffe1010011c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_RC0_PCIE_PORT_VC_STATUS 3 0xfffe1010011e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_RC0_PCIE_SECONDARY_ENH_CAP_LIST 3 0xfffe10100270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG0 3 0xfffe10100188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG1 3 0xfffe1010018c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG2 3 0xfffe10100190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_TLP_PREFIX_LOG3 3 0xfffe10100194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_MASK 3 0xfffe10100158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe1010015c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_RC0_PCIE_UNCORR_ERR_STATUS 3 0xfffe10100154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CAP 3 0xfffe10100120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_CNTL 3 0xfffe10100124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC0_RESOURCE_STATUS 3 0xfffe1010012a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CAP 3 0xfffe1010012c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_CNTL 3 0xfffe10100130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC0_PCIE_VC1_RESOURCE_STATUS 3 0xfffe10100136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC0_PCIE_VC_ENH_CAP_LIST 3 0xfffe10100110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC1 3 0xfffe10100108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC2 3 0xfffe1010010c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe10100100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe10100104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_RC0_PMI_CAP 3 0xfffe10100052 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_RC0_PMI_CAP_LIST 3 0xfffe10100050 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_PMI_STATUS_CNTL 3 0xfffe10100054 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_RC0_PREF_BASE_LIMIT 3 0xfffe10100024 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC0_PREF_BASE_UPPER 3 0xfffe10100028 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIF_CFG_DEV0_RC0_PREF_LIMIT_UPPER 3 0xfffe1010002c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIF_CFG_DEV0_RC0_PROG_INTERFACE 3 0xfffe10100009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_RC0_REVISION_ID 3 0xfffe10100008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_RC0_ROM_BASE_ADDR 3 0xfffe10100038 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_RC0_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0xfffe10100424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC0_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0xfffe10100428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC0_SECONDARY_STATUS 3 0xfffe1010001e 9 0 4294967295
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC0_SLOT_CAP 3 0xfffe1010006c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIF_CFG_DEV0_RC0_SLOT_CAP2 3 0xfffe1010008c 1 0 4294967295
	INBAND_PD_DISABLE_SUPPORTED 0 0
cfgBIF_CFG_DEV0_RC0_SLOT_CNTL 3 0xfffe10100070 13 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
	INBAND_PD_DISABLE 14 14
cfgBIF_CFG_DEV0_RC0_SLOT_CNTL2 3 0xfffe10100090 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC0_SLOT_STATUS 3 0xfffe10100072 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIF_CFG_DEV0_RC0_SLOT_STATUS2 3 0xfffe10100092 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC0_SSID_CAP 3 0xfffe101000c4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_RC0_SSID_CAP_LIST 3 0xfffe101000c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC0_STATUS 3 0xfffe10100006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC0_SUB_BUS_NUMBER_LATENCY 3 0xfffe10100018 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIF_CFG_DEV0_RC0_SUB_CLASS 3 0xfffe1010000a 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_RC0_VENDOR_ID 3 0xfffe10100000 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CFG_DEV0_RC1_BASE_ADDR_1 3 0x10 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC1_BASE_ADDR_2 3 0x14 1 0 4294967295
	BASE_ADDR 0 31
cfgBIF_CFG_DEV0_RC1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgBIF_CFG_DEV0_RC1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgBIF_CFG_DEV0_RC1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgBIF_CFG_DEV0_RC1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgBIF_CFG_DEV0_RC1_COMMAND 3 0x4 11 0 4294967295
	IOEN_DN 0 0
	MEMEN_DN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgBIF_CFG_DEV0_RC1_DATA_LINK_FEATURE_CAP 3 0x404 2 0 4294967295
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
cfgBIF_CFG_DEV0_RC1_DATA_LINK_FEATURE_STATUS 3 0x408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgBIF_CFG_DEV0_RC1_DEVICE_CAP 3 0x5c 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgBIF_CFG_DEV0_RC1_DEVICE_CAP2 3 0x7c 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_RC1_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgBIF_CFG_DEV0_RC1_DEVICE_CNTL2 3 0x80 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgBIF_CFG_DEV0_RC1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgBIF_CFG_DEV0_RC1_DEVICE_STATUS 3 0x62 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgBIF_CFG_DEV0_RC1_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgBIF_CFG_DEV0_RC1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgBIF_CFG_DEV0_RC1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgBIF_CFG_DEV0_RC1_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgBIF_CFG_DEV0_RC1_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgBIF_CFG_DEV0_RC1_LANE_0_EQUALIZATION_CNTL_16GT 3 0x430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_0_MARGINING_LANE_CNTL 3 0x458 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_0_MARGINING_LANE_STATUS 3 0x45a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_10_EQUALIZATION_CNTL_16GT 3 0x43a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_10_MARGINING_LANE_CNTL 3 0x480 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_10_MARGINING_LANE_STATUS 3 0x482 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_11_EQUALIZATION_CNTL_16GT 3 0x43b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_11_MARGINING_LANE_CNTL 3 0x484 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_11_MARGINING_LANE_STATUS 3 0x486 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_12_EQUALIZATION_CNTL_16GT 3 0x43c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_12_MARGINING_LANE_CNTL 3 0x488 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_12_MARGINING_LANE_STATUS 3 0x48a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_13_EQUALIZATION_CNTL_16GT 3 0x43d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_13_MARGINING_LANE_CNTL 3 0x48c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_13_MARGINING_LANE_STATUS 3 0x48e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_14_EQUALIZATION_CNTL_16GT 3 0x43e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_14_MARGINING_LANE_CNTL 3 0x490 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_14_MARGINING_LANE_STATUS 3 0x492 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_15_EQUALIZATION_CNTL_16GT 3 0x43f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_15_MARGINING_LANE_CNTL 3 0x494 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_15_MARGINING_LANE_STATUS 3 0x496 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_1_EQUALIZATION_CNTL_16GT 3 0x431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_1_MARGINING_LANE_CNTL 3 0x45c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_1_MARGINING_LANE_STATUS 3 0x45e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_2_EQUALIZATION_CNTL_16GT 3 0x432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_2_MARGINING_LANE_CNTL 3 0x460 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_2_MARGINING_LANE_STATUS 3 0x462 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_3_EQUALIZATION_CNTL_16GT 3 0x433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_3_MARGINING_LANE_CNTL 3 0x464 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_3_MARGINING_LANE_STATUS 3 0x466 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_4_EQUALIZATION_CNTL_16GT 3 0x434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_4_MARGINING_LANE_CNTL 3 0x468 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_4_MARGINING_LANE_STATUS 3 0x46a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_5_EQUALIZATION_CNTL_16GT 3 0x435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_5_MARGINING_LANE_CNTL 3 0x46c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_5_MARGINING_LANE_STATUS 3 0x46e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_6_EQUALIZATION_CNTL_16GT 3 0x436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_6_MARGINING_LANE_CNTL 3 0x470 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_6_MARGINING_LANE_STATUS 3 0x472 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_7_EQUALIZATION_CNTL_16GT 3 0x437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_7_MARGINING_LANE_CNTL 3 0x474 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_7_MARGINING_LANE_STATUS 3 0x476 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_8_EQUALIZATION_CNTL_16GT 3 0x438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_8_MARGINING_LANE_CNTL 3 0x478 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_8_MARGINING_LANE_STATUS 3 0x47a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LANE_9_EQUALIZATION_CNTL_16GT 3 0x439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgBIF_CFG_DEV0_RC1_LANE_9_MARGINING_LANE_CNTL 3 0x47c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgBIF_CFG_DEV0_RC1_LANE_9_MARGINING_LANE_STATUS 3 0x47e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgBIF_CFG_DEV0_RC1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgBIF_CFG_DEV0_RC1_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgBIF_CFG_DEV0_RC1_LINK_CAP2 3 0x84 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgBIF_CFG_DEV0_RC1_LINK_CAP_16GT 3 0x414 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC1_LINK_CAP_32GT 3 0x504 6 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgBIF_CFG_DEV0_RC1_LINK_CNTL 3 0x68 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgBIF_CFG_DEV0_RC1_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgBIF_CFG_DEV0_RC1_LINK_CNTL_16GT 3 0x418 1 0 4294967295
	RESERVED 0 31
cfgBIF_CFG_DEV0_RC1_LINK_CNTL_32GT 3 0x508 3 0 4294967295
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
cfgBIF_CFG_DEV0_RC1_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgBIF_CFG_DEV0_RC1_LINK_STATUS2 3 0x8a 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgBIF_CFG_DEV0_RC1_LINK_STATUS_16GT 3 0x41c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgBIF_CFG_DEV0_RC1_LINK_STATUS_32GT 3 0x50c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
cfgBIF_CFG_DEV0_RC1_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0x420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC1_MARGINING_PORT_CAP 3 0x454 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgBIF_CFG_DEV0_RC1_MARGINING_PORT_STATUS 3 0x456 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgBIF_CFG_DEV0_RC1_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC1_MSI_EXT_MSG_DATA 3 0xaa 1 0 4294967295
	MSI_EXT_DATA 0 15
cfgBIF_CFG_DEV0_RC1_MSI_EXT_MSG_DATA_64 3 0xae 1 0 4294967295
	MSI_EXT_DATA_64 0 15
cfgBIF_CFG_DEV0_RC1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgBIF_CFG_DEV0_RC1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgBIF_CFG_DEV0_RC1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgBIF_CFG_DEV0_RC1_MSI_MSG_DATA 3 0xa8 1 0 4294967295
	MSI_DATA 0 15
cfgBIF_CFG_DEV0_RC1_MSI_MSG_DATA_64 3 0xac 1 0 4294967295
	MSI_DATA_64 0 15
cfgBIF_CFG_DEV0_RC1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgBIF_CFG_DEV0_RC1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgBIF_CFG_DEV0_RC1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgBIF_CFG_DEV0_RC1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgBIF_CFG_DEV0_RC1_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgBIF_CFG_DEV0_RC1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgBIF_CFG_DEV0_RC1_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_DLF_ENH_CAP_LIST 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
cfgBIF_CFG_DEV0_RC1_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC1_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgBIF_CFG_DEV0_RC1_PCIE_MARGINING_ENH_CAP_LIST 3 0x450 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_PHY_16GT_ENH_CAP_LIST 3 0x410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgBIF_CFG_DEV0_RC1_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC1_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgBIF_CFG_DEV0_RC1_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgBIF_CFG_DEV0_RC1_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgBIF_CFG_DEV0_RC1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgBIF_CFG_DEV0_RC1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgBIF_CFG_DEV0_RC1_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC1_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC1_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC1_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
cfgBIF_CFG_DEV0_RC1_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgBIF_CFG_DEV0_RC1_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgBIF_CFG_DEV0_RC1_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgBIF_CFG_DEV0_RC1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgBIF_CFG_DEV0_RC1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgBIF_CFG_DEV0_RC1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgBIF_CFG_DEV0_RC1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgBIF_CFG_DEV0_RC1_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgBIF_CFG_DEV0_RC1_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgBIF_CFG_DEV0_RC1_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgBIF_CFG_DEV0_RC1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgBIF_CFG_DEV0_RC1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgBIF_CFG_DEV0_RC1_ROM_BASE_ADDR 3 0x38 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgBIF_CFG_DEV0_RC1_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0x424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC1_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0x428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgBIF_CFG_DEV0_RC1_SECONDARY_STATUS 3 0x1e 9 0 4294967295
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC1_SLOT_CAP 3 0x6c 12 0 4294967295
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
cfgBIF_CFG_DEV0_RC1_SLOT_CAP2 3 0x8c 1 0 4294967295
	INBAND_PD_DISABLE_SUPPORTED 0 0
cfgBIF_CFG_DEV0_RC1_SLOT_CNTL 3 0x70 13 0 4294967295
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
	INBAND_PD_DISABLE 14 14
cfgBIF_CFG_DEV0_RC1_SLOT_CNTL2 3 0x90 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC1_SLOT_STATUS 3 0x72 9 0 4294967295
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
cfgBIF_CFG_DEV0_RC1_SLOT_STATUS2 3 0x92 1 0 4294967295
	RESERVED 0 15
cfgBIF_CFG_DEV0_RC1_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgBIF_CFG_DEV0_RC1_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgBIF_CFG_DEV0_RC1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgBIF_CFG_DEV0_RC1_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgBIF_CFG_DEV0_RC1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgBIF_CFG_DEV0_RC1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgBIF_CLKREQB_PAD_CNTL 3 0x302039ac 1 0 4294967295
	CLKREQB_PAD_CNTL 0 30
cfgBIF_DOORBELL_CNTL 3 0x30203874 9 0 4294967295
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
cfgBIF_DOORBELL_INT_CNTL 3 0x30203878 14 0 4294967295
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
cfgBIF_FB_EN 3 0x30203880 2 0 4294967295
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
cfgBIF_FEATURES_CONTROL_MISC 3 0x3020386c 10 0 4294967295
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
cfgBIF_GFX_SDMA_GPUIOV_CFG_SIZE 3 0x30203994 1 0 4294967295
	GFX_SDMA_GPUIOV_CFG_SIZE 0 3
cfgBIF_INTR_CNTL 3 0x30203884 1 0 4294967295
	RAS_INTR_VEC_SEL 0 0
cfgBIF_MM_INDACCESS_CNTL 3 0x30203818 1 0 4294967295
	MM_INDACCESS_DIS 1 1
cfgBIF_MP1_INTR_CTRL 3 0x30203988 1 0 4294967295
	BACO_EXIT_DONE 0 0
cfgBIF_MST_TRANS_PENDING_VF 3 0x302038a4 1 0 4294967295
	BIF_MST_TRANS_PENDING 0 30
cfgBIF_PERSTB_PAD_CNTL 3 0x302039a0 1 0 4294967295
	PERSTB_PAD_CNTL 0 15
cfgBIF_PWRBRK_PAD_CNTL 3 0x302039b0 1 0 4294967295
	PWRBRK_PAD_CNTL 0 7
cfgBIF_PX_EN_PAD_CNTL 3 0x302039a4 1 0 4294967295
	PX_EN_PAD_CNTL 0 11
cfgBIF_RB_BASE 3 0x30203940 1 0 4294967295
	ADDR 0 31
cfgBIF_RB_CNTL 3 0x3020393c 9 0 4294967295
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
cfgBIF_RB_RPTR 3 0x30203944 1 0 4294967295
	OFFSET 2 17
cfgBIF_RB_WPTR 3 0x30203948 2 0 4294967295
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
cfgBIF_RB_WPTR_ADDR_HI 3 0x3020394c 1 0 4294967295
	ADDR 0 7
cfgBIF_RB_WPTR_ADDR_LO 3 0x30203950 1 0 4294967295
	ADDR 2 31
cfgBIF_REFPADKIN_PAD_CNTL 3 0x302039a8 1 0 4294967295
	REFPADKIN_PAD_CNTL 0 7
cfgBIF_RLC_INTR_CNTL 3 0x30200180 0 0 4294967295
cfgBIF_SCRATCH0 3 0x30203820 1 0 4294967295
	BIF_SCRATCH0 0 31
cfgBIF_SCRATCH1 3 0x30203824 1 0 4294967295
	BIF_SCRATCH1 0 31
cfgBIF_SLV_TRANS_PENDING_VF 3 0x302038a8 1 0 4294967295
	BIF_SLV_TRANS_PENDING 0 30
cfgBIF_UVD_INTR_CNTL 3 0x30200188 0 0 4294967295
cfgBIF_VAUX_PRESENT_PAD_CNTL 3 0x302039b8 6 0 4294967295
	GPIO_IPD 0 0
	GPIO_IPU 1 1
	GPIO_IRXEN 2 2
	GPIO_IRXSEL0 3 3
	GPIO_IRXSEL1 4 4
	GPIO_ITXIMPSEL 5 5
cfgBIF_VCE_INTR_CNTL 3 0x30200184 0 0 4294967295
cfgBIF_WAKEB_PAD_CNTL 3 0x302039b4 8 0 4294967295
	GPIO33_ITXIMPSEL 0 0
	GPIO33_ICTFEN 1 1
	GPIO33_IPD 2 2
	GPIO33_IPU 3 3
	GPIO33_IRXEN 4 4
	GPIO33_IRXSEL0 5 5
	GPIO33_IRXSEL1 6 6
	GPIO33_RESERVED 7 7
cfgBIOS_SCRATCH_0 3 0x30200130 1 0 4294967295
	BIOS_SCRATCH_0 0 31
cfgBIOS_SCRATCH_1 3 0x30200134 1 0 4294967295
	BIOS_SCRATCH_1 0 31
cfgBIOS_SCRATCH_10 3 0x30200158 1 0 4294967295
	BIOS_SCRATCH_10 0 31
cfgBIOS_SCRATCH_11 3 0x3020015c 1 0 4294967295
	BIOS_SCRATCH_11 0 31
cfgBIOS_SCRATCH_12 3 0x30200160 1 0 4294967295
	BIOS_SCRATCH_12 0 31
cfgBIOS_SCRATCH_13 3 0x30200164 1 0 4294967295
	BIOS_SCRATCH_13 0 31
cfgBIOS_SCRATCH_14 3 0x30200168 1 0 4294967295
	BIOS_SCRATCH_14 0 31
cfgBIOS_SCRATCH_15 3 0x3020016c 1 0 4294967295
	BIOS_SCRATCH_15 0 31
cfgBIOS_SCRATCH_2 3 0x30200138 1 0 4294967295
	BIOS_SCRATCH_2 0 31
cfgBIOS_SCRATCH_3 3 0x3020013c 1 0 4294967295
	BIOS_SCRATCH_3 0 31
cfgBIOS_SCRATCH_4 3 0x30200140 1 0 4294967295
	BIOS_SCRATCH_4 0 31
cfgBIOS_SCRATCH_5 3 0x30200144 1 0 4294967295
	BIOS_SCRATCH_5 0 31
cfgBIOS_SCRATCH_6 3 0x30200148 1 0 4294967295
	BIOS_SCRATCH_6 0 31
cfgBIOS_SCRATCH_7 3 0x3020014c 1 0 4294967295
	BIOS_SCRATCH_7 0 31
cfgBIOS_SCRATCH_8 3 0x30200150 1 0 4294967295
	BIOS_SCRATCH_8 0 31
cfgBIOS_SCRATCH_9 3 0x30200154 1 0 4294967295
	BIOS_SCRATCH_9 0 31
cfgBUS_CNTL 3 0x3020381c 15 0 4294967295
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
cfgBX_RESET_CNTL 3 0x30203840 1 0 4294967295
	LINK_TRAIN_EN 0 0
cfgBX_RESET_EN 3 0x30203834 1 0 4294967295
	RESET_ON_VFENABLE_LOW_EN 16 16
cfgCC_BIF_BX_PINSTRAP0 3 0x30203810 0 0 4294967295
cfgCC_BIF_BX_STRAP0 3 0x30203808 1 0 4294967295
	STRAP_RESERVED 25 31
cfgCLKREQB_PAD_CNTL 3 0x30203860 13 0 4294967295
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
cfgDN_PCIE_BUS_CNTL 3 0x30203618 2 0 4294967295
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
cfgDN_PCIE_CFG_CNTL 3 0x3020361c 5 0 4294967295
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
cfgDN_PCIE_CNTL 3 0x3020360c 3 0 4294967295
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
cfgDN_PCIE_CONFIG_CNTL 3 0x30203610 1 0 4294967295
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
cfgDN_PCIE_RESERVED 3 0x30203600 1 0 4294967295
	PCIE_RESERVED 0 31
cfgDN_PCIE_RX_CNTL2 3 0x30203614 1 0 4294967295
	FLR_EXTEND_MODE 28 30
cfgDN_PCIE_SCRATCH 3 0x30203604 1 0 4294967295
	PCIE_SCRATCH 0 31
cfgDN_PCIE_STRAP_F0 3 0x30203620 3 0 4294967295
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
cfgDN_PCIE_STRAP_MISC 3 0x30203624 2 0 4294967295
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
cfgDN_PCIE_STRAP_MISC2 3 0x30203628 1 0 4294967295
	STRAP_MSTCPL_TIMEOUT_EN 2 2
cfgDRIVER_SCRATCH_0 3 0x30200250 1 0 4294967295
	DRIVER_SCRATCH_0 0 31
cfgDRIVER_SCRATCH_1 3 0x30200254 1 0 4294967295
	DRIVER_SCRATCH_1 0 31
cfgDRIVER_SCRATCH_10 3 0x30200278 1 0 4294967295
	DRIVER_SCRATCH_10 0 31
cfgDRIVER_SCRATCH_11 3 0x3020027c 1 0 4294967295
	DRIVER_SCRATCH_11 0 31
cfgDRIVER_SCRATCH_12 3 0x30200280 1 0 4294967295
	DRIVER_SCRATCH_12 0 31
cfgDRIVER_SCRATCH_13 3 0x30200284 1 0 4294967295
	DRIVER_SCRATCH_13 0 31
cfgDRIVER_SCRATCH_14 3 0x30200288 1 0 4294967295
	DRIVER_SCRATCH_14 0 31
cfgDRIVER_SCRATCH_15 3 0x3020028c 1 0 4294967295
	DRIVER_SCRATCH_15 0 31
cfgDRIVER_SCRATCH_2 3 0x30200258 1 0 4294967295
	DRIVER_SCRATCH_2 0 31
cfgDRIVER_SCRATCH_3 3 0x3020025c 1 0 4294967295
	DRIVER_SCRATCH_3 0 31
cfgDRIVER_SCRATCH_4 3 0x30200260 1 0 4294967295
	DRIVER_SCRATCH_4 0 31
cfgDRIVER_SCRATCH_5 3 0x30200264 1 0 4294967295
	DRIVER_SCRATCH_5 0 31
cfgDRIVER_SCRATCH_6 3 0x30200268 1 0 4294967295
	DRIVER_SCRATCH_6 0 31
cfgDRIVER_SCRATCH_7 3 0x3020026c 1 0 4294967295
	DRIVER_SCRATCH_7 0 31
cfgDRIVER_SCRATCH_8 3 0x30200270 1 0 4294967295
	DRIVER_SCRATCH_8 0 31
cfgDRIVER_SCRATCH_9 3 0x30200274 1 0 4294967295
	DRIVER_SCRATCH_9 0 31
cfgEP_PCIEP_RESERVED 3 0x302035cc 1 0 4294967295
	PCIEP_RESERVED 0 31
cfgEP_PCIE_BUS_CNTL 3 0x30203598 1 0 4294967295
	IMMEDIATE_PMI_DIS 7 7
cfgEP_PCIE_CFG_CNTL 3 0x3020359c 5 0 4294967295
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
cfgEP_PCIE_CNTL 3 0x30203588 3 0 4294967295
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
cfgEP_PCIE_ERR_CNTL 3 0x302035dc 12 0 4294967295
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
cfgEP_PCIE_F0_DPA_CAP 3 0x302035bc 4 0 4294967295
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
cfgEP_PCIE_F0_DPA_CNTL 3 0x302035c1 2 0 4294967295
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
cfgEP_PCIE_F0_DPA_LATENCY_INDICATOR 3 0x302035c0 1 0 4294967295
	TRANS_LAT_INDICATOR_BITS 0 7
cfgEP_PCIE_INT_CNTL 3 0x3020358c 6 0 4294967295
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
cfgEP_PCIE_INT_STATUS 3 0x30203590 7 0 4294967295
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
cfgEP_PCIE_LC_SPEED_CNTL 3 0x302035e4 4 0 4294967295
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
cfgEP_PCIE_PME_CONTROL 3 0x302035cb 1 0 4294967295
	PME_SERVICE_TIMER 0 4
cfgEP_PCIE_RX_CNTL 3 0x302035e0 8 0 4294967295
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
cfgEP_PCIE_RX_CNTL2 3 0x30203594 1 0 4294967295
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
cfgEP_PCIE_SCRATCH 3 0x30203580 1 0 4294967295
	PCIE_SCRATCH 0 31
cfgEP_PCIE_STRAP_MISC 3 0x302035b0 1 0 4294967295
	STRAP_MST_ADR64_EN 29 29
cfgEP_PCIE_STRAP_MISC2 3 0x302035b4 1 0 4294967295
	STRAP_TPH_SUPPORTED 4 4
cfgEP_PCIE_TX_CNTL 3 0x302035d4 5 0 4294967295
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
cfgEP_PCIE_TX_LTR_CNTL 3 0x302035a4 10 0 4294967295
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
cfgEP_PCIE_TX_REQUESTER_ID 3 0x302035d8 3 0 4294967295
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
cfgFW_SCRATCH_0 3 0x30200290 1 0 4294967295
	FW_SCRATCH_0 0 31
cfgFW_SCRATCH_1 3 0x30200294 1 0 4294967295
	FW_SCRATCH_1 0 31
cfgFW_SCRATCH_10 3 0x302002b8 1 0 4294967295
	FW_SCRATCH_10 0 31
cfgFW_SCRATCH_11 3 0x302002bc 1 0 4294967295
	FW_SCRATCH_11 0 31
cfgFW_SCRATCH_12 3 0x302002c0 1 0 4294967295
	FW_SCRATCH_12 0 31
cfgFW_SCRATCH_13 3 0x302002c4 1 0 4294967295
	FW_SCRATCH_13 0 31
cfgFW_SCRATCH_14 3 0x302002c8 1 0 4294967295
	FW_SCRATCH_14 0 31
cfgFW_SCRATCH_15 3 0x302002cc 1 0 4294967295
	FW_SCRATCH_15 0 31
cfgFW_SCRATCH_2 3 0x30200298 1 0 4294967295
	FW_SCRATCH_2 0 31
cfgFW_SCRATCH_3 3 0x3020029c 1 0 4294967295
	FW_SCRATCH_3 0 31
cfgFW_SCRATCH_4 3 0x302002a0 1 0 4294967295
	FW_SCRATCH_4 0 31
cfgFW_SCRATCH_5 3 0x302002a4 1 0 4294967295
	FW_SCRATCH_5 0 31
cfgFW_SCRATCH_6 3 0x302002a8 1 0 4294967295
	FW_SCRATCH_6 0 31
cfgFW_SCRATCH_7 3 0x302002ac 1 0 4294967295
	FW_SCRATCH_7 0 31
cfgFW_SCRATCH_8 3 0x302002b0 1 0 4294967295
	FW_SCRATCH_8 0 31
cfgFW_SCRATCH_9 3 0x302002b4 1 0 4294967295
	FW_SCRATCH_9 0 31
cfgGFX_MMIOREG_CAM_ADDR0 3 0x30200200 1 0 4294967295
	CAM_ADDR0 0 19
cfgGFX_MMIOREG_CAM_ADDR1 3 0x30200208 1 0 4294967295
	CAM_ADDR1 0 19
cfgGFX_MMIOREG_CAM_ADDR2 3 0x30200210 1 0 4294967295
	CAM_ADDR2 0 19
cfgGFX_MMIOREG_CAM_ADDR3 3 0x30200218 1 0 4294967295
	CAM_ADDR3 0 19
cfgGFX_MMIOREG_CAM_ADDR4 3 0x30200220 1 0 4294967295
	CAM_ADDR4 0 19
cfgGFX_MMIOREG_CAM_ADDR5 3 0x30200228 1 0 4294967295
	CAM_ADDR5 0 19
cfgGFX_MMIOREG_CAM_ADDR6 3 0x30200230 1 0 4294967295
	CAM_ADDR6 0 19
cfgGFX_MMIOREG_CAM_ADDR7 3 0x30200238 1 0 4294967295
	CAM_ADDR7 0 19
cfgGFX_MMIOREG_CAM_CNTL 3 0x30200240 1 0 4294967295
	CAM_ENABLE 0 7
cfgGFX_MMIOREG_CAM_ONE_CPL 3 0x30200248 1 0 4294967295
	CAM_ONE_CPL 0 31
cfgGFX_MMIOREG_CAM_PROGRAMMABLE_CPL 3 0x3020024c 1 0 4294967295
	CAM_PROGRAMMABLE_CPL 0 31
cfgGFX_MMIOREG_CAM_REMAP_ADDR0 3 0x30200204 1 0 4294967295
	CAM_REMAP_ADDR0 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR1 3 0x3020020c 1 0 4294967295
	CAM_REMAP_ADDR1 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR2 3 0x30200214 1 0 4294967295
	CAM_REMAP_ADDR2 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR3 3 0x3020021c 1 0 4294967295
	CAM_REMAP_ADDR3 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR4 3 0x30200224 1 0 4294967295
	CAM_REMAP_ADDR4 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR5 3 0x3020022c 1 0 4294967295
	CAM_REMAP_ADDR5 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR6 3 0x30200234 1 0 4294967295
	CAM_REMAP_ADDR6 0 19
cfgGFX_MMIOREG_CAM_REMAP_ADDR7 3 0x3020023c 1 0 4294967295
	CAM_REMAP_ADDR7 0 19
cfgGFX_MMIOREG_CAM_ZERO_CPL 3 0x30200244 1 0 4294967295
	CAM_ZERO_CPL 0 31
cfgHDP_ATOMIC_CONTROL_MISC 3 0x30203870 1 0 4294967295
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
cfgINTERRUPT_CNTL 3 0x30203844 9 0 4294967295
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
cfgINTERRUPT_CNTL2 3 0x30203848 1 0 4294967295
	IH_DUMMY_RD_ADDR 0 31
cfgLTR_MSG_INFO_FROM_EP 3 0x30203644 1 0 4294967295
	LTR_MSG_INFO_FROM_EP 0 31
cfgMAILBOX_INDEX 3 0x30203954 1 0 4294967295
	MAILBOX_INDEX 0 4
cfgMEM_TYPE_CNTL 3 0x302038c4 1 0 4294967295
	BF_MEM_PHY_G5_G3 0 0
cfgMM_CFGREGS_CNTL 3 0x30203838 3 0 4294967295
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
cfgNBIF_GFX_ADDR_LUT_0 3 0x302038d0 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_1 3 0x302038d4 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_10 3 0x302038f8 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_11 3 0x302038fc 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_12 3 0x30203900 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_13 3 0x30203904 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_14 3 0x30203908 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_15 3 0x3020390c 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_2 3 0x302038d8 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_3 3 0x302038dc 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_4 3 0x302038e0 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_5 3 0x302038e4 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_6 3 0x302038e8 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_7 3 0x302038ec 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_8 3 0x302038f0 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_9 3 0x302038f4 1 0 4294967295
	ADDR 0 23
cfgNBIF_GFX_ADDR_LUT_CNTL 3 0x302038cc 3 0 4294967295
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
cfgNGDC_MGCG_CTRL 3 0x30203ba8 7 0 4294967295
	NGDC_MGCG_EN 0 0
	NGDC_MGCG_MODE 1 1
	NGDC_MGCG_HYSTERESIS 2 9
	NGDC_MGCG_HST_DIS 10 10
	NGDC_MGCG_DMA_DIS 11 11
	NGDC_MGCG_REG_DIS 12 12
	NGDC_MGCG_AER_DIS 13 13
cfgNGDC_PGMST_CTRL 3 0x30203c64 4 0 4294967295
	NGDC_CFG_PG_HYSTERESIS 0 7
	NGDC_CFG_PG_EN 8 8
	NGDC_CFG_IDLENESS_COUNT_EN 10 13
	NGDC_CFG_FW_PG_EXIT_EN 14 15
cfgNGDC_PGSLV_CTRL 3 0x30203c68 3 0 4294967295
	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS 10 14
cfgNGDC_PG_MISC_CTRL 3 0x30203c60 6 0 4294967295
	NGDC_PG_ENDP_D3_ONLY 10 10
	NGDC_PG_CLK_PERM1 13 13
	NGDC_PG_DS_ALLOW_DIS 14 14
	NGDC_PG_CLK_PERM2 16 16
	NGDC_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NGDC_CFG_PG_EXIT_OVERRIDE 31 31
cfgNGDC_RESERVED_0 3 0x30203bac 1 0 4294967295
	RESERVED 0 31
cfgNGDC_RESERVED_1 3 0x30203bb0 1 0 4294967295
	RESERVED 0 31
cfgPCIEP_STRAP_MISC 3 0x30203640 1 0 4294967295
	STRAP_MULTI_FUNC_EN 10 10
cfgPCIE_DATA 3 0x30200034 1 0 4294967295
	PCIE_DATA 0 31
cfgPCIE_DATA2 3 0x3020003c 1 0 4294967295
	PCIE_DATA2 0 31
cfgPCIE_ERR_CNTL 3 0x30203630 7 0 4294967295
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 3 0x302035c3 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 3 0x302035c4 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 3 0x302035c5 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 3 0x302035c6 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 3 0x302035c7 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 3 0x302035c8 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 3 0x302035c9 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 3 0x302035ca 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 3 0x302035a8 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 3 0x302035a9 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 3 0x302035aa 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 3 0x302035ab 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 3 0x302035ac 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 3 0x302035ad 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 3 0x302035ae 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 3 0x302035af 1 0 4294967295
	SUBSTATE_PWR_ALLOC 0 7
cfgPCIE_INDEX 3 0x30200030 1 0 4294967295
	PCIE_INDEX 0 31
cfgPCIE_INDEX2 3 0x30200038 1 0 4294967295
	PCIE_INDEX2 0 31
cfgPCIE_INDEX2_HI 3 0x30200044 1 0 4294967295
	PCIE_INDEX2_HI 0 7
cfgPCIE_INDEX_HI 3 0x30200040 1 0 4294967295
	PCIE_INDEX_HI 0 7
cfgPCIE_LC_CNTL2 3 0x3020363c 2 0 4294967295
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
cfgPCIE_LC_SPEED_CNTL 3 0x30203638 4 0 4294967295
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
cfgPCIE_RX_CNTL 3 0x30203634 5 0 4294967295
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
cfgPSWUSCFG0_0_ADAPTER_ID_W 3 0xfffe0000004c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgPSWUSCFG0_0_BASE_CLASS 3 0xfffe0000000b 1 0 4294967295
	BASE_CLASS 0 7
cfgPSWUSCFG0_0_BIST 3 0xfffe0000000f 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgPSWUSCFG0_0_CACHE_LINE 3 0xfffe0000000c 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgPSWUSCFG0_0_CAP_PTR 3 0xfffe00000034 1 0 4294967295
	CAP_PTR 0 7
cfgPSWUSCFG0_0_COMMAND 3 0xfffe00000004 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgPSWUSCFG0_0_DATA_LINK_FEATURE_CAP 3 0xfffe00000404 3 0 4294967295
	LOCAL_DLF_SCALED_FLOW_CONTROL_SUPPORTED 0 0
	LOCAL_DLF_SUPPORTED_22_1 1 22
	DLF_EXCHANGE_ENABLE 31 31
cfgPSWUSCFG0_0_DATA_LINK_FEATURE_STATUS 3 0xfffe00000408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgPSWUSCFG0_0_DEVICE_CAP 3 0xfffe0000005c 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgPSWUSCFG0_0_DEVICE_CAP2 3 0xfffe0000007c 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgPSWUSCFG0_0_DEVICE_CNTL 3 0xfffe00000060 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgPSWUSCFG0_0_DEVICE_CNTL2 3 0xfffe00000080 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgPSWUSCFG0_0_DEVICE_ID 3 0xfffe00000002 1 0 4294967295
	DEVICE_ID 0 15
cfgPSWUSCFG0_0_DEVICE_STATUS 3 0xfffe00000062 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgPSWUSCFG0_0_DEVICE_STATUS2 3 0xfffe00000082 1 0 4294967295
	RESERVED 0 15
cfgPSWUSCFG0_0_HEADER 3 0xfffe0000000e 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgPSWUSCFG0_0_INTERRUPT_LINE 3 0xfffe0000003c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgPSWUSCFG0_0_INTERRUPT_PIN 3 0xfffe0000003d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgPSWUSCFG0_0_IO_BASE_LIMIT 3 0xfffe0000001c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgPSWUSCFG0_0_IO_BASE_LIMIT_HI 3 0xfffe00000030 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgPSWUSCFG0_0_LANE_0_EQUALIZATION_CNTL_16GT 3 0xfffe00000430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_0_MARGINING_LANE_CNTL 3 0xfffe00000448 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_0_MARGINING_LANE_STATUS 3 0xfffe0000044a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_10_EQUALIZATION_CNTL_16GT 3 0xfffe0000043a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_10_MARGINING_LANE_CNTL 3 0xfffe00000470 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_10_MARGINING_LANE_STATUS 3 0xfffe00000472 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_11_EQUALIZATION_CNTL_16GT 3 0xfffe0000043b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_11_MARGINING_LANE_CNTL 3 0xfffe00000474 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_11_MARGINING_LANE_STATUS 3 0xfffe00000476 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_12_EQUALIZATION_CNTL_16GT 3 0xfffe0000043c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_12_MARGINING_LANE_CNTL 3 0xfffe00000478 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_12_MARGINING_LANE_STATUS 3 0xfffe0000047a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_13_EQUALIZATION_CNTL_16GT 3 0xfffe0000043d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_13_MARGINING_LANE_CNTL 3 0xfffe0000047c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_13_MARGINING_LANE_STATUS 3 0xfffe0000047e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_14_EQUALIZATION_CNTL_16GT 3 0xfffe0000043e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_14_MARGINING_LANE_CNTL 3 0xfffe00000480 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_14_MARGINING_LANE_STATUS 3 0xfffe00000482 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_15_EQUALIZATION_CNTL_16GT 3 0xfffe0000043f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_15_MARGINING_LANE_CNTL 3 0xfffe00000484 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_15_MARGINING_LANE_STATUS 3 0xfffe00000486 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_1_EQUALIZATION_CNTL_16GT 3 0xfffe00000431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_1_MARGINING_LANE_CNTL 3 0xfffe0000044c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_1_MARGINING_LANE_STATUS 3 0xfffe0000044e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_2_EQUALIZATION_CNTL_16GT 3 0xfffe00000432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_2_MARGINING_LANE_CNTL 3 0xfffe00000450 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_2_MARGINING_LANE_STATUS 3 0xfffe00000452 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_3_EQUALIZATION_CNTL_16GT 3 0xfffe00000433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_3_MARGINING_LANE_CNTL 3 0xfffe00000454 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_3_MARGINING_LANE_STATUS 3 0xfffe00000456 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_4_EQUALIZATION_CNTL_16GT 3 0xfffe00000434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_4_MARGINING_LANE_CNTL 3 0xfffe00000458 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_4_MARGINING_LANE_STATUS 3 0xfffe0000045a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_5_EQUALIZATION_CNTL_16GT 3 0xfffe00000435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_5_MARGINING_LANE_CNTL 3 0xfffe0000045c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_5_MARGINING_LANE_STATUS 3 0xfffe0000045e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_6_EQUALIZATION_CNTL_16GT 3 0xfffe00000436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_6_MARGINING_LANE_CNTL 3 0xfffe00000460 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_6_MARGINING_LANE_STATUS 3 0xfffe00000462 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_7_EQUALIZATION_CNTL_16GT 3 0xfffe00000437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_7_MARGINING_LANE_CNTL 3 0xfffe00000464 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_7_MARGINING_LANE_STATUS 3 0xfffe00000466 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_8_EQUALIZATION_CNTL_16GT 3 0xfffe00000438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_8_MARGINING_LANE_CNTL 3 0xfffe00000468 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_8_MARGINING_LANE_STATUS 3 0xfffe0000046a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LANE_9_EQUALIZATION_CNTL_16GT 3 0xfffe00000439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_0_LANE_9_MARGINING_LANE_CNTL 3 0xfffe0000046c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_0_LANE_9_MARGINING_LANE_STATUS 3 0xfffe0000046e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_0_LATENCY 3 0xfffe0000000d 1 0 4294967295
	LATENCY_TIMER 0 7
cfgPSWUSCFG0_0_LINK_CAP 3 0xfffe00000064 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgPSWUSCFG0_0_LINK_CAP2 3 0xfffe00000084 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgPSWUSCFG0_0_LINK_CAP_16GT 3 0xfffe00000414 1 0 4294967295
	RESERVED 0 31
cfgPSWUSCFG0_0_LINK_CAP_32GT 3 0xfffe00000504 6 0 4294967295
	EQUALIZATION_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQUALIZATION_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE_0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE_1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE_2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgPSWUSCFG0_0_LINK_CNTL 3 0xfffe00000068 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgPSWUSCFG0_0_LINK_CNTL2 3 0xfffe00000088 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgPSWUSCFG0_0_LINK_CNTL_16GT 3 0xfffe00000418 1 0 4294967295
	RESERVED 0 31
cfgPSWUSCFG0_0_LINK_CNTL_32GT 3 0xfffe00000508 3 0 4294967295
	EQUALIZATION_BYPASS_TO_HIGHEST_RATE_DISABLE 0 0
	NO_EQUALIZATION_NEEDED_DISABLE 1 1
	MODIFIED_TS_USAGE_MODE_SELECTED 8 10
cfgPSWUSCFG0_0_LINK_STATUS 3 0xfffe0000006a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgPSWUSCFG0_0_LINK_STATUS2 3 0xfffe0000008a 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgPSWUSCFG0_0_LINK_STATUS_16GT 3 0xfffe0000041c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgPSWUSCFG0_0_LINK_STATUS_32GT 3 0xfffe0000050c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOUR_CONTROL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQUALIZATION_NEEDED_RECEIVED 10 10
cfgPSWUSCFG0_0_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0xfffe00000420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgPSWUSCFG0_0_MARGINING_PORT_CAP 3 0xfffe00000444 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgPSWUSCFG0_0_MARGINING_PORT_STATUS 3 0xfffe00000446 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgPSWUSCFG0_0_MEM_BASE_LIMIT 3 0xfffe00000020 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgPSWUSCFG0_0_MSI_CAP_LIST 3 0xfffe000000a0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_0_MSI_MSG_ADDR_HI 3 0xfffe000000a8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgPSWUSCFG0_0_MSI_MSG_ADDR_LO 3 0xfffe000000a4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgPSWUSCFG0_0_MSI_MSG_CNTL 3 0xfffe000000a2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgPSWUSCFG0_0_MSI_MSG_DATA 3 0xfffe000000a8 2 0 4294967295
	MSI_DATA 0 15
	MSI_EXT_DATA 16 31
cfgPSWUSCFG0_0_MSI_MSG_DATA_64 3 0xfffe000000ac 2 0 4294967295
	MSI_DATA_64 0 15
	MSI_EXT_DATA_64 16 31
cfgPSWUSCFG0_0_PCIE_ACS_CAP 3 0xfffe000002a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgPSWUSCFG0_0_PCIE_ACS_CNTL 3 0xfffe000002a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgPSWUSCFG0_0_PCIE_ACS_ENH_CAP_LIST 3 0xfffe000002a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_ADV_ERR_CAP_CNTL 3 0xfffe00000168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgPSWUSCFG0_0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0xfffe00000150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_ARI_CAP 3 0xfffe0000032c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgPSWUSCFG0_0_PCIE_ARI_CNTL 3 0xfffe0000032e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgPSWUSCFG0_0_PCIE_ARI_ENH_CAP_LIST 3 0xfffe00000328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_CAP 3 0xfffe0000005a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgPSWUSCFG0_0_PCIE_CAP_LIST 3 0xfffe00000058 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_0_PCIE_CORR_ERR_MASK 3 0xfffe00000164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgPSWUSCFG0_0_PCIE_CORR_ERR_STATUS 3 0xfffe00000160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgPSWUSCFG0_0_PCIE_DEV_SERIAL_NUM_DW1 3 0xfffe00000144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgPSWUSCFG0_0_PCIE_DEV_SERIAL_NUM_DW2 3 0xfffe00000148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgPSWUSCFG0_0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0xfffe00000140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_DLF_ENH_CAP_LIST 3 0xfffe00000400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_HDR_LOG0 3 0xfffe0000016c 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_0_PCIE_HDR_LOG1 3 0xfffe00000170 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_0_PCIE_HDR_LOG2 3 0xfffe00000174 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_0_PCIE_HDR_LOG3 3 0xfffe00000178 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_0_PCIE_LANE_0_EQUALIZATION_CNTL 3 0xfffe0000027c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_10_EQUALIZATION_CNTL 3 0xfffe00000290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_11_EQUALIZATION_CNTL 3 0xfffe00000292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_12_EQUALIZATION_CNTL 3 0xfffe00000294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_13_EQUALIZATION_CNTL 3 0xfffe00000296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_14_EQUALIZATION_CNTL 3 0xfffe00000298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_15_EQUALIZATION_CNTL 3 0xfffe0000029a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_1_EQUALIZATION_CNTL 3 0xfffe0000027e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_2_EQUALIZATION_CNTL 3 0xfffe00000280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_3_EQUALIZATION_CNTL 3 0xfffe00000282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_4_EQUALIZATION_CNTL 3 0xfffe00000284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_5_EQUALIZATION_CNTL 3 0xfffe00000286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_6_EQUALIZATION_CNTL 3 0xfffe00000288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_7_EQUALIZATION_CNTL 3 0xfffe0000028a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_8_EQUALIZATION_CNTL 3 0xfffe0000028c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_9_EQUALIZATION_CNTL 3 0xfffe0000028e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_0_PCIE_LANE_ERROR_STATUS 3 0xfffe00000278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgPSWUSCFG0_0_PCIE_LINK_CNTL3 3 0xfffe00000274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgPSWUSCFG0_0_PCIE_LTR_CAP 3 0xfffe00000324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgPSWUSCFG0_0_PCIE_LTR_ENH_CAP_LIST 3 0xfffe00000320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_MARGINING_ENH_CAP_LIST 3 0xfffe00000440 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_MC_ADDR0 3 0xfffe000002f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgPSWUSCFG0_0_PCIE_MC_ADDR1 3 0xfffe000002fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgPSWUSCFG0_0_PCIE_MC_BLOCK_ALL0 3 0xfffe00000308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgPSWUSCFG0_0_PCIE_MC_BLOCK_ALL1 3 0xfffe0000030c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgPSWUSCFG0_0_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0xfffe00000310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgPSWUSCFG0_0_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0xfffe00000314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgPSWUSCFG0_0_PCIE_MC_CAP 3 0xfffe000002f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgPSWUSCFG0_0_PCIE_MC_CNTL 3 0xfffe000002f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgPSWUSCFG0_0_PCIE_MC_ENH_CAP_LIST 3 0xfffe000002f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_MC_RCV0 3 0xfffe00000300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgPSWUSCFG0_0_PCIE_MC_RCV1 3 0xfffe00000304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgPSWUSCFG0_0_PCIE_PHY_16GT_ENH_CAP_LIST 3 0xfffe00000410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG1 3 0xfffe00000114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgPSWUSCFG0_0_PCIE_PORT_VC_CAP_REG2 3 0xfffe00000118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgPSWUSCFG0_0_PCIE_PORT_VC_CNTL 3 0xfffe0000011c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgPSWUSCFG0_0_PCIE_PORT_VC_STATUS 3 0xfffe0000011e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgPSWUSCFG0_0_PCIE_SECONDARY_ENH_CAP_LIST 3 0xfffe00000270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG0 3 0xfffe00000188 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG1 3 0xfffe0000018c 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG2 3 0xfffe00000190 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_0_PCIE_TLP_PREFIX_LOG3 3 0xfffe00000194 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_0_PCIE_UNCORR_ERR_MASK 3 0xfffe00000158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgPSWUSCFG0_0_PCIE_UNCORR_ERR_SEVERITY 3 0xfffe0000015c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgPSWUSCFG0_0_PCIE_UNCORR_ERR_STATUS 3 0xfffe00000154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgPSWUSCFG0_0_PCIE_VC0_RESOURCE_CAP 3 0xfffe00000120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgPSWUSCFG0_0_PCIE_VC0_RESOURCE_CNTL 3 0xfffe00000124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgPSWUSCFG0_0_PCIE_VC0_RESOURCE_STATUS 3 0xfffe0000012a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgPSWUSCFG0_0_PCIE_VC1_RESOURCE_CAP 3 0xfffe0000012c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgPSWUSCFG0_0_PCIE_VC1_RESOURCE_CNTL 3 0xfffe00000130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgPSWUSCFG0_0_PCIE_VC1_RESOURCE_STATUS 3 0xfffe00000136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgPSWUSCFG0_0_PCIE_VC_ENH_CAP_LIST 3 0xfffe00000110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC1 3 0xfffe00000108 1 0 4294967295
	SCRATCH 0 31
cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC2 3 0xfffe0000010c 1 0 4294967295
	SCRATCH 0 31
cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0xfffe00000100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_0_PCIE_VENDOR_SPECIFIC_HDR 3 0xfffe00000104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgPSWUSCFG0_0_PMI_CAP 3 0xfffe00000052 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgPSWUSCFG0_0_PMI_CAP_LIST 3 0xfffe00000050 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_0_PMI_STATUS_CNTL 3 0xfffe00000054 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgPSWUSCFG0_0_PREF_BASE_LIMIT 3 0xfffe00000024 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgPSWUSCFG0_0_PREF_BASE_UPPER 3 0xfffe00000028 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgPSWUSCFG0_0_PREF_LIMIT_UPPER 3 0xfffe0000002c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgPSWUSCFG0_0_PROG_INTERFACE 3 0xfffe00000009 1 0 4294967295
	PROG_INTERFACE 0 7
cfgPSWUSCFG0_0_REVISION_ID 3 0xfffe00000008 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgPSWUSCFG0_0_ROM_BASE_ADDR 3 0xfffe00000038 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgPSWUSCFG0_0_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0xfffe00000424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgPSWUSCFG0_0_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0xfffe00000428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgPSWUSCFG0_0_SECONDARY_STATUS 3 0xfffe0000001e 9 0 4294967295
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgPSWUSCFG0_0_SSID_CAP 3 0xfffe000000c4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgPSWUSCFG0_0_SSID_CAP_LIST 3 0xfffe000000c0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_0_STATUS 3 0xfffe00000006 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgPSWUSCFG0_0_SUB_BUS_NUMBER_LATENCY 3 0xfffe00000018 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgPSWUSCFG0_0_SUB_CLASS 3 0xfffe0000000a 1 0 4294967295
	SUB_CLASS 0 7
cfgPSWUSCFG0_0_VENDOR_CAP_LIST 3 0xfffe00000048 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgPSWUSCFG0_0_VENDOR_ID 3 0xfffe00000000 1 0 4294967295
	VENDOR_ID 0 15
cfgPSWUSCFG0_1_ADAPTER_ID_W 3 0x4c 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgPSWUSCFG0_1_BASE_CLASS 3 0xb 1 0 4294967295
	BASE_CLASS 0 7
cfgPSWUSCFG0_1_BIST 3 0xf 3 0 4294967295
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
cfgPSWUSCFG0_1_CACHE_LINE 3 0xc 1 0 4294967295
	CACHE_LINE_SIZE 0 7
cfgPSWUSCFG0_1_CAP_PTR 3 0x34 1 0 4294967295
	CAP_PTR 0 7
cfgPSWUSCFG0_1_COMMAND 3 0x4 11 0 4294967295
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
cfgPSWUSCFG0_1_DATA_LINK_FEATURE_CAP 3 0x404 3 0 4294967295
	LOCAL_DLF_SCALED_FLOW_CONTROL_SUPPORTED 0 0
	LOCAL_DLF_SUPPORTED_22_1 1 22
	DLF_EXCHANGE_ENABLE 31 31
cfgPSWUSCFG0_1_DATA_LINK_FEATURE_STATUS 3 0x408 2 0 4294967295
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
cfgPSWUSCFG0_1_DEVICE_CAP 3 0x5c 10 0 4294967295
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
cfgPSWUSCFG0_1_DEVICE_CAP2 3 0x7c 20 0 4294967295
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
cfgPSWUSCFG0_1_DEVICE_CNTL 3 0x60 12 0 4294967295
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	BRIDGE_CFG_RETRY_EN 15 15
cfgPSWUSCFG0_1_DEVICE_CNTL2 3 0x80 12 0 4294967295
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
cfgPSWUSCFG0_1_DEVICE_ID 3 0x2 1 0 4294967295
	DEVICE_ID 0 15
cfgPSWUSCFG0_1_DEVICE_STATUS 3 0x62 7 0 4294967295
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
cfgPSWUSCFG0_1_DEVICE_STATUS2 3 0x82 1 0 4294967295
	RESERVED 0 15
cfgPSWUSCFG0_1_HEADER 3 0xe 2 0 4294967295
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
cfgPSWUSCFG0_1_INTERRUPT_LINE 3 0x3c 1 0 4294967295
	INTERRUPT_LINE 0 7
cfgPSWUSCFG0_1_INTERRUPT_PIN 3 0x3d 1 0 4294967295
	INTERRUPT_PIN 0 7
cfgPSWUSCFG0_1_IO_BASE_LIMIT 3 0x1c 4 0 4294967295
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
cfgPSWUSCFG0_1_IO_BASE_LIMIT_HI 3 0x30 2 0 4294967295
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
cfgPSWUSCFG0_1_LANE_0_EQUALIZATION_CNTL_16GT 3 0x430 2 0 4294967295
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_0_MARGINING_LANE_CNTL 3 0x448 4 0 4294967295
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_0_MARGINING_LANE_STATUS 3 0x44a 4 0 4294967295
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_10_EQUALIZATION_CNTL_16GT 3 0x43a 2 0 4294967295
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_10_MARGINING_LANE_CNTL 3 0x470 4 0 4294967295
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_10_MARGINING_LANE_STATUS 3 0x472 4 0 4294967295
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_11_EQUALIZATION_CNTL_16GT 3 0x43b 2 0 4294967295
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_11_MARGINING_LANE_CNTL 3 0x474 4 0 4294967295
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_11_MARGINING_LANE_STATUS 3 0x476 4 0 4294967295
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_12_EQUALIZATION_CNTL_16GT 3 0x43c 2 0 4294967295
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_12_MARGINING_LANE_CNTL 3 0x478 4 0 4294967295
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_12_MARGINING_LANE_STATUS 3 0x47a 4 0 4294967295
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_13_EQUALIZATION_CNTL_16GT 3 0x43d 2 0 4294967295
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_13_MARGINING_LANE_CNTL 3 0x47c 4 0 4294967295
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_13_MARGINING_LANE_STATUS 3 0x47e 4 0 4294967295
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_14_EQUALIZATION_CNTL_16GT 3 0x43e 2 0 4294967295
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_14_MARGINING_LANE_CNTL 3 0x480 4 0 4294967295
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_14_MARGINING_LANE_STATUS 3 0x482 4 0 4294967295
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_15_EQUALIZATION_CNTL_16GT 3 0x43f 2 0 4294967295
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_15_MARGINING_LANE_CNTL 3 0x484 4 0 4294967295
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_15_MARGINING_LANE_STATUS 3 0x486 4 0 4294967295
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_1_EQUALIZATION_CNTL_16GT 3 0x431 2 0 4294967295
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_1_MARGINING_LANE_CNTL 3 0x44c 4 0 4294967295
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_1_MARGINING_LANE_STATUS 3 0x44e 4 0 4294967295
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_2_EQUALIZATION_CNTL_16GT 3 0x432 2 0 4294967295
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_2_MARGINING_LANE_CNTL 3 0x450 4 0 4294967295
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_2_MARGINING_LANE_STATUS 3 0x452 4 0 4294967295
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_3_EQUALIZATION_CNTL_16GT 3 0x433 2 0 4294967295
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_CNTL 3 0x454 4 0 4294967295
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_3_MARGINING_LANE_STATUS 3 0x456 4 0 4294967295
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_4_EQUALIZATION_CNTL_16GT 3 0x434 2 0 4294967295
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_4_MARGINING_LANE_CNTL 3 0x458 4 0 4294967295
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_4_MARGINING_LANE_STATUS 3 0x45a 4 0 4294967295
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_5_EQUALIZATION_CNTL_16GT 3 0x435 2 0 4294967295
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_5_MARGINING_LANE_CNTL 3 0x45c 4 0 4294967295
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_5_MARGINING_LANE_STATUS 3 0x45e 4 0 4294967295
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_6_EQUALIZATION_CNTL_16GT 3 0x436 2 0 4294967295
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_6_MARGINING_LANE_CNTL 3 0x460 4 0 4294967295
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_6_MARGINING_LANE_STATUS 3 0x462 4 0 4294967295
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_7_EQUALIZATION_CNTL_16GT 3 0x437 2 0 4294967295
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_7_MARGINING_LANE_CNTL 3 0x464 4 0 4294967295
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_7_MARGINING_LANE_STATUS 3 0x466 4 0 4294967295
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_8_EQUALIZATION_CNTL_16GT 3 0x438 2 0 4294967295
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_8_MARGINING_LANE_CNTL 3 0x468 4 0 4294967295
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_8_MARGINING_LANE_STATUS 3 0x46a 4 0 4294967295
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LANE_9_EQUALIZATION_CNTL_16GT 3 0x439 2 0 4294967295
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
cfgPSWUSCFG0_1_LANE_9_MARGINING_LANE_CNTL 3 0x46c 4 0 4294967295
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
cfgPSWUSCFG0_1_LANE_9_MARGINING_LANE_STATUS 3 0x46e 4 0 4294967295
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
cfgPSWUSCFG0_1_LATENCY 3 0xd 1 0 4294967295
	LATENCY_TIMER 0 7
cfgPSWUSCFG0_1_LINK_CAP 3 0x64 11 0 4294967295
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
cfgPSWUSCFG0_1_LINK_CAP2 3 0x84 7 0 4294967295
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
cfgPSWUSCFG0_1_LINK_CAP_16GT 3 0x414 1 0 4294967295
	RESERVED 0 31
cfgPSWUSCFG0_1_LINK_CAP_32GT 3 0x504 6 0 4294967295
	EQUALIZATION_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQUALIZATION_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE_0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE_1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE_2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
cfgPSWUSCFG0_1_LINK_CNTL 3 0x68 12 0 4294967295
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
cfgPSWUSCFG0_1_LINK_CNTL2 3 0x88 8 0 4294967295
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
cfgPSWUSCFG0_1_LINK_CNTL_16GT 3 0x418 1 0 4294967295
	RESERVED 0 31
cfgPSWUSCFG0_1_LINK_CNTL_32GT 3 0x508 3 0 4294967295
	EQUALIZATION_BYPASS_TO_HIGHEST_RATE_DISABLE 0 0
	NO_EQUALIZATION_NEEDED_DISABLE 1 1
	MODIFIED_TS_USAGE_MODE_SELECTED 8 10
cfgPSWUSCFG0_1_LINK_STATUS 3 0x6a 7 0 4294967295
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
cfgPSWUSCFG0_1_LINK_STATUS2 3 0x8a 11 0 4294967295
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
cfgPSWUSCFG0_1_LINK_STATUS_16GT 3 0x41c 5 0 4294967295
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
cfgPSWUSCFG0_1_LINK_STATUS_32GT 3 0x50c 10 0 4294967295
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOUR_CONTROL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQUALIZATION_NEEDED_RECEIVED 10 10
cfgPSWUSCFG0_1_LOCAL_PARITY_MISMATCH_STATUS_16GT 3 0x420 1 0 4294967295
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
cfgPSWUSCFG0_1_MARGINING_PORT_CAP 3 0x444 1 0 4294967295
	MARGINING_USES_SOFTWARE 0 0
cfgPSWUSCFG0_1_MARGINING_PORT_STATUS 3 0x446 2 0 4294967295
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
cfgPSWUSCFG0_1_MEM_BASE_LIMIT 3 0x20 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
cfgPSWUSCFG0_1_MSI_CAP_LIST 3 0xa0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_1_MSI_MSG_ADDR_HI 3 0xa8 1 0 4294967295
	MSI_MSG_ADDR_HI 0 31
cfgPSWUSCFG0_1_MSI_MSG_ADDR_LO 3 0xa4 1 0 4294967295
	MSI_MSG_ADDR_LO 2 31
cfgPSWUSCFG0_1_MSI_MSG_CNTL 3 0xa2 7 0 4294967295
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
cfgPSWUSCFG0_1_MSI_MSG_DATA 3 0xa8 2 0 4294967295
	MSI_DATA 0 15
	MSI_EXT_DATA 16 31
cfgPSWUSCFG0_1_MSI_MSG_DATA_64 3 0xac 2 0 4294967295
	MSI_DATA_64 0 15
	MSI_EXT_DATA_64 16 31
cfgPSWUSCFG0_1_PCIE_ACS_CAP 3 0x2a4 9 0 4294967295
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
cfgPSWUSCFG0_1_PCIE_ACS_CNTL 3 0x2a6 11 0 4294967295
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
cfgPSWUSCFG0_1_PCIE_ACS_ENH_CAP_LIST 3 0x2a0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_ADV_ERR_CAP_CNTL 3 0x168 9 0 4294967295
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
cfgPSWUSCFG0_1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 3 0x150 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_ARI_CAP 3 0x32c 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
cfgPSWUSCFG0_1_PCIE_ARI_CNTL 3 0x32e 3 0 4294967295
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
cfgPSWUSCFG0_1_PCIE_ARI_ENH_CAP_LIST 3 0x328 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_CAP 3 0x5a 4 0 4294967295
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
cfgPSWUSCFG0_1_PCIE_CAP_LIST 3 0x58 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_1_PCIE_CORR_ERR_MASK 3 0x164 8 0 4294967295
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
cfgPSWUSCFG0_1_PCIE_CORR_ERR_STATUS 3 0x160 8 0 4294967295
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
cfgPSWUSCFG0_1_PCIE_DEV_SERIAL_NUM_DW1 3 0x144 1 0 4294967295
	SERIAL_NUMBER_LO 0 31
cfgPSWUSCFG0_1_PCIE_DEV_SERIAL_NUM_DW2 3 0x148 1 0 4294967295
	SERIAL_NUMBER_HI 0 31
cfgPSWUSCFG0_1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 3 0x140 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_DLF_ENH_CAP_LIST 3 0x400 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_HDR_LOG0 3 0x16c 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_1_PCIE_HDR_LOG1 3 0x170 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_1_PCIE_HDR_LOG2 3 0x174 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_1_PCIE_HDR_LOG3 3 0x178 1 0 4294967295
	TLP_HDR 0 31
cfgPSWUSCFG0_1_PCIE_LANE_0_EQUALIZATION_CNTL 3 0x27c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_10_EQUALIZATION_CNTL 3 0x290 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_11_EQUALIZATION_CNTL 3 0x292 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_12_EQUALIZATION_CNTL 3 0x294 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_13_EQUALIZATION_CNTL 3 0x296 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_14_EQUALIZATION_CNTL 3 0x298 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_15_EQUALIZATION_CNTL 3 0x29a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_1_EQUALIZATION_CNTL 3 0x27e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_2_EQUALIZATION_CNTL 3 0x280 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_3_EQUALIZATION_CNTL 3 0x282 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_4_EQUALIZATION_CNTL 3 0x284 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_5_EQUALIZATION_CNTL 3 0x286 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_6_EQUALIZATION_CNTL 3 0x288 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_7_EQUALIZATION_CNTL 3 0x28a 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_8_EQUALIZATION_CNTL 3 0x28c 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_9_EQUALIZATION_CNTL 3 0x28e 4 0 4294967295
	DOWNSTREAM_PORT_TX_PRESET 0 3
	DOWNSTREAM_PORT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_TX_PRESET 8 11
	UPSTREAM_PORT_RX_PRESET_HINT 12 14
cfgPSWUSCFG0_1_PCIE_LANE_ERROR_STATUS 3 0x278 1 0 4294967295
	LANE_ERROR_STATUS_BITS 0 15
cfgPSWUSCFG0_1_PCIE_LINK_CNTL3 3 0x274 3 0 4294967295
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
cfgPSWUSCFG0_1_PCIE_LTR_CAP 3 0x324 4 0 4294967295
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
cfgPSWUSCFG0_1_PCIE_LTR_ENH_CAP_LIST 3 0x320 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_MARGINING_ENH_CAP_LIST 3 0x440 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_MC_ADDR0 3 0x2f8 2 0 4294967295
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
cfgPSWUSCFG0_1_PCIE_MC_ADDR1 3 0x2fc 1 0 4294967295
	MC_BASE_ADDR_1 0 31
cfgPSWUSCFG0_1_PCIE_MC_BLOCK_ALL0 3 0x308 1 0 4294967295
	MC_BLOCK_ALL_0 0 31
cfgPSWUSCFG0_1_PCIE_MC_BLOCK_ALL1 3 0x30c 1 0 4294967295
	MC_BLOCK_ALL_1 0 31
cfgPSWUSCFG0_1_PCIE_MC_BLOCK_UNTRANSLATED_0 3 0x310 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_0 0 31
cfgPSWUSCFG0_1_PCIE_MC_BLOCK_UNTRANSLATED_1 3 0x314 1 0 4294967295
	MC_BLOCK_UNTRANSLATED_1 0 31
cfgPSWUSCFG0_1_PCIE_MC_CAP 3 0x2f4 3 0 4294967295
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
cfgPSWUSCFG0_1_PCIE_MC_CNTL 3 0x2f6 2 0 4294967295
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
cfgPSWUSCFG0_1_PCIE_MC_ENH_CAP_LIST 3 0x2f0 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_MC_RCV0 3 0x300 1 0 4294967295
	MC_RECEIVE_0 0 31
cfgPSWUSCFG0_1_PCIE_MC_RCV1 3 0x304 1 0 4294967295
	MC_RECEIVE_1 0 31
cfgPSWUSCFG0_1_PCIE_PHY_16GT_ENH_CAP_LIST 3 0x410 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_PORT_VC_CAP_REG1 3 0x114 4 0 4294967295
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
cfgPSWUSCFG0_1_PCIE_PORT_VC_CAP_REG2 3 0x118 2 0 4294967295
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
cfgPSWUSCFG0_1_PCIE_PORT_VC_CNTL 3 0x11c 2 0 4294967295
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
cfgPSWUSCFG0_1_PCIE_PORT_VC_STATUS 3 0x11e 1 0 4294967295
	VC_ARB_TABLE_STATUS 0 0
cfgPSWUSCFG0_1_PCIE_SECONDARY_ENH_CAP_LIST 3 0x270 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG0 3 0x188 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG1 3 0x18c 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG2 3 0x190 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_1_PCIE_TLP_PREFIX_LOG3 3 0x194 1 0 4294967295
	TLP_PREFIX 0 31
cfgPSWUSCFG0_1_PCIE_UNCORR_ERR_MASK 3 0x158 17 0 4294967295
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
cfgPSWUSCFG0_1_PCIE_UNCORR_ERR_SEVERITY 3 0x15c 17 0 4294967295
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
cfgPSWUSCFG0_1_PCIE_UNCORR_ERR_STATUS 3 0x154 17 0 4294967295
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
cfgPSWUSCFG0_1_PCIE_VC0_RESOURCE_CAP 3 0x120 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgPSWUSCFG0_1_PCIE_VC0_RESOURCE_CNTL 3 0x124 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgPSWUSCFG0_1_PCIE_VC0_RESOURCE_STATUS 3 0x12a 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgPSWUSCFG0_1_PCIE_VC1_RESOURCE_CAP 3 0x12c 4 0 4294967295
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
cfgPSWUSCFG0_1_PCIE_VC1_RESOURCE_CNTL 3 0x130 6 0 4294967295
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
cfgPSWUSCFG0_1_PCIE_VC1_RESOURCE_STATUS 3 0x136 2 0 4294967295
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
cfgPSWUSCFG0_1_PCIE_VC_ENH_CAP_LIST 3 0x110 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC1 3 0x108 1 0 4294967295
	SCRATCH 0 31
cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC2 3 0x10c 1 0 4294967295
	SCRATCH 0 31
cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 3 0x100 3 0 4294967295
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
cfgPSWUSCFG0_1_PCIE_VENDOR_SPECIFIC_HDR 3 0x104 3 0 4294967295
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
cfgPSWUSCFG0_1_PMI_CAP 3 0x52 8 0 4294967295
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
cfgPSWUSCFG0_1_PMI_CAP_LIST 3 0x50 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_1_PMI_STATUS_CNTL 3 0x54 9 0 4294967295
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
cfgPSWUSCFG0_1_PREF_BASE_LIMIT 3 0x24 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
cfgPSWUSCFG0_1_PREF_BASE_UPPER 3 0x28 1 0 4294967295
	PREF_BASE_UPPER 0 31
cfgPSWUSCFG0_1_PREF_LIMIT_UPPER 3 0x2c 1 0 4294967295
	PREF_LIMIT_UPPER 0 31
cfgPSWUSCFG0_1_PROG_INTERFACE 3 0x9 1 0 4294967295
	PROG_INTERFACE 0 7
cfgPSWUSCFG0_1_REVISION_ID 3 0x8 2 0 4294967295
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
cfgPSWUSCFG0_1_ROM_BASE_ADDR 3 0x38 4 0 4294967295
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
cfgPSWUSCFG0_1_RTM1_PARITY_MISMATCH_STATUS_16GT 3 0x424 1 0 4294967295
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
cfgPSWUSCFG0_1_RTM2_PARITY_MISMATCH_STATUS_16GT 3 0x428 1 0 4294967295
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
cfgPSWUSCFG0_1_SECONDARY_STATUS 3 0x1e 9 0 4294967295
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgPSWUSCFG0_1_SSID_CAP 3 0xc4 2 0 4294967295
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
cfgPSWUSCFG0_1_SSID_CAP_LIST 3 0xc0 2 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
cfgPSWUSCFG0_1_STATUS 3 0x6 12 0 4294967295
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
cfgPSWUSCFG0_1_SUB_BUS_NUMBER_LATENCY 3 0x18 4 0 4294967295
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
cfgPSWUSCFG0_1_SUB_CLASS 3 0xa 1 0 4294967295
	SUB_CLASS 0 7
cfgPSWUSCFG0_1_VENDOR_CAP_LIST 3 0x48 3 0 4294967295
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
cfgPSWUSCFG0_1_VENDOR_ID 3 0x0 1 0 4294967295
	VENDOR_ID 0 15
cfgRCC_BACO_CNTL_MISC 3 0x3020369c 2 0 4294967295
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
cfgRCC_BIF_STRAP0 3 0x30203480 25 0 4294967295
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
cfgRCC_BIF_STRAP1 3 0x30203484 25 0 4294967295
	ROMSTRAP_VALID 1 1
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
cfgRCC_BIF_STRAP2 3 0x30203488 14 0 4294967295
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
cfgRCC_BIF_STRAP3 3 0x3020348c 2 0 4294967295
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
cfgRCC_BIF_STRAP4 3 0x30203490 2 0 4294967295
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
cfgRCC_BIF_STRAP5 3 0x30203494 11 0 4294967295
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
cfgRCC_BIF_STRAP6 3 0x30203498 3 0 4294967295
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
cfgRCC_BUSNUM_CNTL1 3 0x302037b0 1 0 4294967295
	ID_MASK 0 7
cfgRCC_BUSNUM_CNTL2 3 0x302037bc 4 0 4294967295
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
cfgRCC_BUSNUM_LIST0 3 0x302037b4 4 0 4294967295
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
cfgRCC_BUSNUM_LIST1 3 0x302037b8 4 0 4294967295
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
cfgRCC_BUS_CNTL 3 0x30203784 19 0 4294967295
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
cfgRCC_CAPTURE_HOST_BUSNUM 3 0x302037c0 1 0 4294967295
	CHECK_EN 0 0
cfgRCC_CMN_LINK_CNTL 3 0x302037f8 5 0 4294967295
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
cfgRCC_CONFIG_APER_SIZE 3 0x3020379c 1 0 4294967295
	APER_SIZE 0 31
cfgRCC_CONFIG_CNTL 3 0x30203788 3 0 4294967295
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
cfgRCC_CONFIG_F0_BASE 3 0x30203798 1 0 4294967295
	F0_BASE 0 31
cfgRCC_CONFIG_REG_APER_SIZE 3 0x302037a0 1 0 4294967295
	REG_APER_SIZE 0 26
cfgRCC_DEV0_EPF0_GFXMSIX_PBA 3 0x30243000 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI 3 0x30242004 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO 3 0x30242000 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL 3 0x3024200c 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA 3 0x30242008 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI 3 0x30242014 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO 3 0x30242010 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL 3 0x3024201c 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA 3 0x30242018 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI 3 0x30242024 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO 3 0x30242020 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL 3 0x3024202c 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA 3 0x30242028 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI 3 0x30242034 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO 3 0x30242030 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL 3 0x3024203c 0 0 4294967295
cfgRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA 3 0x30242038 0 0 4294967295
cfgRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE 3 0x3020378c 0 0 4294967295
cfgRCC_DEV0_EPF0_RCC_CONFIG_RESERVED 3 0x30203790 0 0 4294967295
cfgRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN 3 0x30203780 0 0 4294967295
cfgRCC_DEV0_EPF0_RCC_ERR_LOG 3 0x30203694 0 0 4294967295
cfgRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER 3 0x30203794 0 0 4294967295
cfgRCC_DEV0_EPF0_STRAP0 3 0x302034d8 8 0 4294967295
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
cfgRCC_DEV0_EPF0_STRAP1 3 0x302034dc 2 0 4294967295
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
cfgRCC_DEV0_EPF0_STRAP13 3 0x302034e0 4 0 4294967295
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
cfgRCC_DEV0_EPF0_STRAP14 3 0x302034e4 1 0 4294967295
	STRAP_VENDOR_ID_DEV0_F0 0 15
cfgRCC_DEV0_EPF0_STRAP15 3 0x302034e8 5 0 4294967295
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
cfgRCC_DEV0_EPF0_STRAP16 3 0x302034ec 2 0 4294967295
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
cfgRCC_DEV0_EPF0_STRAP17 3 0x302034f0 3 0 4294967295
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
cfgRCC_DEV0_EPF0_STRAP18 3 0x302034f4 1 0 4294967295
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
cfgRCC_DEV0_EPF0_STRAP2 3 0x302034f8 20 0 4294967295
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
cfgRCC_DEV0_EPF0_STRAP26 3 0x302034fc 1 0 4294967295
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
cfgRCC_DEV0_EPF0_STRAP3 3 0x30203500 14 0 4294967295
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
cfgRCC_DEV0_EPF0_STRAP4 3 0x30203504 7 0 4294967295
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
cfgRCC_DEV0_EPF0_STRAP5 3 0x30203508 2 0 4294967295
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
cfgRCC_DEV0_EPF0_STRAP8 3 0x3020350c 13 0 4294967295
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
cfgRCC_DEV0_EPF0_STRAP9 3 0x30203510 7 0 4294967295
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_PBA 3 0xd0043000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI 3 0xd0042004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO 3 0xd0042000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL 3 0xd004200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA 3 0xd0042008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI 3 0xd0042014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO 3 0xd0042010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL 3 0xd004201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA 3 0xd0042018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI 3 0xd0042024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO 3 0xd0042020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL 3 0xd004202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA 3 0xd0042028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI 3 0xd0042034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO 3 0xd0042030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL 3 0xd004203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA 3 0xd0042038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE 3 0xd000378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED 3 0xd0003790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN 3 0xd0003780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_RCC_ERR_LOG 3 0xd0003694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER 3 0xd0003794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_PBA 3 0xd0543000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_HI 3 0xd0542004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_LO 3 0xd0542000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_CONTROL 3 0xd054200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_MSG_DATA 3 0xd0542008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_HI 3 0xd0542014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_LO 3 0xd0542010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_CONTROL 3 0xd054201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_MSG_DATA 3 0xd0542018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_HI 3 0xd0542024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_LO 3 0xd0542020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_CONTROL 3 0xd054202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_MSG_DATA 3 0xd0542028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_HI 3 0xd0542034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_LO 3 0xd0542030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_CONTROL 3 0xd054203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_MSG_DATA 3 0xd0542038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_RCC_CONFIG_MEMSIZE 3 0xd050378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_RCC_CONFIG_RESERVED 3 0xd0503790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_RCC_DOORBELL_APER_EN 3 0xd0503780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_RCC_ERR_LOG 3 0xd0503694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF10_RCC_IOV_FUNC_IDENTIFIER 3 0xd0503794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_PBA 3 0xd05c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_HI 3 0xd05c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_LO 3 0xd05c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_CONTROL 3 0xd05c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_MSG_DATA 3 0xd05c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_HI 3 0xd05c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_LO 3 0xd05c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_CONTROL 3 0xd05c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_MSG_DATA 3 0xd05c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_HI 3 0xd05c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_LO 3 0xd05c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_CONTROL 3 0xd05c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_MSG_DATA 3 0xd05c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_HI 3 0xd05c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_LO 3 0xd05c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_CONTROL 3 0xd05c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_MSG_DATA 3 0xd05c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_RCC_CONFIG_MEMSIZE 3 0xd058378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_RCC_CONFIG_RESERVED 3 0xd0583790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_RCC_DOORBELL_APER_EN 3 0xd0583780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_RCC_ERR_LOG 3 0xd0583694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF11_RCC_IOV_FUNC_IDENTIFIER 3 0xd0583794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_PBA 3 0xd0643000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_HI 3 0xd0642004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_LO 3 0xd0642000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_CONTROL 3 0xd064200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_MSG_DATA 3 0xd0642008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_HI 3 0xd0642014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_LO 3 0xd0642010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_CONTROL 3 0xd064201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_MSG_DATA 3 0xd0642018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_HI 3 0xd0642024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_LO 3 0xd0642020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_CONTROL 3 0xd064202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_MSG_DATA 3 0xd0642028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_HI 3 0xd0642034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_LO 3 0xd0642030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_CONTROL 3 0xd064203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_MSG_DATA 3 0xd0642038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_RCC_CONFIG_MEMSIZE 3 0xd060378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_RCC_CONFIG_RESERVED 3 0xd0603790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_RCC_DOORBELL_APER_EN 3 0xd0603780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_RCC_ERR_LOG 3 0xd0603694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF12_RCC_IOV_FUNC_IDENTIFIER 3 0xd0603794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_PBA 3 0xd06c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_HI 3 0xd06c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_LO 3 0xd06c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_CONTROL 3 0xd06c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_MSG_DATA 3 0xd06c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_HI 3 0xd06c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_LO 3 0xd06c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_CONTROL 3 0xd06c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_MSG_DATA 3 0xd06c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_HI 3 0xd06c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_LO 3 0xd06c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_CONTROL 3 0xd06c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_MSG_DATA 3 0xd06c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_HI 3 0xd06c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_LO 3 0xd06c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_CONTROL 3 0xd06c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_MSG_DATA 3 0xd06c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_RCC_CONFIG_MEMSIZE 3 0xd068378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_RCC_CONFIG_RESERVED 3 0xd0683790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_RCC_DOORBELL_APER_EN 3 0xd0683780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_RCC_ERR_LOG 3 0xd0683694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF13_RCC_IOV_FUNC_IDENTIFIER 3 0xd0683794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_PBA 3 0xd0743000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_HI 3 0xd0742004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_LO 3 0xd0742000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_CONTROL 3 0xd074200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_MSG_DATA 3 0xd0742008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_HI 3 0xd0742014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_LO 3 0xd0742010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_CONTROL 3 0xd074201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_MSG_DATA 3 0xd0742018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_HI 3 0xd0742024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_LO 3 0xd0742020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_CONTROL 3 0xd074202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_MSG_DATA 3 0xd0742028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_HI 3 0xd0742034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_LO 3 0xd0742030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_CONTROL 3 0xd074203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_MSG_DATA 3 0xd0742038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_RCC_CONFIG_MEMSIZE 3 0xd070378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_RCC_CONFIG_RESERVED 3 0xd0703790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_RCC_DOORBELL_APER_EN 3 0xd0703780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_RCC_ERR_LOG 3 0xd0703694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF14_RCC_IOV_FUNC_IDENTIFIER 3 0xd0703794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_PBA 3 0xd07c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_HI 3 0xd07c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_LO 3 0xd07c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_CONTROL 3 0xd07c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_MSG_DATA 3 0xd07c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_HI 3 0xd07c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_LO 3 0xd07c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_CONTROL 3 0xd07c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_MSG_DATA 3 0xd07c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_HI 3 0xd07c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_LO 3 0xd07c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_CONTROL 3 0xd07c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_MSG_DATA 3 0xd07c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_HI 3 0xd07c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_LO 3 0xd07c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_CONTROL 3 0xd07c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_MSG_DATA 3 0xd07c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_RCC_CONFIG_MEMSIZE 3 0xd078378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_RCC_CONFIG_RESERVED 3 0xd0783790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_RCC_DOORBELL_APER_EN 3 0xd0783780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_RCC_ERR_LOG 3 0xd0783694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF15_RCC_IOV_FUNC_IDENTIFIER 3 0xd0783794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_PBA 3 0xd00c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI 3 0xd00c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO 3 0xd00c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL 3 0xd00c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA 3 0xd00c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI 3 0xd00c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO 3 0xd00c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL 3 0xd00c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA 3 0xd00c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI 3 0xd00c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO 3 0xd00c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL 3 0xd00c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA 3 0xd00c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI 3 0xd00c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO 3 0xd00c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL 3 0xd00c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA 3 0xd00c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE 3 0xd008378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED 3 0xd0083790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN 3 0xd0083780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_RCC_ERR_LOG 3 0xd0083694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER 3 0xd0083794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_PBA 3 0xd0143000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI 3 0xd0142004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO 3 0xd0142000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL 3 0xd014200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA 3 0xd0142008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI 3 0xd0142014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO 3 0xd0142010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL 3 0xd014201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA 3 0xd0142018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI 3 0xd0142024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO 3 0xd0142020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL 3 0xd014202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA 3 0xd0142028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI 3 0xd0142034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO 3 0xd0142030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL 3 0xd014203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA 3 0xd0142038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE 3 0xd010378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED 3 0xd0103790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN 3 0xd0103780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_RCC_ERR_LOG 3 0xd0103694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER 3 0xd0103794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_PBA 3 0xd01c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI 3 0xd01c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO 3 0xd01c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL 3 0xd01c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA 3 0xd01c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI 3 0xd01c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO 3 0xd01c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL 3 0xd01c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA 3 0xd01c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI 3 0xd01c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO 3 0xd01c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL 3 0xd01c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA 3 0xd01c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI 3 0xd01c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO 3 0xd01c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL 3 0xd01c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA 3 0xd01c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE 3 0xd018378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED 3 0xd0183790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN 3 0xd0183780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_RCC_ERR_LOG 3 0xd0183694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER 3 0xd0183794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_PBA 3 0xd0243000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI 3 0xd0242004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO 3 0xd0242000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL 3 0xd024200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA 3 0xd0242008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI 3 0xd0242014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO 3 0xd0242010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL 3 0xd024201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA 3 0xd0242018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI 3 0xd0242024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO 3 0xd0242020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL 3 0xd024202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA 3 0xd0242028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI 3 0xd0242034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO 3 0xd0242030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL 3 0xd024203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA 3 0xd0242038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE 3 0xd020378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED 3 0xd0203790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN 3 0xd0203780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_RCC_ERR_LOG 3 0xd0203694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER 3 0xd0203794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_PBA 3 0xd02c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI 3 0xd02c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO 3 0xd02c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL 3 0xd02c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA 3 0xd02c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI 3 0xd02c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO 3 0xd02c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL 3 0xd02c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA 3 0xd02c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI 3 0xd02c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO 3 0xd02c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL 3 0xd02c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA 3 0xd02c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI 3 0xd02c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO 3 0xd02c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL 3 0xd02c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA 3 0xd02c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE 3 0xd028378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED 3 0xd0283790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN 3 0xd0283780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_RCC_ERR_LOG 3 0xd0283694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER 3 0xd0283794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_PBA 3 0xd0343000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI 3 0xd0342004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO 3 0xd0342000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL 3 0xd034200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA 3 0xd0342008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI 3 0xd0342014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO 3 0xd0342010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL 3 0xd034201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA 3 0xd0342018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI 3 0xd0342024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO 3 0xd0342020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL 3 0xd034202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA 3 0xd0342028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI 3 0xd0342034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO 3 0xd0342030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL 3 0xd034203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA 3 0xd0342038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE 3 0xd030378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED 3 0xd0303790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN 3 0xd0303780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_RCC_ERR_LOG 3 0xd0303694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER 3 0xd0303794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_PBA 3 0xd03c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI 3 0xd03c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO 3 0xd03c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL 3 0xd03c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA 3 0xd03c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI 3 0xd03c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO 3 0xd03c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL 3 0xd03c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA 3 0xd03c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI 3 0xd03c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO 3 0xd03c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL 3 0xd03c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA 3 0xd03c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI 3 0xd03c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO 3 0xd03c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL 3 0xd03c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA 3 0xd03c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE 3 0xd038378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED 3 0xd0383790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN 3 0xd0383780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_RCC_ERR_LOG 3 0xd0383694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER 3 0xd0383794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_PBA 3 0xd0443000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_HI 3 0xd0442004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_LO 3 0xd0442000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_CONTROL 3 0xd044200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_MSG_DATA 3 0xd0442008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_HI 3 0xd0442014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_LO 3 0xd0442010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_CONTROL 3 0xd044201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_MSG_DATA 3 0xd0442018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_HI 3 0xd0442024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_LO 3 0xd0442020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_CONTROL 3 0xd044202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_MSG_DATA 3 0xd0442028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_HI 3 0xd0442034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_LO 3 0xd0442030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_CONTROL 3 0xd044203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_MSG_DATA 3 0xd0442038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_RCC_CONFIG_MEMSIZE 3 0xd040378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_RCC_CONFIG_RESERVED 3 0xd0403790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_RCC_DOORBELL_APER_EN 3 0xd0403780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_RCC_ERR_LOG 3 0xd0403694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF8_RCC_IOV_FUNC_IDENTIFIER 3 0xd0403794 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_PBA 3 0xd04c3000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_HI 3 0xd04c2004 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_LO 3 0xd04c2000 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_CONTROL 3 0xd04c200c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_MSG_DATA 3 0xd04c2008 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_HI 3 0xd04c2014 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_LO 3 0xd04c2010 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_CONTROL 3 0xd04c201c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_MSG_DATA 3 0xd04c2018 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_HI 3 0xd04c2024 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_LO 3 0xd04c2020 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_CONTROL 3 0xd04c202c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_MSG_DATA 3 0xd04c2028 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_HI 3 0xd04c2034 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_LO 3 0xd04c2030 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_CONTROL 3 0xd04c203c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_MSG_DATA 3 0xd04c2038 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_RCC_CONFIG_MEMSIZE 3 0xd048378c 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_RCC_CONFIG_RESERVED 3 0xd0483790 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_RCC_DOORBELL_APER_EN 3 0xd0483780 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_RCC_ERR_LOG 3 0xd0483694 0 0 4294967295
cfgRCC_DEV0_EPF0_VF9_RCC_IOV_FUNC_IDENTIFIER 3 0xd0483794 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP0 3 0x30203514 7 0 4294967295
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
cfgRCC_DEV0_EPF1_STRAP2 3 0x30203544 16 0 4294967295
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
cfgRCC_DEV0_EPF1_STRAP20 3 0x30203548 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP21 3 0x3020354c 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP22 3 0x30203550 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP23 3 0x30203554 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP24 3 0x30203558 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP25 3 0x3020355c 0 0 4294967295
cfgRCC_DEV0_EPF1_STRAP3 3 0x30203560 12 0 4294967295
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
cfgRCC_DEV0_EPF1_STRAP4 3 0x30203564 5 0 4294967295
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
cfgRCC_DEV0_EPF1_STRAP5 3 0x30203568 2 0 4294967295
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
cfgRCC_DEV0_EPF1_STRAP6 3 0x3020356c 1 0 4294967295
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
cfgRCC_DEV0_EPF1_STRAP7 3 0x30203570 0 0 4294967295
cfgRCC_DEV0_LINK_CNTL 3 0x302037f4 4 0 4294967295
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
cfgRCC_DEV0_PORT_STRAP0 3 0x3020349c 10 0 4294967295
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
cfgRCC_DEV0_PORT_STRAP1 3 0x302034a0 2 0 4294967295
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
cfgRCC_DEV0_PORT_STRAP10 3 0x302034a4 7 0 4294967295
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
cfgRCC_DEV0_PORT_STRAP11 3 0x302034a8 5 0 4294967295
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
cfgRCC_DEV0_PORT_STRAP12 3 0x302034ac 1 0 4294967295
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
cfgRCC_DEV0_PORT_STRAP13 3 0x302034b0 4 0 4294967295
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
cfgRCC_DEV0_PORT_STRAP14 3 0x302034b4 5 0 4294967295
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
cfgRCC_DEV0_PORT_STRAP2 3 0x302034b8 20 0 4294967295
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
cfgRCC_DEV0_PORT_STRAP3 3 0x302034bc 16 0 4294967295
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
cfgRCC_DEV0_PORT_STRAP4 3 0x302034c0 4 0 4294967295
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
cfgRCC_DEV0_PORT_STRAP5 3 0x302034c4 17 0 4294967295
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
cfgRCC_DEV0_PORT_STRAP6 3 0x302034c8 17 0 4294967295
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
cfgRCC_DEV0_PORT_STRAP7 3 0x302034cc 6 0 4294967295
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
cfgRCC_DEV0_PORT_STRAP8 3 0x302034d0 4 0 4294967295
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
cfgRCC_DEV0_PORT_STRAP9 3 0x302034d4 3 0 4294967295
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
cfgRCC_DEVFUNCNUM_LIST0 3 0x302037e8 4 0 4294967295
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
cfgRCC_DEVFUNCNUM_LIST1 3 0x302037ec 4 0 4294967295
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
cfgRCC_EP_REQUESTERID_RESTORE 3 0x302037fc 2 0 4294967295
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
cfgRCC_ERR_INT_CNTL 3 0x30203698 1 0 4294967295
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
cfgRCC_FEATURES_CONTROL_MISC 3 0x302037ac 13 0 4294967295
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
cfgRCC_GPUIOV_REGION 3 0x302036b0 2 0 4294967295
	LFB_REGION 0 3
	MAX_REGION 4 7
cfgRCC_HOST_BUSNUM 3 0x302037c4 1 0 4294967295
	HOST_ID 0 15
cfgRCC_LTR_LSWITCH_CNTL 3 0x30203800 1 0 4294967295
	LSWITCH_LATENCY_VALUE 0 9
cfgRCC_MARGIN_PARAM_CNTL0 3 0x302036a8 9 0 4294967295
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
cfgRCC_MARGIN_PARAM_CNTL1 3 0x302036ac 4 0 4294967295
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
cfgRCC_MH_ARB_CNTL 3 0x30203804 2 0 4294967295
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
cfgRCC_PEER0_FB_OFFSET_HI 3 0x302037c8 1 0 4294967295
	PEER0_FB_OFFSET_HI 0 19
cfgRCC_PEER0_FB_OFFSET_LO 3 0x302037cc 2 0 4294967295
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
cfgRCC_PEER1_FB_OFFSET_HI 3 0x302037d0 1 0 4294967295
	PEER1_FB_OFFSET_HI 0 19
cfgRCC_PEER1_FB_OFFSET_LO 3 0x302037d4 2 0 4294967295
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
cfgRCC_PEER2_FB_OFFSET_HI 3 0x302037d8 1 0 4294967295
	PEER2_FB_OFFSET_HI 0 19
cfgRCC_PEER2_FB_OFFSET_LO 3 0x302037dc 2 0 4294967295
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
cfgRCC_PEER3_FB_OFFSET_HI 3 0x302037e0 1 0 4294967295
	PEER3_FB_OFFSET_HI 0 19
cfgRCC_PEER3_FB_OFFSET_LO 3 0x302037e4 2 0 4294967295
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
cfgRCC_PEER_REG_RANGE0 3 0x30203778 2 0 4294967295
	START_ADDR 0 15
	END_ADDR 16 31
cfgRCC_PEER_REG_RANGE1 3 0x3020377c 2 0 4294967295
	START_ADDR 0 15
	END_ADDR 16 31
cfgRCC_RESET_EN 3 0x302036a0 1 0 4294967295
	DB_APER_RESET_EN 15 15
cfgRCC_VDM_SUPPORT 3 0x302036a4 5 0 4294967295
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
cfgRCC_XDMA_HI 3 0x302037a8 1 0 4294967295
	BIF_XDMA_UPPER_BOUND 0 30
cfgRCC_XDMA_LO 3 0x302037a4 2 0 4294967295
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
cfgREMAP_HDP_MEM_FLUSH_CNTL 3 0x30203934 1 0 4294967295
	ADDRESS 2 18
cfgREMAP_HDP_REG_FLUSH_CNTL 3 0x30203938 1 0 4294967295
	ADDRESS 2 18
cfgS2A_MISC_CNTL 3 0x30203bfc 5 0 4294967295
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
cfgSBIOS_SCRATCH_0 3 0x30200120 1 0 4294967295
	SBIOS_SCRATCH_0 0 31
cfgSBIOS_SCRATCH_1 3 0x30200124 1 0 4294967295
	SBIOS_SCRATCH_1 0 31
cfgSBIOS_SCRATCH_10 3 0x302002e8 1 0 4294967295
	SBIOS_SCRATCH_10 0 31
cfgSBIOS_SCRATCH_11 3 0x302002ec 1 0 4294967295
	SBIOS_SCRATCH_11 0 31
cfgSBIOS_SCRATCH_12 3 0x302002f0 1 0 4294967295
	SBIOS_SCRATCH_12 0 31
cfgSBIOS_SCRATCH_13 3 0x302002f4 1 0 4294967295
	SBIOS_SCRATCH_13 0 31
cfgSBIOS_SCRATCH_14 3 0x302002f8 1 0 4294967295
	SBIOS_SCRATCH_14 0 31
cfgSBIOS_SCRATCH_15 3 0x302002fc 1 0 4294967295
	SBIOS_SCRATCH_15 0 31
cfgSBIOS_SCRATCH_2 3 0x30200128 1 0 4294967295
	SBIOS_SCRATCH_2 0 31
cfgSBIOS_SCRATCH_3 3 0x3020012c 1 0 4294967295
	SBIOS_SCRATCH_3 0 31
cfgSBIOS_SCRATCH_4 3 0x302002d0 1 0 4294967295
	SBIOS_SCRATCH_4 0 31
cfgSBIOS_SCRATCH_5 3 0x302002d4 1 0 4294967295
	SBIOS_SCRATCH_5 0 31
cfgSBIOS_SCRATCH_6 3 0x302002d8 1 0 4294967295
	SBIOS_SCRATCH_6 0 31
cfgSBIOS_SCRATCH_7 3 0x302002dc 1 0 4294967295
	SBIOS_SCRATCH_7 0 31
cfgSBIOS_SCRATCH_8 3 0x302002e0 1 0 4294967295
	SBIOS_SCRATCH_8 0 31
cfgSBIOS_SCRATCH_9 3 0x302002e4 1 0 4294967295
	SBIOS_SCRATCH_9 0 31
cfgSHADOW_BASE_ADDR_1 3 0xfffe30000010 1 0 4294967295
	BAR1_UP 0 31
cfgSHADOW_BASE_ADDR_2 3 0xfffe30000014 1 0 4294967295
	BAR2_UP 0 31
cfgSHADOW_COMMAND 3 0xfffe30000004 2 0 4294967295
	IOEN_UP 0 0
	MEMEN_UP 1 1
cfgSHADOW_IO_BASE_LIMIT 3 0xfffe3000001c 2 0 4294967295
	IO_BASE_UP 4 7
	IO_LIMIT_UP 12 15
cfgSHADOW_IO_BASE_LIMIT_HI 3 0xfffe30000030 2 0 4294967295
	IO_BASE_31_16_UP 0 15
	IO_LIMIT_31_16_UP 16 31
cfgSHADOW_MEM_BASE_LIMIT 3 0xfffe30000020 4 0 4294967295
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20_UP 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20_UP 20 31
cfgSHADOW_PREF_BASE_LIMIT 3 0xfffe30000024 4 0 4294967295
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20_UP 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20_UP 20 31
cfgSHADOW_PREF_BASE_UPPER 3 0xfffe30000028 1 0 4294967295
	PREF_BASE_UPPER_UP 0 31
cfgSHADOW_PREF_LIMIT_UPPER 3 0xfffe3000002c 1 0 4294967295
	PREF_LIMIT_UPPER_UP 0 31
cfgSHADOW_SUB_BUS_NUMBER_LATENCY 3 0xfffe30000018 2 0 4294967295
	SECONDARY_BUS_UP 8 15
	SUB_BUS_NUM_UP 16 23
cfgSHUB_REGS_IF_CTL 3 0x30203b8c 1 0 4294967295
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
cfgSUC_DATA 3 0xfffe300000e4 1 0 4294967295
	SUC_DATA 0 31
cfgSUC_INDEX 3 0xfffe300000e0 1 0 4294967295
	SUC_INDEX 0 31
cfgSUM_DATA 3 0x1000e4 1 0 4294967295
	SUM_DATA 0 31
cfgSUM_INDEX 3 0x1000e0 1 0 4294967295
	SUM_INDEX 0 31
cfgSUM_INDEX_HI 3 0x1000ec 1 0 4294967295
	SUM_INDEX_HI 0 7
regBIFC_ATHUB_ACT_CNTL 0 0xe82f 6 0 5
	ATHUB_ACT_GSI_RSP_STS_TYPE 0 2
	ATHUB_SLFR_DATAERR_RSP_STS_TYPE 3 5
	ATHUB_ACT_GSI_REQ_DROP_DIS 8 8
	GSI_ATHUB_ACT_FLUSH_TRIGGER 9 9
	GMI_ATHUB_ACT_FLUSH_TRIGGER 10 10
	ATHUB_ACT_GSI_SST_PP_REQ_DROP_EN 11 11
regBIFC_BME_ERR_LOG_HB 0 0xe8ab 0 0 5
regBIFC_BME_ERR_LOG_LB 0 0xe806 8 0 5
	DMA_ON_BME_LOW_DEV0_F0 0 0
	DMA_ON_BME_LOW_DEV0_F1 1 1
	DMA_ON_BME_LOW_DEV0_F2 2 2
	DMA_ON_BME_LOW_DEV0_F3 3 3
	CLEAR_DMA_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_DMA_ON_BME_LOW_DEV0_F1 17 17
	CLEAR_DMA_ON_BME_LOW_DEV0_F2 18 18
	CLEAR_DMA_ON_BME_LOW_DEV0_F3 19 19
regBIFC_DMA_ATTR_CNTL2_DEV0 0 0xe81a 8 0 5
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F0 0 0
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F1 4 4
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F2 8 8
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F3 12 12
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F4 16 16
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F5 20 20
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F6 24 24
	BLKLVL_BYPASS_PCIE_IDO_CONTROL_DEV0_F7 28 28
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1 0 0xe80a 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F0 0 1
	TX_IDO_OVERIDE_NP_DEV0_F0 2 3
	BLKLVL_FOR_IDO_DEV0_F0 4 5
	TX_RO_OVERIDE_P_DEV0_F0 6 7
	TX_RO_OVERIDE_NP_DEV0_F0 8 9
	TX_SNR_OVERIDE_P_DEV0_F0 10 11
	TX_SNR_OVERIDE_NP_DEV0_F0 12 13
	BLKLVL_FOR_NONIDO_DEV0_F0 14 15
	TX_IDO_OVERIDE_P_DEV0_F1 16 17
	TX_IDO_OVERIDE_NP_DEV0_F1 18 19
	BLKLVL_FOR_IDO_DEV0_F1 20 21
	TX_RO_OVERIDE_P_DEV0_F1 22 23
	TX_RO_OVERIDE_NP_DEV0_F1 24 25
	TX_SNR_OVERIDE_P_DEV0_F1 26 27
	TX_SNR_OVERIDE_NP_DEV0_F1 28 29
	BLKLVL_FOR_NONIDO_DEV0_F1 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3 0 0xe80b 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F2 0 1
	TX_IDO_OVERIDE_NP_DEV0_F2 2 3
	BLKLVL_FOR_IDO_DEV0_F2 4 5
	TX_RO_OVERIDE_P_DEV0_F2 6 7
	TX_RO_OVERIDE_NP_DEV0_F2 8 9
	TX_SNR_OVERIDE_P_DEV0_F2 10 11
	TX_SNR_OVERIDE_NP_DEV0_F2 12 13
	BLKLVL_FOR_NONIDO_DEV0_F2 14 15
	TX_IDO_OVERIDE_P_DEV0_F3 16 17
	TX_IDO_OVERIDE_NP_DEV0_F3 18 19
	BLKLVL_FOR_IDO_DEV0_F3 20 21
	TX_RO_OVERIDE_P_DEV0_F3 22 23
	TX_RO_OVERIDE_NP_DEV0_F3 24 25
	TX_SNR_OVERIDE_P_DEV0_F3 26 27
	TX_SNR_OVERIDE_NP_DEV0_F3 28 29
	BLKLVL_FOR_NONIDO_DEV0_F3 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5 0 0xe80c 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F4 0 1
	TX_IDO_OVERIDE_NP_DEV0_F4 2 3
	BLKLVL_FOR_IDO_DEV0_F4 4 5
	TX_RO_OVERIDE_P_DEV0_F4 6 7
	TX_RO_OVERIDE_NP_DEV0_F4 8 9
	TX_SNR_OVERIDE_P_DEV0_F4 10 11
	TX_SNR_OVERIDE_NP_DEV0_F4 12 13
	BLKLVL_FOR_NONIDO_DEV0_F4 14 15
	TX_IDO_OVERIDE_P_DEV0_F5 16 17
	TX_IDO_OVERIDE_NP_DEV0_F5 18 19
	BLKLVL_FOR_IDO_DEV0_F5 20 21
	TX_RO_OVERIDE_P_DEV0_F5 22 23
	TX_RO_OVERIDE_NP_DEV0_F5 24 25
	TX_SNR_OVERIDE_P_DEV0_F5 26 27
	TX_SNR_OVERIDE_NP_DEV0_F5 28 29
	BLKLVL_FOR_NONIDO_DEV0_F5 30 31
regBIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7 0 0xe80d 16 0 5
	TX_IDO_OVERIDE_P_DEV0_F6 0 1
	TX_IDO_OVERIDE_NP_DEV0_F6 2 3
	BLKLVL_FOR_IDO_DEV0_F6 4 5
	TX_RO_OVERIDE_P_DEV0_F6 6 7
	TX_RO_OVERIDE_NP_DEV0_F6 8 9
	TX_SNR_OVERIDE_P_DEV0_F6 10 11
	TX_SNR_OVERIDE_NP_DEV0_F6 12 13
	BLKLVL_FOR_NONIDO_DEV0_F6 14 15
	TX_IDO_OVERIDE_P_DEV0_F7 16 17
	TX_IDO_OVERIDE_NP_DEV0_F7 18 19
	BLKLVL_FOR_IDO_DEV0_F7 20 21
	TX_RO_OVERIDE_P_DEV0_F7 22 23
	TX_RO_OVERIDE_NP_DEV0_F7 24 25
	TX_SNR_OVERIDE_P_DEV0_F7 26 27
	TX_SNR_OVERIDE_NP_DEV0_F7 28 29
	BLKLVL_FOR_NONIDO_DEV0_F7 30 31
regBIFC_EARLY_WAKEUP_CNTL 0 0xe8d2 3 0 5
	NBIF_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NBIF_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NBIF_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regBIFC_GMI_SDP_DAT_POOLCRED_ALLOC 0 0xe8c3 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SDP_REQ_POOLCRED_ALLOC 0 0xe8c2 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SST_RDRSP_POOLCRED_ALLOC 0 0xe8c4 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GMI_SST_WRRSP_POOLCRED_ALLOC 0 0xe8c5 8 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
	VC2_ALLOC 8 11
	VC3_ALLOC 12 15
	VC4_ALLOC 16 19
	VC5_ALLOC 20 23
	VC6_ALLOC 24 27
	VC7_ALLOC 28 31
regBIFC_GSI_CNTL 0 0xe829 18 0 5
	GSI_SDP_RSP_ARB_MODE 0 1
	GSI_CPL_RSP_ARB_MODE 2 4
	GSI_CPL_INTERLEAVING_EN 5 5
	GSI_CPL_PCR_EP_CAUSE_UR_EN 6 6
	GSI_CPL_SMN_P_EP_CAUSE_UR_EN 7 7
	GSI_CPL_SMN_NP_EP_CAUSE_UR_EN 8 8
	GSI_CPL_SST_EP_CAUSE_UR_EN 9 9
	GSI_SDP_REQ_ARB_MODE 10 11
	GSI_SMN_REQ_ARB_MODE 12 13
	GSI_CPL_SST_ATOMIC_EP_CAUSE_UR_EN 14 14
	GSI_SMN_PARITY_CHK_BE_MSK 15 15
	GSI_SMN_BURST_EN 16 16
	GSI_SMN_256B_SPLIT_64B_EN 17 17
	SMN_PP_PIPE_ENABLE 27 27
	HDP_FB_UPLIMIT_COUNT_FBFLUSH 28 28
	HDP_FB_UPLIMIT_COUNT_HDPFLUSH 29 29
	HDP_FB_UPLIMIT_COUNT_HDPRD 30 30
	HDP_FB_UPLIMIT_COUNT_ALL 31 31
regBIFC_HRP_SDP_RDRSP_POOLCRED_ALLOC 0 0xe8c1 2 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HRP_SDP_WRRSP_POOLCRED_ALLOC 0 0xe8c0 2 0 5
	VC0_ALLOC 0 3
	VC1_ALLOC 4 7
regBIFC_HSTARB_CNTL 0 0xe828 2 0 5
	SLVARB_MODE 0 1
	CFG_BLOCK_P_EN 8 8
regBIFC_LC_TIMER_CTRL 0 0xe807 2 0 5
	ASPM_IDLE_TIMER_SCALE 0 15
	L1_EXIT_TIMER_SCALE 16 31
regBIFC_MISC_CTRL0 0 0xe804 24 0 5
	DMA_VC4_NON_DVM_STS 4 7
	DMA_CHAIN_BREAK_IN_RCMODE 8 8
	HST_ARB_CHAIN_LOCK_P 9 9
	GSI_SST_ARB_CHAIN_LOCK 10 10
	GSI_RD_SPLIT_STALL_FLUSH_EN 11 11
	GSI_RD_SPLIT_STALL_NPWR_DIS 12 12
	GSI_SET_PRECEEDINGWR_DIS 13 13
	HST_ARB_CHAIN_LOCK_NP 14 14
	HRP_CHAIN_DISABLE 15 15
	DMA_ATOMIC_LENGTH_CHK_DIS 16 16
	DMA_ATOMIC_FAILED_STS_SEL 17 17
	DMA_FORCE_VF_AS_PF_SRIOIVEN_LOW 18 18
	DMA_ADDR_KEEP_PH 19 19
	RCC_GMI_TD_FORCE_ZERO 20 20
	HST_FLUSH_DEFER_EN 21 21
	HST_FLUSH_CLR_LOCK_EN 22 22
	STFETCH_BLOCK_IN_RST 23 23
	PCIE_CAPABILITY_PROT_DIS 24 24
	ATS_MSG_BLOCK_IN_RST 25 25
	DMA_2ND_REQ_DIS 26 26
	PORT_DSTATE_BYPASS_MODE 27 27
	PME_TURNOFF_MODE 28 28
	HDP_P2P_DIRECT_ADD_ADJUST 30 30
	PCIESWUS_SELECTION 31 31
regBIFC_MISC_CTRL1 0 0xe805 29 0 5
	THT_HST_CPLD_POISON_REPORT 0 0
	DMA_REQ_POISON_REPORT 1 1
	DMA_REQ_ACSVIO_REPORT 2 2
	DMA_RSP_POISON_CPLD_REPORT 3 3
	GSI_SMN_WORST_ERR_STSTUS 4 4
	GSI_SDP_RDRSP_DATA_FORCE1_FOR_ERROR 5 5
	GSI_RDWR_BALANCE_DIS 6 6
	GMI_ATOMIC_POISON_DROP 7 7
	HST_UNSUPPORT_SDPCMD_STS 8 9
	HST_UNSUPPORT_SDPCMD_DATASTS 10 11
	DROP_OTHER_HT_ADDR_REQ 12 12
	DMAWRREQ_HSTRDRSP_ORDER_FORCE 13 13
	DMAWRREQ_HSTRDRSP_ORDER_FORCE_VALUE 14 14
	UPS_SDP_RDY_TIE1 15 15
	GMI_RCC_DN_BME_DROP_DIS 16 16
	GMI_RCC_EP_BME_DROP_DIS 17 17
	GMI_BIH_DN_BME_DROP_DIS 18 18
	GMI_BIH_EP_BME_DROP_DIS 19 19
	GSI_SDP_RDRSP_DATA_FORCE0_FOR_ERROR 20 20
	DMAWRREQ_HSTWRRSP_ORDER_FORCE 21 21
	DMAWRREQ_HSTWRRSP_ORDER_FORCE_VALUE 22 22
	GMI_ATOMIC_POISON_FOR_AERLOG 23 23
	GMI_RDSIZED_REQATTR_MASK 24 24
	GMI_RDSIZEDDW_REQATTR_MASK 25 25
	GMI_WRSIZED_REQATTR_MASK 26 26
	GMI_WRSIZEDFL_REQATTR_MASK 27 27
	GMI_FORCE_NOT_SEND_NON_BASEVC_RSPCREDIT 28 28
	GMI_CPLBUF_EN 29 29
	GMI_MSG_BLOCKLVL_SEL 30 31
regBIFC_PASID_CHECK_DIS 0 0xe82b 4 0 5
	PASID_CHECK_DIS_DEV0_F0 0 0
	PASID_CHECK_DIS_DEV0_F1 1 1
	PASID_CHECK_DIS_DEV0_F2 2 2
	PASID_CHECK_DIS_DEV0_F3 3 3
regBIFC_PASID_STS 0 0xe82e 1 0 5
	PASID_STS 0 3
regBIFC_PCIEFUNC_CNTL 0 0xe82a 2 0 5
	DMA_NON_PCIEFUNC_BUSDEVFUNC 0 15
	MP1SYSHUBDATA_DRAM_IS_PCIEFUNC 16 16
regBIFC_PERF_CNTL_0 0 0xe830 6 0 5
	PERF_CNT_MMIO_RD_EN 0 0
	PERF_CNT_MMIO_WR_EN 1 1
	PERF_CNT_MMIO_RD_RESET 8 8
	PERF_CNT_MMIO_WR_RESET 9 9
	PERF_CNT_MMIO_RD_SEL 16 22
	PERF_CNT_MMIO_WR_SEL 24 30
regBIFC_PERF_CNTL_1 0 0xe831 6 0 5
	PERF_CNT_DMA_RD_EN 0 0
	PERF_CNT_DMA_WR_EN 1 1
	PERF_CNT_DMA_RD_RESET 4 4
	PERF_CNT_DMA_WR_RESET 5 5
	PERF_CNT_DMA_RD_SEL 8 15
	PERF_CNT_DMA_WR_SEL 16 24
regBIFC_PERF_CNT_DMA_RD_H16BIT 0 0xe8f2 1 0 5
	PERF_CNT_DMA_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_RD_L32BIT 0 0xe834 1 0 5
	PERF_CNT_DMA_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_DMA_WR_H16BIT 0 0xe8f3 1 0 5
	PERF_CNT_DMA_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_DMA_WR_L32BIT 0 0xe835 1 0 5
	PERF_CNT_DMA_WR_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_RD_H16BIT 0 0xe8f0 1 0 5
	PERF_CNT_MMIO_RD_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_RD_L32BIT 0 0xe832 1 0 5
	PERF_CNT_MMIO_RD_VALUE_L32BIT 0 31
regBIFC_PERF_CNT_MMIO_WR_H16BIT 0 0xe8f1 1 0 5
	PERF_CNT_MMIO_WR_VALUE_H16BIT 0 15
regBIFC_PERF_CNT_MMIO_WR_L32BIT 0 0xe833 1 0 5
	PERF_CNT_MMIO_WR_VALUE_L32BIT 0 31
regBIFC_RCCBIH_BME_ERR_LOG0 0 0xe808 8 0 5
	RCCBIH_ON_BME_LOW_DEV0_F0 0 0
	RCCBIH_ON_BME_LOW_DEV0_F1 1 1
	RCCBIH_ON_BME_LOW_DEV0_F2 2 2
	RCCBIH_ON_BME_LOW_DEV0_F3 3 3
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F0 16 16
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F1 17 17
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F2 18 18
	CLEAR_RCCBIH_ON_BME_LOW_DEV0_F3 19 19
regBIFC_SDP_CNTL_0 0 0xe82c 4 0 5
	HRP_SDP_DISCON_HYSTERESIS 0 7
	GSI_SDP_DISCON_HYSTERESIS 8 15
	GMI_DNS_SDP_DISCON_HYSTERESIS 16 23
	GMI_UPS_SDP_DISCON_HYSTERESIS 24 31
regBIFC_SDP_CNTL_1 0 0xe82d 9 0 5
	HRP_SDP_DISCON_DIS 0 0
	GSI_SDP_DISCON_DIS 1 1
	GMI_DNS_SDP_DISCON_DIS 2 2
	GMI_UPS_SDP_DISCON_DIS 3 3
	HRP_SDP_DISCON_VLINK_NONL0_ONLY 4 4
	NP_KEEP_GOING_STALL_P 5 5
	GMI_UPS_SDP_DISCON_VLINK_NONL0_ONLY 7 7
	ATOMIC_STALL_BY_RDWR_EN 8 8
	POOL_CREDIT_ALLOC_OVERRIDE_DYNAMIC 9 9
regBIFC_SDP_CNTL_2 0 0xe837 4 0 5
	SDP_SION_DISCON_HYSTERESIS 0 7
	SDP_SION_DISCON_HYSTERESIS_H 8 11
	HRP_SDP_DISCON_HYSTERESIS_H 16 19
	GSI_SDP_DISCON_HYSTERESIS_H 24 27
regBIFL_IOHUB_RAS_IH_CNTL 0 0xe7fe 1 0 5
	BIFL_RAS_IH_INTR_EN 0 0
regBIFL_RAS_CENTRAL_CNTL 0 0xe400 5 0 5
	BIFL_RAS_CONTL_ERREVENT_HST_STALL_DIS 27 27
	BIFL_RAS_CONTL_ERREVENT_STALL_DIS 28 28
	BIFL_RAS_CONTL_ERREVENT_DIS 29 29
	BIFL_RAS_CONTL_INTR_DIS 30 30
	BIFL_LINKDIS_TRIG_EGRESS_STALL_DIS 31 31
regBIFL_RAS_CENTRAL_STATUS 0 0xe410 7 0 5
	BIFL_L2C_EgStall_det 0 0
	BIFL_L2C_ErrEvent_det 1 1
	BIFL_C2L_EgStall_det 2 2
	BIFL_C2L_ErrEvent_det 3 3
	BIFL_RasContller_ErrEvent_Recv 29 29
	BIFL_RasContller_Intr_Recv 30 30
	BIFL_LinkDis_Recv 31 31
regBIFL_RAS_LEAF0_CTRL 0 0xe420 16 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
regBIFL_RAS_LEAF0_STATUS 0 0xe430 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF1_CTRL 0 0xe421 16 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
regBIFL_RAS_LEAF1_STATUS 0 0xe431 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF2_CTRL 0 0xe422 16 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
regBIFL_RAS_LEAF2_STATUS 0 0xe432 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_LEAF3_CTRL 0 0xe423 16 0 5
	ERR_EVENT_DET_EN 0 0
	POISON_ERREVENT_EN 1 1
	POISON_STALL_EN 2 2
	PARITY_ERREVENT_EN 3 3
	PARITY_STALL_EN 4 4
	RCVERREVENT_ERREVENT_EN 5 5
	RCVERREVENT_STALL_EN 6 6
	ERR_EVENT_GEN_EN 8 8
	EGRESS_STALL_GEN_EN 9 9
	ERR_EVENT_PROP_EN 10 10
	EGRESS_STALL_PROP_EN 11 11
	ERR_EVENT_RAS_INTR_EN 16 16
	PARITY_ERREVENT_LOG_MCA 17 17
	POISON_ERREVENT_LOG_MCA 18 18
	TIMEOUT_ERREVENT_LOG_MCA 19 19
	RCVERREVENT_ERREVENT_LOG_MCA 20 20
regBIFL_RAS_LEAF3_STATUS 0 0xe433 7 0 5
	ERR_EVENT_RECV 0 0
	POISON_ERR_DET 1 1
	PARITY_ERR_DET 2 2
	ERR_EVENT_GENN_STAT 8 8
	EGRESS_STALLED_GENN_STAT 9 9
	ERR_EVENT_PROP_STAT 10 10
	EGRESS_STALLED_PROP_STAT 11 11
regBIFL_RAS_VWR_FROM_IOHUB 0 0xe7ff 1 0 5
	BIFL_RAS_IH_INTR_TRIG 0 0
regBIF_ATOMIC_ERR_LOG_DEV0_F0 0 0xe850 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F0 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F0 1 1
	UR_ATOMIC_LENGTH_DEV0_F0 2 2
	UR_ATOMIC_NR_DEV0_F0 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F0 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F0 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F0 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F0 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F1 0 0xe851 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F1 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F1 1 1
	UR_ATOMIC_LENGTH_DEV0_F1 2 2
	UR_ATOMIC_NR_DEV0_F1 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F1 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F1 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F1 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F1 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F2 0 0xe852 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F2 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F2 1 1
	UR_ATOMIC_LENGTH_DEV0_F2 2 2
	UR_ATOMIC_NR_DEV0_F2 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F2 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F2 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F2 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F2 19 19
regBIF_ATOMIC_ERR_LOG_DEV0_F3 0 0xe853 8 0 5
	UR_ATOMIC_OPCODE_DEV0_F3 0 0
	UR_ATOMIC_REQEN_LOW_DEV0_F3 1 1
	UR_ATOMIC_LENGTH_DEV0_F3 2 2
	UR_ATOMIC_NR_DEV0_F3 3 3
	CLEAR_UR_ATOMIC_OPCODE_DEV0_F3 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW_DEV0_F3 17 17
	CLEAR_UR_ATOMIC_LENGTH_DEV0_F3 18 18
	CLEAR_UR_ATOMIC_NR_DEV0_F3 19 19
regBIF_BX0_BIF_DOORBELL_CNTL 0 0xfd 9 0 2
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX0_BIF_DOORBELL_INT_CNTL 0 0xfe 14 0 2
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX0_BIF_FB_EN 0 0x100 2 0 2
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX0_BIF_FEATURES_CONTROL_MISC 0 0xfb 10 0 2
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
regBIF_BX0_BIF_INTR_CNTL 0 0x101 1 0 2
	RAS_INTR_VEC_SEL 0 0
regBIF_BX0_BIF_MM_INDACCESS_CNTL 0 0xe6 1 0 2
	MM_INDACCESS_DIS 1 1
regBIF_BX0_BIF_MP1_INTR_CTRL 0 0x142 1 0 2
	BACO_EXIT_DONE 0 0
regBIF_BX0_BIF_MST_TRANS_PENDING_VF 0 0x109 1 0 2
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX0_BIF_RB_BASE 0 0x130 1 0 2
	ADDR 0 31
regBIF_BX0_BIF_RB_CNTL 0 0x12f 9 0 2
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX0_BIF_RB_RPTR 0 0x131 1 0 2
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR 0 0x132 2 0 2
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX0_BIF_RB_WPTR_ADDR_HI 0 0x133 1 0 2
	ADDR 0 7
regBIF_BX0_BIF_RB_WPTR_ADDR_LO 0 0x134 1 0 2
	ADDR 2 31
regBIF_BX0_BIF_RLC_INTR_CNTL 0 0x4c 0 0 1
regBIF_BX0_BIF_SCRATCH0 0 0xe8 1 0 2
	BIF_SCRATCH0 0 31
regBIF_BX0_BIF_SCRATCH1 0 0xe9 1 0 2
	BIF_SCRATCH1 0 31
regBIF_BX0_BIF_SLV_TRANS_PENDING_VF 0 0x10a 1 0 2
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX0_BIF_UVD_INTR_CNTL 0 0x4e 0 0 1
regBIF_BX0_BIF_VCE_INTR_CNTL 0 0x4d 0 0 1
regBIF_BX0_BIOS_SCRATCH_0 0 0x38 1 0 1
	BIOS_SCRATCH_0 0 31
regBIF_BX0_BIOS_SCRATCH_1 0 0x39 1 0 1
	BIOS_SCRATCH_1 0 31
regBIF_BX0_BIOS_SCRATCH_10 0 0x42 1 0 1
	BIOS_SCRATCH_10 0 31
regBIF_BX0_BIOS_SCRATCH_11 0 0x43 1 0 1
	BIOS_SCRATCH_11 0 31
regBIF_BX0_BIOS_SCRATCH_12 0 0x44 1 0 1
	BIOS_SCRATCH_12 0 31
regBIF_BX0_BIOS_SCRATCH_13 0 0x45 1 0 1
	BIOS_SCRATCH_13 0 31
regBIF_BX0_BIOS_SCRATCH_14 0 0x46 1 0 1
	BIOS_SCRATCH_14 0 31
regBIF_BX0_BIOS_SCRATCH_15 0 0x47 1 0 1
	BIOS_SCRATCH_15 0 31
regBIF_BX0_BIOS_SCRATCH_2 0 0x3a 1 0 1
	BIOS_SCRATCH_2 0 31
regBIF_BX0_BIOS_SCRATCH_3 0 0x3b 1 0 1
	BIOS_SCRATCH_3 0 31
regBIF_BX0_BIOS_SCRATCH_4 0 0x3c 1 0 1
	BIOS_SCRATCH_4 0 31
regBIF_BX0_BIOS_SCRATCH_5 0 0x3d 1 0 1
	BIOS_SCRATCH_5 0 31
regBIF_BX0_BIOS_SCRATCH_6 0 0x3e 1 0 1
	BIOS_SCRATCH_6 0 31
regBIF_BX0_BIOS_SCRATCH_7 0 0x3f 1 0 1
	BIOS_SCRATCH_7 0 31
regBIF_BX0_BIOS_SCRATCH_8 0 0x40 1 0 1
	BIOS_SCRATCH_8 0 31
regBIF_BX0_BIOS_SCRATCH_9 0 0x41 1 0 1
	BIOS_SCRATCH_9 0 31
regBIF_BX0_BUS_CNTL 0 0xe7 15 0 2
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX0_BX_RESET_CNTL 0 0xf0 1 0 2
	LINK_TRAIN_EN 0 0
regBIF_BX0_BX_RESET_EN 0 0xed 1 0 2
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX0_CC_BIF_BX_PINSTRAP0 0 0xe4 0 0 2
regBIF_BX0_CC_BIF_BX_STRAP0 0 0xe2 1 0 2
	STRAP_RESERVED 25 31
regBIF_BX0_CLKREQB_PAD_CNTL 0 0xf8 13 0 2
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX0_DRIVER_SCRATCH_0 0 0x80 1 0 1
	DRIVER_SCRATCH_0 0 31
regBIF_BX0_DRIVER_SCRATCH_1 0 0x81 1 0 1
	DRIVER_SCRATCH_1 0 31
regBIF_BX0_DRIVER_SCRATCH_10 0 0x8a 1 0 1
	DRIVER_SCRATCH_10 0 31
regBIF_BX0_DRIVER_SCRATCH_11 0 0x8b 1 0 1
	DRIVER_SCRATCH_11 0 31
regBIF_BX0_DRIVER_SCRATCH_12 0 0x8c 1 0 1
	DRIVER_SCRATCH_12 0 31
regBIF_BX0_DRIVER_SCRATCH_13 0 0x8d 1 0 1
	DRIVER_SCRATCH_13 0 31
regBIF_BX0_DRIVER_SCRATCH_14 0 0x8e 1 0 1
	DRIVER_SCRATCH_14 0 31
regBIF_BX0_DRIVER_SCRATCH_15 0 0x8f 1 0 1
	DRIVER_SCRATCH_15 0 31
regBIF_BX0_DRIVER_SCRATCH_2 0 0x82 1 0 1
	DRIVER_SCRATCH_2 0 31
regBIF_BX0_DRIVER_SCRATCH_3 0 0x83 1 0 1
	DRIVER_SCRATCH_3 0 31
regBIF_BX0_DRIVER_SCRATCH_4 0 0x84 1 0 1
	DRIVER_SCRATCH_4 0 31
regBIF_BX0_DRIVER_SCRATCH_5 0 0x85 1 0 1
	DRIVER_SCRATCH_5 0 31
regBIF_BX0_DRIVER_SCRATCH_6 0 0x86 1 0 1
	DRIVER_SCRATCH_6 0 31
regBIF_BX0_DRIVER_SCRATCH_7 0 0x87 1 0 1
	DRIVER_SCRATCH_7 0 31
regBIF_BX0_DRIVER_SCRATCH_8 0 0x88 1 0 1
	DRIVER_SCRATCH_8 0 31
regBIF_BX0_DRIVER_SCRATCH_9 0 0x89 1 0 1
	DRIVER_SCRATCH_9 0 31
regBIF_BX0_FW_SCRATCH_0 0 0x90 1 0 1
	FW_SCRATCH_0 0 31
regBIF_BX0_FW_SCRATCH_1 0 0x91 1 0 1
	FW_SCRATCH_1 0 31
regBIF_BX0_FW_SCRATCH_10 0 0x9a 1 0 1
	FW_SCRATCH_10 0 31
regBIF_BX0_FW_SCRATCH_11 0 0x9b 1 0 1
	FW_SCRATCH_11 0 31
regBIF_BX0_FW_SCRATCH_12 0 0x9c 1 0 1
	FW_SCRATCH_12 0 31
regBIF_BX0_FW_SCRATCH_13 0 0x9d 1 0 1
	FW_SCRATCH_13 0 31
regBIF_BX0_FW_SCRATCH_14 0 0x9e 1 0 1
	FW_SCRATCH_14 0 31
regBIF_BX0_FW_SCRATCH_15 0 0x9f 1 0 1
	FW_SCRATCH_15 0 31
regBIF_BX0_FW_SCRATCH_2 0 0x92 1 0 1
	FW_SCRATCH_2 0 31
regBIF_BX0_FW_SCRATCH_3 0 0x93 1 0 1
	FW_SCRATCH_3 0 31
regBIF_BX0_FW_SCRATCH_4 0 0x94 1 0 1
	FW_SCRATCH_4 0 31
regBIF_BX0_FW_SCRATCH_5 0 0x95 1 0 1
	FW_SCRATCH_5 0 31
regBIF_BX0_FW_SCRATCH_6 0 0x96 1 0 1
	FW_SCRATCH_6 0 31
regBIF_BX0_FW_SCRATCH_7 0 0x97 1 0 1
	FW_SCRATCH_7 0 31
regBIF_BX0_FW_SCRATCH_8 0 0x98 1 0 1
	FW_SCRATCH_8 0 31
regBIF_BX0_FW_SCRATCH_9 0 0x99 1 0 1
	FW_SCRATCH_9 0 31
regBIF_BX0_GFX_MMIOREG_CAM_ADDR0 0 0x6c 1 0 1
	CAM_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR1 0 0x6e 1 0 1
	CAM_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR2 0 0x70 1 0 1
	CAM_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR3 0 0x72 1 0 1
	CAM_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR4 0 0x74 1 0 1
	CAM_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR5 0 0x76 1 0 1
	CAM_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR6 0 0x78 1 0 1
	CAM_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ADDR7 0 0x7a 1 0 1
	CAM_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_CNTL 0 0x7c 1 0 1
	CAM_ENABLE 0 7
regBIF_BX0_GFX_MMIOREG_CAM_ONE_CPL 0 0x7e 1 0 1
	CAM_ONE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x7f 1 0 1
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x6d 1 0 1
	CAM_REMAP_ADDR0 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x6f 1 0 1
	CAM_REMAP_ADDR1 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x71 1 0 1
	CAM_REMAP_ADDR2 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x73 1 0 1
	CAM_REMAP_ADDR3 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x75 1 0 1
	CAM_REMAP_ADDR4 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x77 1 0 1
	CAM_REMAP_ADDR5 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x79 1 0 1
	CAM_REMAP_ADDR6 0 19
regBIF_BX0_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x7b 1 0 1
	CAM_REMAP_ADDR7 0 19
regBIF_BX0_GFX_MMIOREG_CAM_ZERO_CPL 0 0x7d 1 0 1
	CAM_ZERO_CPL 0 31
regBIF_BX0_HDP_ATOMIC_CONTROL_MISC 0 0xfc 1 0 2
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX0_INTERRUPT_CNTL 0 0xf1 9 0 2
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX0_INTERRUPT_CNTL2 0 0xf2 1 0 2
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX0_MEM_TYPE_CNTL 0 0x111 1 0 2
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX0_MM_CFGREGS_CNTL 0 0xee 3 0 2
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX0_NBIF_GFX_ADDR_LUT_0 0 0x114 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_1 0 0x115 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_10 0 0x11e 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_11 0 0x11f 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_12 0 0x120 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_13 0 0x121 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_14 0 0x122 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_15 0 0x123 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_2 0 0x116 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_3 0 0x117 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_4 0 0x118 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_5 0 0x119 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_6 0 0x11a 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_7 0 0x11b 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_8 0 0x11c 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_9 0 0x11d 1 0 2
	ADDR 0 23
regBIF_BX0_NBIF_GFX_ADDR_LUT_CNTL 0 0x113 3 0 2
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX0_PCIE_DATA 0 0xd 1 0 0
	PCIE_DATA 0 31
regBIF_BX0_PCIE_DATA2 0 0xf 1 0 0
	PCIE_DATA2 0 31
regBIF_BX0_PCIE_INDEX 0 0xc 1 0 0
	PCIE_INDEX 0 31
regBIF_BX0_PCIE_INDEX2 0 0xe 1 0 0
	PCIE_INDEX2 0 31
regBIF_BX0_PCIE_INDEX2_HI 0 0x11 1 0 0
	PCIE_INDEX2_HI 0 7
regBIF_BX0_PCIE_INDEX_HI 0 0x10 1 0 0
	PCIE_INDEX_HI 0 7
regBIF_BX0_REMAP_HDP_MEM_FLUSH_CNTL 0 0x12d 1 0 2
	ADDRESS 2 18
regBIF_BX0_REMAP_HDP_REG_FLUSH_CNTL 0 0x12e 1 0 2
	ADDRESS 2 18
regBIF_BX0_SBIOS_SCRATCH_0 0 0x34 1 0 1
	SBIOS_SCRATCH_0 0 31
regBIF_BX0_SBIOS_SCRATCH_1 0 0x35 1 0 1
	SBIOS_SCRATCH_1 0 31
regBIF_BX0_SBIOS_SCRATCH_10 0 0xa6 1 0 1
	SBIOS_SCRATCH_10 0 31
regBIF_BX0_SBIOS_SCRATCH_11 0 0xa7 1 0 1
	SBIOS_SCRATCH_11 0 31
regBIF_BX0_SBIOS_SCRATCH_12 0 0xa8 1 0 1
	SBIOS_SCRATCH_12 0 31
regBIF_BX0_SBIOS_SCRATCH_13 0 0xa9 1 0 1
	SBIOS_SCRATCH_13 0 31
regBIF_BX0_SBIOS_SCRATCH_14 0 0xaa 1 0 1
	SBIOS_SCRATCH_14 0 31
regBIF_BX0_SBIOS_SCRATCH_15 0 0xab 1 0 1
	SBIOS_SCRATCH_15 0 31
regBIF_BX0_SBIOS_SCRATCH_2 0 0x36 1 0 1
	SBIOS_SCRATCH_2 0 31
regBIF_BX0_SBIOS_SCRATCH_3 0 0x37 1 0 1
	SBIOS_SCRATCH_3 0 31
regBIF_BX0_SBIOS_SCRATCH_4 0 0xa0 1 0 1
	SBIOS_SCRATCH_4 0 31
regBIF_BX0_SBIOS_SCRATCH_5 0 0xa1 1 0 1
	SBIOS_SCRATCH_5 0 31
regBIF_BX0_SBIOS_SCRATCH_6 0 0xa2 1 0 1
	SBIOS_SCRATCH_6 0 31
regBIF_BX0_SBIOS_SCRATCH_7 0 0xa3 1 0 1
	SBIOS_SCRATCH_7 0 31
regBIF_BX0_SBIOS_SCRATCH_8 0 0xa4 1 0 1
	SBIOS_SCRATCH_8 0 31
regBIF_BX0_SBIOS_SCRATCH_9 0 0xa5 1 0 1
	SBIOS_SCRATCH_9 0 31
regBIF_BX1_BIF_CLKREQB_PAD_CNTL 0 0x8e6b 1 0 5
	CLKREQB_PAD_CNTL 0 30
regBIF_BX1_BIF_DOORBELL_CNTL 0 0x8e1d 9 0 5
	SELF_RING_DIS 0 0
	TRANS_CHECK_DIS 1 1
	UNTRANS_LBACK_EN 2 2
	NON_CONSECUTIVE_BE_ZERO_DIS 3 3
	DOORBELL_MONITOR_EN 4 4
	DB_MNTR_INTGEN_DIS 24 24
	DB_MNTR_INTGEN_MODE_0 25 25
	DB_MNTR_INTGEN_MODE_1 26 26
	DB_MNTR_INTGEN_MODE_2 27 27
regBIF_BX1_BIF_DOORBELL_INT_CNTL 0 0x8e1e 14 0 5
	DOORBELL_INTERRUPT_STATUS 0 0
	RAS_CNTLR_INTERRUPT_STATUS 1 1
	RAS_ATHUB_ERR_EVENT_INTERRUPT_STATUS 2 2
	DOORBELL_INTERRUPT_CLEAR 16 16
	RAS_CNTLR_INTERRUPT_CLEAR 17 17
	RAS_ATHUB_ERR_EVENT_INTERRUPT_CLEAR 18 18
	RAS_CNTLR_ERR_EVENT_INTERRUPT_ENABLE 23 23
	DOORBELL_INTERRUPT_DISABLE 24 24
	RAS_CNTLR_INTERRUPT_DISABLE 25 25
	RAS_ATHUB_ERR_EVENT_INTERRUPT_DISABLE 26 26
	SET_DB_INTR_STATUS_WHEN_RB_ENABLE 28 28
	SET_IOH_RAS_INTR_STATUS_WHEN_RB_ENABLE 29 29
	SET_ATH_RAS_INTR_STATUS_WHEN_RB_ENABLE 30 30
	TIMEOUT_ERR_EVENT_INTERRUPT_ENABLE 31 31
regBIF_BX1_BIF_FB_EN 0 0x8e20 2 0 5
	FB_READ_EN 0 0
	FB_WRITE_EN 1 1
regBIF_BX1_BIF_FEATURES_CONTROL_MISC 0 0x8e1b 10 0 5
	MST_BIF_REQ_EP_DIS 0 0
	SLV_BIF_CPL_EP_DIS 1 1
	BIF_SLV_REQ_EP_DIS 2 2
	BIF_MST_CPL_EP_DIS 3 3
	BIF_RB_MSI_VEC_NOT_ENABLED_MODE 11 11
	BIF_RB_SET_OVERFLOW_EN 12 12
	ATOMIC_ERR_INT_DIS 13 13
	BME_HDL_NONVIR_EN 15 15
	HDP_NP_OSTD_LIMIT 16 24
	DOORBELL_SELFRING_GPA_APER_CHK_48BIT_ADDR 25 25
regBIF_BX1_BIF_GFX_SDMA_GPUIOV_CFG_SIZE 0 0x8e65 1 0 5
	GFX_SDMA_GPUIOV_CFG_SIZE 0 3
regBIF_BX1_BIF_INTR_CNTL 0 0x8e21 1 0 5
	RAS_INTR_VEC_SEL 0 0
regBIF_BX1_BIF_MM_INDACCESS_CNTL 0 0x8e06 1 0 5
	MM_INDACCESS_DIS 1 1
regBIF_BX1_BIF_MP1_INTR_CTRL 0 0x8e62 1 0 5
	BACO_EXIT_DONE 0 0
regBIF_BX1_BIF_MST_TRANS_PENDING_VF 0 0x8e29 1 0 5
	BIF_MST_TRANS_PENDING 0 30
regBIF_BX1_BIF_PERSTB_PAD_CNTL 0 0x8e68 1 0 5
	PERSTB_PAD_CNTL 0 15
regBIF_BX1_BIF_PWRBRK_PAD_CNTL 0 0x8e6c 1 0 5
	PWRBRK_PAD_CNTL 0 7
regBIF_BX1_BIF_PX_EN_PAD_CNTL 0 0x8e69 1 0 5
	PX_EN_PAD_CNTL 0 11
regBIF_BX1_BIF_RB_BASE 0 0x8e50 1 0 5
	ADDR 0 31
regBIF_BX1_BIF_RB_CNTL 0 0x8e4f 9 0 5
	RB_ENABLE 0 0
	RB_SIZE 1 5
	WPTR_WRITEBACK_ENABLE 8 8
	WPTR_WRITEBACK_TIMER 9 13
	BIF_RB_TRAN 17 17
	RB_INTR_FIX_PRIORITY 26 28
	RB_INTR_ARB_MODE 29 29
	RB_RST_BY_FLR_DISABLE 30 30
	WPTR_OVERFLOW_CLEAR 31 31
regBIF_BX1_BIF_RB_RPTR 0 0x8e51 1 0 5
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR 0 0x8e52 2 0 5
	BIF_RB_OVERFLOW 0 0
	OFFSET 2 17
regBIF_BX1_BIF_RB_WPTR_ADDR_HI 0 0x8e53 1 0 5
	ADDR 0 7
regBIF_BX1_BIF_RB_WPTR_ADDR_LO 0 0x8e54 1 0 5
	ADDR 2 31
regBIF_BX1_BIF_REFPADKIN_PAD_CNTL 0 0x8e6a 1 0 5
	REFPADKIN_PAD_CNTL 0 7
regBIF_BX1_BIF_RLC_INTR_CNTL 0 0x8060 0 0 5
regBIF_BX1_BIF_S5_DUMMY_REGS 0 0x8e73 1 0 5
	BIF_S5_DUMMY_REGS 0 31
regBIF_BX1_BIF_S5_MEM_POWER_CTRL0 0 0x8e71 1 0 5
	MEM_POWER_CTRL_S5_31_0 0 31
regBIF_BX1_BIF_S5_MEM_POWER_CTRL1 0 0x8e72 2 0 5
	MEM_POWER_CTRL_S5_41_32 0 9
	MEM_POWER_CTRL_SEL 10 10
regBIF_BX1_BIF_SCRATCH0 0 0x8e08 1 0 5
	BIF_SCRATCH0 0 31
regBIF_BX1_BIF_SCRATCH1 0 0x8e09 1 0 5
	BIF_SCRATCH1 0 31
regBIF_BX1_BIF_SLV_TRANS_PENDING_VF 0 0x8e2a 1 0 5
	BIF_SLV_TRANS_PENDING 0 30
regBIF_BX1_BIF_UVD_INTR_CNTL 0 0x8062 0 0 5
regBIF_BX1_BIF_VAUX_PRESENT_PAD_CNTL 0 0x8e6e 6 0 5
	GPIO_IPD 0 0
	GPIO_IPU 1 1
	GPIO_IRXEN 2 2
	GPIO_IRXSEL0 3 3
	GPIO_IRXSEL1 4 4
	GPIO_ITXIMPSEL 5 5
regBIF_BX1_BIF_VCE_INTR_CNTL 0 0x8061 0 0 5
regBIF_BX1_BIF_VCN0_GPUIOV_CFG_SIZE 0 0x8e63 1 0 5
	VCN0_GPUIOV_CFG_SIZE 0 3
regBIF_BX1_BIF_VCN1_GPUIOV_CFG_SIZE 0 0x8e64 1 0 5
	VCN1_GPUIOV_CFG_SIZE 0 3
regBIF_BX1_BIF_WAKEB_PAD_CNTL 0 0x8e6d 8 0 5
	GPIO33_ITXIMPSEL 0 0
	GPIO33_ICTFEN 1 1
	GPIO33_IPD 2 2
	GPIO33_IPU 3 3
	GPIO33_IRXEN 4 4
	GPIO33_IRXSEL0 5 5
	GPIO33_IRXSEL1 6 6
	GPIO33_RESERVED 7 7
regBIF_BX1_BIOS_SCRATCH_0 0 0x804c 1 0 5
	BIOS_SCRATCH_0 0 31
regBIF_BX1_BIOS_SCRATCH_1 0 0x804d 1 0 5
	BIOS_SCRATCH_1 0 31
regBIF_BX1_BIOS_SCRATCH_10 0 0x8056 1 0 5
	BIOS_SCRATCH_10 0 31
regBIF_BX1_BIOS_SCRATCH_11 0 0x8057 1 0 5
	BIOS_SCRATCH_11 0 31
regBIF_BX1_BIOS_SCRATCH_12 0 0x8058 1 0 5
	BIOS_SCRATCH_12 0 31
regBIF_BX1_BIOS_SCRATCH_13 0 0x8059 1 0 5
	BIOS_SCRATCH_13 0 31
regBIF_BX1_BIOS_SCRATCH_14 0 0x805a 1 0 5
	BIOS_SCRATCH_14 0 31
regBIF_BX1_BIOS_SCRATCH_15 0 0x805b 1 0 5
	BIOS_SCRATCH_15 0 31
regBIF_BX1_BIOS_SCRATCH_2 0 0x804e 1 0 5
	BIOS_SCRATCH_2 0 31
regBIF_BX1_BIOS_SCRATCH_3 0 0x804f 1 0 5
	BIOS_SCRATCH_3 0 31
regBIF_BX1_BIOS_SCRATCH_4 0 0x8050 1 0 5
	BIOS_SCRATCH_4 0 31
regBIF_BX1_BIOS_SCRATCH_5 0 0x8051 1 0 5
	BIOS_SCRATCH_5 0 31
regBIF_BX1_BIOS_SCRATCH_6 0 0x8052 1 0 5
	BIOS_SCRATCH_6 0 31
regBIF_BX1_BIOS_SCRATCH_7 0 0x8053 1 0 5
	BIOS_SCRATCH_7 0 31
regBIF_BX1_BIOS_SCRATCH_8 0 0x8054 1 0 5
	BIOS_SCRATCH_8 0 31
regBIF_BX1_BIOS_SCRATCH_9 0 0x8055 1 0 5
	BIOS_SCRATCH_9 0 31
regBIF_BX1_BUS_CNTL 0 0x8e07 15 0 5
	VGA_REG_COHERENCY_DIS 6 6
	VGA_MEM_COHERENCY_DIS 7 7
	SET_AZ_TC 10 12
	SET_MC_TC 13 15
	ZERO_BE_WR_EN 16 16
	ZERO_BE_RD_EN 17 17
	RD_STALL_IO_WR 18 18
	HDP_FB_FLUSH_STALL_DOORBELL_DIS 24 24
	PRECEEDINGWR_STALL_VGA_FB_FLUSH_DIS 25 25
	PRECEEDINGWR_STALL_VGA_REG_FLUSH_DIS 26 26
	MMDAT_RD_HDP_TRIGGER_HDP_FB_FLUSH_DIS 27 27
	HDP_FB_FLUSH_STALL_MMDAT_RD_HDP_DIS 28 28
	HDP_REG_FLUSH_VF_MASK_EN 29 29
	VGAFB_ZERO_BE_WR_EN 30 30
	VGAFB_ZERO_BE_RD_EN 31 31
regBIF_BX1_BX_RESET_CNTL 0 0x8e10 1 0 5
	LINK_TRAIN_EN 0 0
regBIF_BX1_BX_RESET_EN 0 0x8e0d 1 0 5
	RESET_ON_VFENABLE_LOW_EN 16 16
regBIF_BX1_CC_BIF_BX_PINSTRAP0 0 0x8e04 0 0 5
regBIF_BX1_CC_BIF_BX_STRAP0 0 0x8e02 1 0 5
	STRAP_RESERVED 25 31
regBIF_BX1_CLKREQB_PAD_CNTL 0 0x8e18 13 0 5
	CLKREQB_PAD_A 0 0
	CLKREQB_PAD_SEL 1 1
	CLKREQB_PAD_MODE 2 2
	CLKREQB_PAD_SPARE 3 4
	CLKREQB_PAD_SN0 5 5
	CLKREQB_PAD_SN1 6 6
	CLKREQB_PAD_SN2 7 7
	CLKREQB_PAD_SN3 8 8
	CLKREQB_PAD_SLEWN 9 9
	CLKREQB_PAD_WAKE 10 10
	CLKREQB_PAD_SCHMEN 11 11
	CLKREQB_PAD_CNTL_EN 12 12
	CLKREQB_PAD_Y 13 13
regBIF_BX1_DRIVER_SCRATCH_0 0 0x8094 1 0 5
	DRIVER_SCRATCH_0 0 31
regBIF_BX1_DRIVER_SCRATCH_1 0 0x8095 1 0 5
	DRIVER_SCRATCH_1 0 31
regBIF_BX1_DRIVER_SCRATCH_10 0 0x809e 1 0 5
	DRIVER_SCRATCH_10 0 31
regBIF_BX1_DRIVER_SCRATCH_11 0 0x809f 1 0 5
	DRIVER_SCRATCH_11 0 31
regBIF_BX1_DRIVER_SCRATCH_12 0 0x80a0 1 0 5
	DRIVER_SCRATCH_12 0 31
regBIF_BX1_DRIVER_SCRATCH_13 0 0x80a1 1 0 5
	DRIVER_SCRATCH_13 0 31
regBIF_BX1_DRIVER_SCRATCH_14 0 0x80a2 1 0 5
	DRIVER_SCRATCH_14 0 31
regBIF_BX1_DRIVER_SCRATCH_15 0 0x80a3 1 0 5
	DRIVER_SCRATCH_15 0 31
regBIF_BX1_DRIVER_SCRATCH_2 0 0x8096 1 0 5
	DRIVER_SCRATCH_2 0 31
regBIF_BX1_DRIVER_SCRATCH_3 0 0x8097 1 0 5
	DRIVER_SCRATCH_3 0 31
regBIF_BX1_DRIVER_SCRATCH_4 0 0x8098 1 0 5
	DRIVER_SCRATCH_4 0 31
regBIF_BX1_DRIVER_SCRATCH_5 0 0x8099 1 0 5
	DRIVER_SCRATCH_5 0 31
regBIF_BX1_DRIVER_SCRATCH_6 0 0x809a 1 0 5
	DRIVER_SCRATCH_6 0 31
regBIF_BX1_DRIVER_SCRATCH_7 0 0x809b 1 0 5
	DRIVER_SCRATCH_7 0 31
regBIF_BX1_DRIVER_SCRATCH_8 0 0x809c 1 0 5
	DRIVER_SCRATCH_8 0 31
regBIF_BX1_DRIVER_SCRATCH_9 0 0x809d 1 0 5
	DRIVER_SCRATCH_9 0 31
regBIF_BX1_FW_SCRATCH_0 0 0x80a4 1 0 5
	FW_SCRATCH_0 0 31
regBIF_BX1_FW_SCRATCH_1 0 0x80a5 1 0 5
	FW_SCRATCH_1 0 31
regBIF_BX1_FW_SCRATCH_10 0 0x80ae 1 0 5
	FW_SCRATCH_10 0 31
regBIF_BX1_FW_SCRATCH_11 0 0x80af 1 0 5
	FW_SCRATCH_11 0 31
regBIF_BX1_FW_SCRATCH_12 0 0x80b0 1 0 5
	FW_SCRATCH_12 0 31
regBIF_BX1_FW_SCRATCH_13 0 0x80b1 1 0 5
	FW_SCRATCH_13 0 31
regBIF_BX1_FW_SCRATCH_14 0 0x80b2 1 0 5
	FW_SCRATCH_14 0 31
regBIF_BX1_FW_SCRATCH_15 0 0x80b3 1 0 5
	FW_SCRATCH_15 0 31
regBIF_BX1_FW_SCRATCH_2 0 0x80a6 1 0 5
	FW_SCRATCH_2 0 31
regBIF_BX1_FW_SCRATCH_3 0 0x80a7 1 0 5
	FW_SCRATCH_3 0 31
regBIF_BX1_FW_SCRATCH_4 0 0x80a8 1 0 5
	FW_SCRATCH_4 0 31
regBIF_BX1_FW_SCRATCH_5 0 0x80a9 1 0 5
	FW_SCRATCH_5 0 31
regBIF_BX1_FW_SCRATCH_6 0 0x80aa 1 0 5
	FW_SCRATCH_6 0 31
regBIF_BX1_FW_SCRATCH_7 0 0x80ab 1 0 5
	FW_SCRATCH_7 0 31
regBIF_BX1_FW_SCRATCH_8 0 0x80ac 1 0 5
	FW_SCRATCH_8 0 31
regBIF_BX1_FW_SCRATCH_9 0 0x80ad 1 0 5
	FW_SCRATCH_9 0 31
regBIF_BX1_GFX_MMIOREG_CAM_ADDR0 0 0x8080 1 0 5
	CAM_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR1 0 0x8082 1 0 5
	CAM_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR2 0 0x8084 1 0 5
	CAM_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR3 0 0x8086 1 0 5
	CAM_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR4 0 0x8088 1 0 5
	CAM_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR5 0 0x808a 1 0 5
	CAM_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR6 0 0x808c 1 0 5
	CAM_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ADDR7 0 0x808e 1 0 5
	CAM_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_CNTL 0 0x8090 1 0 5
	CAM_ENABLE 0 7
regBIF_BX1_GFX_MMIOREG_CAM_ONE_CPL 0 0x8092 1 0 5
	CAM_ONE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0 0x8093 1 0 5
	CAM_PROGRAMMABLE_CPL 0 31
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR0 0 0x8081 1 0 5
	CAM_REMAP_ADDR0 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR1 0 0x8083 1 0 5
	CAM_REMAP_ADDR1 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR2 0 0x8085 1 0 5
	CAM_REMAP_ADDR2 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR3 0 0x8087 1 0 5
	CAM_REMAP_ADDR3 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR4 0 0x8089 1 0 5
	CAM_REMAP_ADDR4 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR5 0 0x808b 1 0 5
	CAM_REMAP_ADDR5 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR6 0 0x808d 1 0 5
	CAM_REMAP_ADDR6 0 19
regBIF_BX1_GFX_MMIOREG_CAM_REMAP_ADDR7 0 0x808f 1 0 5
	CAM_REMAP_ADDR7 0 19
regBIF_BX1_GFX_MMIOREG_CAM_ZERO_CPL 0 0x8091 1 0 5
	CAM_ZERO_CPL 0 31
regBIF_BX1_HDP_ATOMIC_CONTROL_MISC 0 0x8e1c 1 0 5
	HDP_NP_ATOMIC_OSTD_LIMIT 0 7
regBIF_BX1_INTERRUPT_CNTL 0 0x8e11 9 0 5
	IH_DUMMY_RD_OVERRIDE 0 0
	IH_DUMMY_RD_EN 1 1
	IH_REQ_NONSNOOP_EN 3 3
	IH_INTR_DLY_CNTR 4 7
	GEN_IH_INT_EN 8 8
	BIF_RB_REQ_NONSNOOP_EN 15 15
	DUMMYRD_BYPASS_IN_MSI_EN 16 16
	ALWAYS_SEND_INTPKT_AFTER_DUMMYRD_DIS 17 17
	BIF_RB_REQ_RELAX_ORDER_EN 18 18
regBIF_BX1_INTERRUPT_CNTL2 0 0x8e12 1 0 5
	IH_DUMMY_RD_ADDR 0 31
regBIF_BX1_MAILBOX_INDEX 0 0x8e55 1 0 5
	MAILBOX_INDEX 0 4
regBIF_BX1_MEM_TYPE_CNTL 0 0x8e31 1 0 5
	BF_MEM_PHY_G5_G3 0 0
regBIF_BX1_MM_CFGREGS_CNTL 0 0x8e0e 3 0 5
	MM_CFG_FUNC_SEL 0 2
	MM_CFG_DEV_SEL 6 7
	MM_WR_TO_CFG_EN 31 31
regBIF_BX1_NBIF_GFX_ADDR_LUT_0 0 0x8e34 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_1 0 0x8e35 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_10 0 0x8e3e 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_11 0 0x8e3f 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_12 0 0x8e40 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_13 0 0x8e41 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_14 0 0x8e42 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_15 0 0x8e43 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_2 0 0x8e36 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_3 0 0x8e37 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_4 0 0x8e38 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_5 0 0x8e39 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_6 0 0x8e3a 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_7 0 0x8e3b 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_8 0 0x8e3c 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_9 0 0x8e3d 1 0 5
	ADDR 0 23
regBIF_BX1_NBIF_GFX_ADDR_LUT_CNTL 0 0x8e33 3 0 5
	LUT_ENABLE 0 0
	MSI_ADDR_MODE 1 1
	LUT_BC_MODE 8 8
regBIF_BX1_PCIE_DATA 0 0x800d 1 0 5
	PCIE_DATA 0 31
regBIF_BX1_PCIE_DATA2 0 0x800f 1 0 5
	PCIE_DATA2 0 31
regBIF_BX1_PCIE_INDEX 0 0x800c 1 0 5
	PCIE_INDEX 0 31
regBIF_BX1_PCIE_INDEX2 0 0x800e 1 0 5
	PCIE_INDEX2 0 31
regBIF_BX1_PCIE_INDEX2_HI 0 0x8011 1 0 5
	PCIE_INDEX2_HI 0 7
regBIF_BX1_PCIE_INDEX_HI 0 0x8010 1 0 5
	PCIE_INDEX_HI 0 7
regBIF_BX1_PCIE_PAR_SAVE_RESTORE_CNTL 0 0x8e70 2 0 5
	PCIE_PAR_SAVE_VALID 0 0
	PCIE_PAR_SAVE_SCRATCH 1 31
regBIF_BX1_REMAP_HDP_MEM_FLUSH_CNTL 0 0x8e4d 1 0 5
	ADDRESS 2 18
regBIF_BX1_REMAP_HDP_REG_FLUSH_CNTL 0 0x8e4e 1 0 5
	ADDRESS 2 18
regBIF_BX1_SBIOS_SCRATCH_0 0 0x8048 1 0 5
	SBIOS_SCRATCH_0 0 31
regBIF_BX1_SBIOS_SCRATCH_1 0 0x8049 1 0 5
	SBIOS_SCRATCH_1 0 31
regBIF_BX1_SBIOS_SCRATCH_10 0 0x80ba 1 0 5
	SBIOS_SCRATCH_10 0 31
regBIF_BX1_SBIOS_SCRATCH_11 0 0x80bb 1 0 5
	SBIOS_SCRATCH_11 0 31
regBIF_BX1_SBIOS_SCRATCH_12 0 0x80bc 1 0 5
	SBIOS_SCRATCH_12 0 31
regBIF_BX1_SBIOS_SCRATCH_13 0 0x80bd 1 0 5
	SBIOS_SCRATCH_13 0 31
regBIF_BX1_SBIOS_SCRATCH_14 0 0x80be 1 0 5
	SBIOS_SCRATCH_14 0 31
regBIF_BX1_SBIOS_SCRATCH_15 0 0x80bf 1 0 5
	SBIOS_SCRATCH_15 0 31
regBIF_BX1_SBIOS_SCRATCH_2 0 0x804a 1 0 5
	SBIOS_SCRATCH_2 0 31
regBIF_BX1_SBIOS_SCRATCH_3 0 0x804b 1 0 5
	SBIOS_SCRATCH_3 0 31
regBIF_BX1_SBIOS_SCRATCH_4 0 0x80b4 1 0 5
	SBIOS_SCRATCH_4 0 31
regBIF_BX1_SBIOS_SCRATCH_5 0 0x80b5 1 0 5
	SBIOS_SCRATCH_5 0 31
regBIF_BX1_SBIOS_SCRATCH_6 0 0x80b6 1 0 5
	SBIOS_SCRATCH_6 0 31
regBIF_BX1_SBIOS_SCRATCH_7 0 0x80b7 1 0 5
	SBIOS_SCRATCH_7 0 31
regBIF_BX1_SBIOS_SCRATCH_8 0 0x80b8 1 0 5
	SBIOS_SCRATCH_8 0 31
regBIF_BX1_SBIOS_SCRATCH_9 0 0x80b9 1 0 5
	SBIOS_SCRATCH_9 0 31
regBIF_BX1_VF_DOORBELL_EN 0 0x8e45 32 0 5
	VF_DOORBELL_EN_VF0 0 0
	VF_DOORBELL_EN_VF1 1 1
	VF_DOORBELL_EN_VF2 2 2
	VF_DOORBELL_EN_VF3 3 3
	VF_DOORBELL_EN_VF4 4 4
	VF_DOORBELL_EN_VF5 5 5
	VF_DOORBELL_EN_VF6 6 6
	VF_DOORBELL_EN_VF7 7 7
	VF_DOORBELL_EN_VF8 8 8
	VF_DOORBELL_EN_VF9 9 9
	VF_DOORBELL_EN_VF10 10 10
	VF_DOORBELL_EN_VF11 11 11
	VF_DOORBELL_EN_VF12 12 12
	VF_DOORBELL_EN_VF13 13 13
	VF_DOORBELL_EN_VF14 14 14
	VF_DOORBELL_EN_VF15 15 15
	VF_DOORBELL_EN_VF16 16 16
	VF_DOORBELL_EN_VF17 17 17
	VF_DOORBELL_EN_VF18 18 18
	VF_DOORBELL_EN_VF19 19 19
	VF_DOORBELL_EN_VF20 20 20
	VF_DOORBELL_EN_VF21 21 21
	VF_DOORBELL_EN_VF22 22 22
	VF_DOORBELL_EN_VF23 23 23
	VF_DOORBELL_EN_VF24 24 24
	VF_DOORBELL_EN_VF25 25 25
	VF_DOORBELL_EN_VF26 26 26
	VF_DOORBELL_EN_VF27 27 27
	VF_DOORBELL_EN_VF28 28 28
	VF_DOORBELL_EN_VF29 29 29
	VF_DOORBELL_EN_VF30 30 30
	VF_DOORBELL_RD_LOG_DIS 31 31
regBIF_BX1_VF_DOORBELL_STATUS 0 0x8e48 31 0 5
	VF_DOORBELL_STATUS_VF0 0 0
	VF_DOORBELL_STATUS_VF1 1 1
	VF_DOORBELL_STATUS_VF2 2 2
	VF_DOORBELL_STATUS_VF3 3 3
	VF_DOORBELL_STATUS_VF4 4 4
	VF_DOORBELL_STATUS_VF5 5 5
	VF_DOORBELL_STATUS_VF6 6 6
	VF_DOORBELL_STATUS_VF7 7 7
	VF_DOORBELL_STATUS_VF8 8 8
	VF_DOORBELL_STATUS_VF9 9 9
	VF_DOORBELL_STATUS_VF10 10 10
	VF_DOORBELL_STATUS_VF11 11 11
	VF_DOORBELL_STATUS_VF12 12 12
	VF_DOORBELL_STATUS_VF13 13 13
	VF_DOORBELL_STATUS_VF14 14 14
	VF_DOORBELL_STATUS_VF15 15 15
	VF_DOORBELL_STATUS_VF16 16 16
	VF_DOORBELL_STATUS_VF17 17 17
	VF_DOORBELL_STATUS_VF18 18 18
	VF_DOORBELL_STATUS_VF19 19 19
	VF_DOORBELL_STATUS_VF20 20 20
	VF_DOORBELL_STATUS_VF21 21 21
	VF_DOORBELL_STATUS_VF22 22 22
	VF_DOORBELL_STATUS_VF23 23 23
	VF_DOORBELL_STATUS_VF24 24 24
	VF_DOORBELL_STATUS_VF25 25 25
	VF_DOORBELL_STATUS_VF26 26 26
	VF_DOORBELL_STATUS_VF27 27 27
	VF_DOORBELL_STATUS_VF28 28 28
	VF_DOORBELL_STATUS_VF29 29 29
	VF_DOORBELL_STATUS_VF30 30 30
regBIF_BX1_VF_FB_EN 0 0x8e46 31 0 5
	VF_FB_EN_VF0 0 0
	VF_FB_EN_VF1 1 1
	VF_FB_EN_VF2 2 2
	VF_FB_EN_VF3 3 3
	VF_FB_EN_VF4 4 4
	VF_FB_EN_VF5 5 5
	VF_FB_EN_VF6 6 6
	VF_FB_EN_VF7 7 7
	VF_FB_EN_VF8 8 8
	VF_FB_EN_VF9 9 9
	VF_FB_EN_VF10 10 10
	VF_FB_EN_VF11 11 11
	VF_FB_EN_VF12 12 12
	VF_FB_EN_VF13 13 13
	VF_FB_EN_VF14 14 14
	VF_FB_EN_VF15 15 15
	VF_FB_EN_VF16 16 16
	VF_FB_EN_VF17 17 17
	VF_FB_EN_VF18 18 18
	VF_FB_EN_VF19 19 19
	VF_FB_EN_VF20 20 20
	VF_FB_EN_VF21 21 21
	VF_FB_EN_VF22 22 22
	VF_FB_EN_VF23 23 23
	VF_FB_EN_VF24 24 24
	VF_FB_EN_VF25 25 25
	VF_FB_EN_VF26 26 26
	VF_FB_EN_VF27 27 27
	VF_FB_EN_VF28 28 28
	VF_FB_EN_VF29 29 29
	VF_FB_EN_VF30 30 30
regBIF_BX1_VF_FB_STATUS 0 0x8e49 31 0 5
	VF_FB_STATUS_VF0 0 0
	VF_FB_STATUS_VF1 1 1
	VF_FB_STATUS_VF2 2 2
	VF_FB_STATUS_VF3 3 3
	VF_FB_STATUS_VF4 4 4
	VF_FB_STATUS_VF5 5 5
	VF_FB_STATUS_VF6 6 6
	VF_FB_STATUS_VF7 7 7
	VF_FB_STATUS_VF8 8 8
	VF_FB_STATUS_VF9 9 9
	VF_FB_STATUS_VF10 10 10
	VF_FB_STATUS_VF11 11 11
	VF_FB_STATUS_VF12 12 12
	VF_FB_STATUS_VF13 13 13
	VF_FB_STATUS_VF14 14 14
	VF_FB_STATUS_VF15 15 15
	VF_FB_STATUS_VF16 16 16
	VF_FB_STATUS_VF17 17 17
	VF_FB_STATUS_VF18 18 18
	VF_FB_STATUS_VF19 19 19
	VF_FB_STATUS_VF20 20 20
	VF_FB_STATUS_VF21 21 21
	VF_FB_STATUS_VF22 22 22
	VF_FB_STATUS_VF23 23 23
	VF_FB_STATUS_VF24 24 24
	VF_FB_STATUS_VF25 25 25
	VF_FB_STATUS_VF26 26 26
	VF_FB_STATUS_VF27 27 27
	VF_FB_STATUS_VF28 28 28
	VF_FB_STATUS_VF29 29 29
	VF_FB_STATUS_VF30 30 30
regBIF_BX1_VF_REGWR_EN 0 0x8e44 31 0 5
	VF_REGWR_EN_VF0 0 0
	VF_REGWR_EN_VF1 1 1
	VF_REGWR_EN_VF2 2 2
	VF_REGWR_EN_VF3 3 3
	VF_REGWR_EN_VF4 4 4
	VF_REGWR_EN_VF5 5 5
	VF_REGWR_EN_VF6 6 6
	VF_REGWR_EN_VF7 7 7
	VF_REGWR_EN_VF8 8 8
	VF_REGWR_EN_VF9 9 9
	VF_REGWR_EN_VF10 10 10
	VF_REGWR_EN_VF11 11 11
	VF_REGWR_EN_VF12 12 12
	VF_REGWR_EN_VF13 13 13
	VF_REGWR_EN_VF14 14 14
	VF_REGWR_EN_VF15 15 15
	VF_REGWR_EN_VF16 16 16
	VF_REGWR_EN_VF17 17 17
	VF_REGWR_EN_VF18 18 18
	VF_REGWR_EN_VF19 19 19
	VF_REGWR_EN_VF20 20 20
	VF_REGWR_EN_VF21 21 21
	VF_REGWR_EN_VF22 22 22
	VF_REGWR_EN_VF23 23 23
	VF_REGWR_EN_VF24 24 24
	VF_REGWR_EN_VF25 25 25
	VF_REGWR_EN_VF26 26 26
	VF_REGWR_EN_VF27 27 27
	VF_REGWR_EN_VF28 28 28
	VF_REGWR_EN_VF29 29 29
	VF_REGWR_EN_VF30 30 30
regBIF_BX1_VF_REGWR_STATUS 0 0x8e47 31 0 5
	VF_REGWR_STATUS_VF0 0 0
	VF_REGWR_STATUS_VF1 1 1
	VF_REGWR_STATUS_VF2 2 2
	VF_REGWR_STATUS_VF3 3 3
	VF_REGWR_STATUS_VF4 4 4
	VF_REGWR_STATUS_VF5 5 5
	VF_REGWR_STATUS_VF6 6 6
	VF_REGWR_STATUS_VF7 7 7
	VF_REGWR_STATUS_VF8 8 8
	VF_REGWR_STATUS_VF9 9 9
	VF_REGWR_STATUS_VF10 10 10
	VF_REGWR_STATUS_VF11 11 11
	VF_REGWR_STATUS_VF12 12 12
	VF_REGWR_STATUS_VF13 13 13
	VF_REGWR_STATUS_VF14 14 14
	VF_REGWR_STATUS_VF15 15 15
	VF_REGWR_STATUS_VF16 16 16
	VF_REGWR_STATUS_VF17 17 17
	VF_REGWR_STATUS_VF18 18 18
	VF_REGWR_STATUS_VF19 19 19
	VF_REGWR_STATUS_VF20 20 20
	VF_REGWR_STATUS_VF21 21 21
	VF_REGWR_STATUS_VF22 22 22
	VF_REGWR_STATUS_VF23 23 23
	VF_REGWR_STATUS_VF24 24 24
	VF_REGWR_STATUS_VF25 25 25
	VF_REGWR_STATUS_VF26 26 26
	VF_REGWR_STATUS_VF27 27 27
	VF_REGWR_STATUS_VF28 28 28
	VF_REGWR_STATUS_VF29 29 29
	VF_REGWR_STATUS_VF30 30 30
regBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF0_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF0_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF10_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF10_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF10_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF10_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF11_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF11_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF11_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF11_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF12_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF12_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF12_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF12_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF13_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF13_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF13_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF13_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF14_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF14_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF14_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF14_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF15_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF15_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF15_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF15_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF1_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF1_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF2_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF2_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF2_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF3_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF3_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF3_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF4_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF4_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF4_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF5_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF5_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF5_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF6_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF6_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF6_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF7_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF7_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF7_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF8_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF8_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF8_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF8_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_DEV0_EPF0_VF9_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAILBOX 0 0x140 8 0 2
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_DEV0_EPF0_VF9_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_CONTROL 0 0x13e 4 0 2
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_INT_CNTL 0 0x13f 2 0 2
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW0 0 0x13a 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW1 0 0x13b 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW2 0 0x13c 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_RCV_DW3 0 0x13d 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW0 0 0x136 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW1 0 0x137 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW2 0 0x138 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MAILBOX_MSGBUF_TRN_DW3 0 0x139 1 0 2
	MSGBUF_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_DEV0_EPF0_VF9_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_DEV0_EPF0_VF9_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_PF0_BIF_ATOMIC_ERR_LOG 0 0xec 8 0 2
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_PF0_BIF_BME_STATUS 0 0xeb 2 0 2
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF0_BIF_TRANS_PENDING 0 0x108 2 0 2
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0xf3 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0xf4 1 0 2
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF0_DOORBELL_SELFRING_GPA_APER_CNTL 0 0xf5 3 0 2
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF0_GPU_HDP_FLUSH_DONE 0 0x107 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_GPU_HDP_FLUSH_REQ 0 0x106 32 0 2
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0xf7 1 0 2
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0xf9 1 0 2
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0xfa 1 0 2
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF0_HDP_REG_COHERENCY_FLUSH_CNTL 0 0xf6 1 0 2
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF0_MM_DATA 0 0x1 1 0 0
	MM_DATA 0 31
regBIF_BX_PF0_MM_INDEX 0 0x0 2 0 0
	MM_OFFSET 0 30
	MM_APER 31 31
regBIF_BX_PF0_MM_INDEX_HI 0 0x6 1 0 0
	MM_OFFSET_HI 0 31
regBIF_BX_PF0_NBIF_GFX_ADDR_LUT_BYPASS 0 0x112 1 0 2
	LUT_BYPASS 0 0
regBIF_BX_PF0_RSMU_DATA 0 0x1 0 0 1
regBIF_BX_PF0_RSMU_INDEX 0 0x0 0 0 1
regBIF_BX_PF0_RSMU_INDEX_HI 0 0x2 0 0 1
regBIF_BX_PF1_BIF_ATOMIC_ERR_LOG 0 0x8e0c 8 0 5
	UR_ATOMIC_OPCODE 0 0
	UR_ATOMIC_REQEN_LOW 1 1
	UR_ATOMIC_LENGTH 2 2
	UR_ATOMIC_NR 3 3
	CLEAR_UR_ATOMIC_OPCODE 16 16
	CLEAR_UR_ATOMIC_REQEN_LOW 17 17
	CLEAR_UR_ATOMIC_LENGTH 18 18
	CLEAR_UR_ATOMIC_NR 19 19
regBIF_BX_PF1_BIF_BME_STATUS 0 0x8e0b 2 0 5
	DMA_ON_BME_LOW 0 0
	CLEAR_DMA_ON_BME_LOW 16 16
regBIF_BX_PF1_BIF_TRANS_PENDING 0 0x8e28 2 0 5
	BIF_MST_TRANS_PENDING 0 0
	BIF_SLV_TRANS_PENDING 1 1
regBIF_BX_PF1_BIF_VMHV_MAILBOX 0 0x8e60 8 0 5
	VMHV_MAILBOX_TRN_ACK_INTR_EN 0 0
	VMHV_MAILBOX_RCV_VALID_INTR_EN 1 1
	VMHV_MAILBOX_TRN_MSG_DATA 8 11
	VMHV_MAILBOX_TRN_MSG_VALID 15 15
	VMHV_MAILBOX_RCV_MSG_DATA 16 19
	VMHV_MAILBOX_RCV_MSG_VALID 23 23
	VMHV_MAILBOX_TRN_MSG_ACK 24 24
	VMHV_MAILBOX_RCV_MSG_ACK 25 25
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 0x8e13 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 0x8e14 1 0 5
	DOORBELL_SELFRING_GPA_APER_BASE_LOW 0 31
regBIF_BX_PF1_DOORBELL_SELFRING_GPA_APER_CNTL 0 0x8e15 3 0 5
	DOORBELL_SELFRING_GPA_APER_EN 0 0
	DOORBELL_SELFRING_GPA_APER_MODE 1 1
	DOORBELL_SELFRING_GPA_APER_SIZE 8 19
regBIF_BX_PF1_GPU_HDP_FLUSH_DONE 0 0x8e27 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_GPU_HDP_FLUSH_REQ 0 0x8e26 32 0 5
	CP0 0 0
	CP1 1 1
	CP2 2 2
	CP3 3 3
	CP4 4 4
	CP5 5 5
	CP6 6 6
	CP7 7 7
	CP8 8 8
	CP9 9 9
	SDMA0 10 10
	SDMA1 11 11
	RSVD_ENG0 12 12
	RSVD_ENG1 13 13
	RSVD_ENG2 14 14
	RSVD_ENG3 15 15
	RSVD_ENG4 16 16
	RSVD_ENG5 17 17
	RSVD_ENG6 18 18
	RSVD_ENG7 19 19
	RSVD_ENG8 20 20
	RSVD_ENG9 21 21
	RSVD_ENG10 22 22
	RSVD_ENG11 23 23
	RSVD_ENG12 24 24
	RSVD_ENG13 25 25
	RSVD_ENG14 26 26
	RSVD_ENG15 27 27
	RSVD_ENG16 28 28
	RSVD_ENG17 29 29
	RSVD_ENG18 30 30
	RSVD_ENG19 31 31
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_CNTL 0 0x8e17 1 0 5
	HDP_MEM_FLUSH_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_FLUSH_ONLY_CNTL 0 0x8e19 1 0 5
	HDP_MEM_FLUSH_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_MEM_COHERENCY_INVALIDATE_ONLY_CNTL 0 0x8e1a 1 0 5
	HDP_MEM_INVALIDATE_ONLY_ADDR 0 0
regBIF_BX_PF1_HDP_REG_COHERENCY_FLUSH_CNTL 0 0x8e16 1 0 5
	HDP_REG_FLUSH_ADDR 0 0
regBIF_BX_PF1_MAILBOX_CONTROL 0 0x8e5e 4 0 5
	TRN_MSG_VALID 0 0
	TRN_MSG_ACK 1 1
	RCV_MSG_VALID 8 8
	RCV_MSG_ACK 9 9
regBIF_BX_PF1_MAILBOX_INT_CNTL 0 0x8e5f 2 0 5
	VALID_INT_EN 0 0
	ACK_INT_EN 1 1
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW0 0 0x8e5a 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW1 0 0x8e5b 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW2 0 0x8e5c 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_RCV_DW3 0 0x8e5d 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW0 0 0x8e56 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW1 0 0x8e57 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW2 0 0x8e58 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MAILBOX_MSGBUF_TRN_DW3 0 0x8e59 1 0 5
	MSGBUF_DATA 0 31
regBIF_BX_PF1_MM_DATA 0 0x8001 0 0 5
regBIF_BX_PF1_MM_INDEX 0 0x8000 0 0 5
regBIF_BX_PF1_MM_INDEX_HI 0 0x8006 0 0 5
regBIF_BX_PF1_NBIF_GFX_ADDR_LUT_BYPASS 0 0x8e32 1 0 5
	LUT_BYPASS 0 0
regBIF_CFG_DEV0_EPF0_ADAPTER_ID 0 0x1000b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_ADAPTER_ID_W 0 0x10013 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_BASE_ADDR_1 0 0x10004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_BASE_ADDR_2 0 0x10005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_BASE_ADDR_3 0 0x10006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_BASE_ADDR_4 0 0x10007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_BASE_ADDR_5 0 0x10008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_BASE_ADDR_6 0 0x10009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_BASE_CLASS 0 0x10002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_BIST 0 0x10003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_CACHE_LINE 0 0x10003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_CAP_PTR 0 0x1000d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_CARDBUS_CIS_PTR 0 0x1000a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_COMMAND 0 0x10001 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_CAP 0 0x10101 2 0 5
	LOCAL_DLF_SUPPORTED 0 22
	DLF_EXCHANGE_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_DATA_LINK_FEATURE_STATUS 0 0x10102 2 0 5
	REMOTE_DLF_SUPPORTED 0 22
	REMOTE_DLF_SUPPORTED_VALID 31 31
regBIF_CFG_DEV0_EPF0_DEVICE_CAP 0 0x1001a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_DEVICE_CAP2 0 0x10022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_DEVICE_CNTL 0 0x1001b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_DEVICE_CNTL2 0 0x10023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_DEVICE_ID 0 0x10000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_DEVICE_STATUS 0 0x1001b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_DEVICE_STATUS2 0 0x10023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_HEADER 0 0x10003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_INTERRUPT_LINE 0 0x1000f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_INTERRUPT_PIN 0 0x1000f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_LANE_0_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_0_DSP_16GT_TX_PRESET 0 3
	LANE_0_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_CNTL 0 0x10116 4 0 5
	LANE_0_RECEIVER_NUMBER 0 2
	LANE_0_MARGIN_TYPE 3 5
	LANE_0_USAGE_MODEL 6 6
	LANE_0_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_0_MARGINING_LANE_STATUS 0 0x10116 4 0 5
	LANE_0_RECEIVER_NUMBER_STATUS 0 2
	LANE_0_MARGIN_TYPE_STATUS 3 5
	LANE_0_USAGE_MODEL_STATUS 6 6
	LANE_0_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_10_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_10_DSP_16GT_TX_PRESET 0 3
	LANE_10_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_CNTL 0 0x10120 4 0 5
	LANE_10_RECEIVER_NUMBER 0 2
	LANE_10_MARGIN_TYPE 3 5
	LANE_10_USAGE_MODEL 6 6
	LANE_10_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_10_MARGINING_LANE_STATUS 0 0x10120 4 0 5
	LANE_10_RECEIVER_NUMBER_STATUS 0 2
	LANE_10_MARGIN_TYPE_STATUS 3 5
	LANE_10_USAGE_MODEL_STATUS 6 6
	LANE_10_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_11_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_11_DSP_16GT_TX_PRESET 0 3
	LANE_11_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_CNTL 0 0x10121 4 0 5
	LANE_11_RECEIVER_NUMBER 0 2
	LANE_11_MARGIN_TYPE 3 5
	LANE_11_USAGE_MODEL 6 6
	LANE_11_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_11_MARGINING_LANE_STATUS 0 0x10121 4 0 5
	LANE_11_RECEIVER_NUMBER_STATUS 0 2
	LANE_11_MARGIN_TYPE_STATUS 3 5
	LANE_11_USAGE_MODEL_STATUS 6 6
	LANE_11_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_12_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_12_DSP_16GT_TX_PRESET 0 3
	LANE_12_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_CNTL 0 0x10122 4 0 5
	LANE_12_RECEIVER_NUMBER 0 2
	LANE_12_MARGIN_TYPE 3 5
	LANE_12_USAGE_MODEL 6 6
	LANE_12_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_12_MARGINING_LANE_STATUS 0 0x10122 4 0 5
	LANE_12_RECEIVER_NUMBER_STATUS 0 2
	LANE_12_MARGIN_TYPE_STATUS 3 5
	LANE_12_USAGE_MODEL_STATUS 6 6
	LANE_12_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_13_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_13_DSP_16GT_TX_PRESET 0 3
	LANE_13_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_CNTL 0 0x10123 4 0 5
	LANE_13_RECEIVER_NUMBER 0 2
	LANE_13_MARGIN_TYPE 3 5
	LANE_13_USAGE_MODEL 6 6
	LANE_13_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_13_MARGINING_LANE_STATUS 0 0x10123 4 0 5
	LANE_13_RECEIVER_NUMBER_STATUS 0 2
	LANE_13_MARGIN_TYPE_STATUS 3 5
	LANE_13_USAGE_MODEL_STATUS 6 6
	LANE_13_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_14_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_14_DSP_16GT_TX_PRESET 0 3
	LANE_14_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_CNTL 0 0x10124 4 0 5
	LANE_14_RECEIVER_NUMBER 0 2
	LANE_14_MARGIN_TYPE 3 5
	LANE_14_USAGE_MODEL 6 6
	LANE_14_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_14_MARGINING_LANE_STATUS 0 0x10124 4 0 5
	LANE_14_RECEIVER_NUMBER_STATUS 0 2
	LANE_14_MARGIN_TYPE_STATUS 3 5
	LANE_14_USAGE_MODEL_STATUS 6 6
	LANE_14_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_15_EQUALIZATION_CNTL_16GT 0 0x1010f 2 0 5
	LANE_15_DSP_16GT_TX_PRESET 0 3
	LANE_15_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_CNTL 0 0x10125 4 0 5
	LANE_15_RECEIVER_NUMBER 0 2
	LANE_15_MARGIN_TYPE 3 5
	LANE_15_USAGE_MODEL 6 6
	LANE_15_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_15_MARGINING_LANE_STATUS 0 0x10125 4 0 5
	LANE_15_RECEIVER_NUMBER_STATUS 0 2
	LANE_15_MARGIN_TYPE_STATUS 3 5
	LANE_15_USAGE_MODEL_STATUS 6 6
	LANE_15_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_1_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_1_DSP_16GT_TX_PRESET 0 3
	LANE_1_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_CNTL 0 0x10117 4 0 5
	LANE_1_RECEIVER_NUMBER 0 2
	LANE_1_MARGIN_TYPE 3 5
	LANE_1_USAGE_MODEL 6 6
	LANE_1_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_1_MARGINING_LANE_STATUS 0 0x10117 4 0 5
	LANE_1_RECEIVER_NUMBER_STATUS 0 2
	LANE_1_MARGIN_TYPE_STATUS 3 5
	LANE_1_USAGE_MODEL_STATUS 6 6
	LANE_1_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_2_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_2_DSP_16GT_TX_PRESET 0 3
	LANE_2_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_CNTL 0 0x10118 4 0 5
	LANE_2_RECEIVER_NUMBER 0 2
	LANE_2_MARGIN_TYPE 3 5
	LANE_2_USAGE_MODEL 6 6
	LANE_2_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_2_MARGINING_LANE_STATUS 0 0x10118 4 0 5
	LANE_2_RECEIVER_NUMBER_STATUS 0 2
	LANE_2_MARGIN_TYPE_STATUS 3 5
	LANE_2_USAGE_MODEL_STATUS 6 6
	LANE_2_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_3_EQUALIZATION_CNTL_16GT 0 0x1010c 2 0 5
	LANE_3_DSP_16GT_TX_PRESET 0 3
	LANE_3_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_CNTL 0 0x10119 4 0 5
	LANE_3_RECEIVER_NUMBER 0 2
	LANE_3_MARGIN_TYPE 3 5
	LANE_3_USAGE_MODEL 6 6
	LANE_3_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_3_MARGINING_LANE_STATUS 0 0x10119 4 0 5
	LANE_3_RECEIVER_NUMBER_STATUS 0 2
	LANE_3_MARGIN_TYPE_STATUS 3 5
	LANE_3_USAGE_MODEL_STATUS 6 6
	LANE_3_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_4_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_4_DSP_16GT_TX_PRESET 0 3
	LANE_4_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_CNTL 0 0x1011a 4 0 5
	LANE_4_RECEIVER_NUMBER 0 2
	LANE_4_MARGIN_TYPE 3 5
	LANE_4_USAGE_MODEL 6 6
	LANE_4_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_4_MARGINING_LANE_STATUS 0 0x1011a 4 0 5
	LANE_4_RECEIVER_NUMBER_STATUS 0 2
	LANE_4_MARGIN_TYPE_STATUS 3 5
	LANE_4_USAGE_MODEL_STATUS 6 6
	LANE_4_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_5_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_5_DSP_16GT_TX_PRESET 0 3
	LANE_5_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_CNTL 0 0x1011b 4 0 5
	LANE_5_RECEIVER_NUMBER 0 2
	LANE_5_MARGIN_TYPE 3 5
	LANE_5_USAGE_MODEL 6 6
	LANE_5_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_5_MARGINING_LANE_STATUS 0 0x1011b 4 0 5
	LANE_5_RECEIVER_NUMBER_STATUS 0 2
	LANE_5_MARGIN_TYPE_STATUS 3 5
	LANE_5_USAGE_MODEL_STATUS 6 6
	LANE_5_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_6_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_6_DSP_16GT_TX_PRESET 0 3
	LANE_6_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_CNTL 0 0x1011c 4 0 5
	LANE_6_RECEIVER_NUMBER 0 2
	LANE_6_MARGIN_TYPE 3 5
	LANE_6_USAGE_MODEL 6 6
	LANE_6_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_6_MARGINING_LANE_STATUS 0 0x1011c 4 0 5
	LANE_6_RECEIVER_NUMBER_STATUS 0 2
	LANE_6_MARGIN_TYPE_STATUS 3 5
	LANE_6_USAGE_MODEL_STATUS 6 6
	LANE_6_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_7_EQUALIZATION_CNTL_16GT 0 0x1010d 2 0 5
	LANE_7_DSP_16GT_TX_PRESET 0 3
	LANE_7_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_CNTL 0 0x1011d 4 0 5
	LANE_7_RECEIVER_NUMBER 0 2
	LANE_7_MARGIN_TYPE 3 5
	LANE_7_USAGE_MODEL 6 6
	LANE_7_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_7_MARGINING_LANE_STATUS 0 0x1011d 4 0 5
	LANE_7_RECEIVER_NUMBER_STATUS 0 2
	LANE_7_MARGIN_TYPE_STATUS 3 5
	LANE_7_USAGE_MODEL_STATUS 6 6
	LANE_7_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_8_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_8_DSP_16GT_TX_PRESET 0 3
	LANE_8_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_CNTL 0 0x1011e 4 0 5
	LANE_8_RECEIVER_NUMBER 0 2
	LANE_8_MARGIN_TYPE 3 5
	LANE_8_USAGE_MODEL 6 6
	LANE_8_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_8_MARGINING_LANE_STATUS 0 0x1011e 4 0 5
	LANE_8_RECEIVER_NUMBER_STATUS 0 2
	LANE_8_MARGIN_TYPE_STATUS 3 5
	LANE_8_USAGE_MODEL_STATUS 6 6
	LANE_8_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LANE_9_EQUALIZATION_CNTL_16GT 0 0x1010e 2 0 5
	LANE_9_DSP_16GT_TX_PRESET 0 3
	LANE_9_USP_16GT_TX_PRESET 4 7
regBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_CNTL 0 0x1011f 4 0 5
	LANE_9_RECEIVER_NUMBER 0 2
	LANE_9_MARGIN_TYPE 3 5
	LANE_9_USAGE_MODEL 6 6
	LANE_9_MARGIN_PAYLOAD 8 15
regBIF_CFG_DEV0_EPF0_LANE_9_MARGINING_LANE_STATUS 0 0x1011f 4 0 5
	LANE_9_RECEIVER_NUMBER_STATUS 0 2
	LANE_9_MARGIN_TYPE_STATUS 3 5
	LANE_9_USAGE_MODEL_STATUS 6 6
	LANE_9_MARGIN_PAYLOAD_STATUS 8 15
regBIF_CFG_DEV0_EPF0_LATENCY 0 0x10003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_LINK_CAP 0 0x1001c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_LINK_CAP2 0 0x10024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_LINK_CAP_16GT 0 0x10105 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_EPF0_LINK_CAP_32GT 0 0x10141 6 0 5
	EQ_BYPASS_TO_HIGHEST_RATE_SUPPORTED 0 0
	NO_EQ_NEEDED_SUPPORTED 1 1
	MODIFIED_TS_USAGE_MODE0_SUPPORTED 8 8
	MODIFIED_TS_USAGE_MODE1_SUPPORTED 9 9
	MODIFIED_TS_USAGE_MODE2_SUPPORTED 10 10
	MODIFIED_TS_RESERVED_USAGE_MODES 11 15
regBIF_CFG_DEV0_EPF0_LINK_CNTL 0 0x1001d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_LINK_CNTL2 0 0x10025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_LINK_CNTL_16GT 0 0x10106 1 0 5
	RESERVED 0 31
regBIF_CFG_DEV0_EPF0_LINK_CNTL_32GT 0 0x10142 3 0 5
	EQ_BYPASS_TO_HIGHEST_RATE_DIS 0 0
	NO_EQ_NEEDED_DIS 1 1
	MODIFIED_TS_USAGE_MODE_SEL 8 10
regBIF_CFG_DEV0_EPF0_LINK_STATUS 0 0x1001d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_LINK_STATUS2 0 0x10025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_LINK_STATUS_16GT 0 0x10107 5 0 5
	EQUALIZATION_COMPLETE_16GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_16GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_16GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_16GT 3 3
	LINK_EQUALIZATION_REQUEST_16GT 4 4
regBIF_CFG_DEV0_EPF0_LINK_STATUS_32GT 0 0x10143 10 0 5
	EQUALIZATION_COMPLETE_32GT 0 0
	EQUALIZATION_PHASE1_SUCCESS_32GT 1 1
	EQUALIZATION_PHASE2_SUCCESS_32GT 2 2
	EQUALIZATION_PHASE3_SUCCESS_32GT 3 3
	LINK_EQUALIZATION_REQUEST_32GT 4 4
	MODIFIED_TS_RECEIVED 5 5
	RECEIVED_ENHANCED_LINK_BEHAVIOR_CNTL 6 7
	TRANSMITTER_PRECODING_ON 8 8
	TRANSMITTER_PRECODE_REQUEST 9 9
	NO_EQ_NEEDED_RECEIVED 10 10
regBIF_CFG_DEV0_EPF0_LOCAL_PARITY_MISMATCH_STATUS_16GT 0 0x10108 1 0 5
	LOCAL_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_MARGINING_PORT_CAP 0 0x10115 1 0 5
	MARGINING_USES_SOFTWARE 0 0
regBIF_CFG_DEV0_EPF0_MARGINING_PORT_STATUS 0 0x10115 2 0 5
	MARGINING_READY 0 0
	MARGINING_SOFTWARE_READY 1 1
regBIF_CFG_DEV0_EPF0_MAX_LATENCY 0 0x1000f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_MIN_GRANT 0 0x1000f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_MSIX_CAP_LIST 0 0x10030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_MSIX_MSG_CNTL 0 0x10030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_MSIX_PBA 0 0x10032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_MSIX_TABLE 0 0x10031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_MSI_CAP_LIST 0 0x10028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA 0 0x1002a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_MSI_EXT_MSG_DATA_64 0 0x1002b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_MSI_MASK 0 0x1002b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_MSI_MASK_64 0 0x1002c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_HI 0 0x1002a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_MSI_MSG_ADDR_LO 0 0x10029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_MSI_MSG_CNTL 0 0x10028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_MSI_MSG_DATA 0 0x1002a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_MSI_MSG_DATA_64 0 0x1002b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_MSI_PENDING 0 0x1002c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_MSI_PENDING_64 0 0x1002d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_PCIE_ACS_CAP 0 0x100a9 9 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF0_PCIE_ACS_CNTL 0 0x100a9 11 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF0_PCIE_ACS_ENH_CAP_LIST 0 0x100a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_CAP_CNTL 0 0x1005a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_ARI_CAP 0 0x100cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_PCIE_ARI_CNTL 0 0x100cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_PCIE_ARI_ENH_CAP_LIST 0 0x100ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR1_CAP 0 0x10081 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR1_CNTL 0 0x10082 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR2_CAP 0 0x10083 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR2_CNTL 0 0x10084 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR3_CAP 0 0x10085 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR3_CNTL 0 0x10086 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR4_CAP 0 0x10087 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR4_CNTL 0 0x10088 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR5_CAP 0 0x10089 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR5_CNTL 0 0x1008a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR6_CAP 0 0x1008b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR6_CNTL 0 0x1008c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_BAR_ENH_CAP_LIST 0 0x10080 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_CAP 0 0x10019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_PCIE_CAP_LIST 0 0x10019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_MASK 0 0x10059 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_PCIE_CORR_ERR_STATUS 0 0x10058 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW1 0 0x10051 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_DW2 0 0x10052 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_EPF0_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10050 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_DLF_ENH_CAP_LIST 0 0x10100 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_DPA_CAP 0 0x10095 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF0_PCIE_DPA_CNTL 0 0x10097 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF0_PCIE_DPA_ENH_CAP_LIST 0 0x10094 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_DPA_LATENCY_INDICATOR 0 0x10096 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_STATUS 0 0x10097 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10098 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10099 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG0 0 0x1005b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG1 0 0x1005c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG2 0 0x1005d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_HDR_LOG3 0 0x1005e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1009f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x100a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x100a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x100a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x100a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x100a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x100a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1009f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x100a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x100a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x100a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x100a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x100a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x100a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x100a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x100a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF0_PCIE_LANE_ERROR_STATUS 0 0x1009e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_PCIE_LINK_CNTL3 0 0x1009d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_EPF0_PCIE_LTR_CAP 0 0x100c9 4 0 5
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV0_EPF0_PCIE_LTR_ENH_CAP_LIST 0 0x100c8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_MARGINING_ENH_CAP_LIST 0 0x10114 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_ADDR0 0 0x100be 2 0 5
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_ADDR1 0 0x100bf 1 0 5
	MC_BASE_ADDR_1 0 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_ALL0 0 0x100c2 1 0 5
	MC_BLOCK_ALL_0 0 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_ALL1 0 0x100c3 1 0 5
	MC_BLOCK_ALL_1 0 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_UNTRANSLATED_0 0 0x100c4 1 0 5
	MC_BLOCK_UNTRANSLATED_0 0 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_BLOCK_UNTRANSLATED_1 0 0x100c5 1 0 5
	MC_BLOCK_UNTRANSLATED_1 0 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_CAP 0 0x100bd 3 0 5
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
regBIF_CFG_DEV0_EPF0_PCIE_MC_CNTL 0 0x100bd 2 0 5
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
regBIF_CFG_DEV0_EPF0_PCIE_MC_ENH_CAP_LIST 0 0x100bc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_RCV0 0 0x100c0 1 0 5
	MC_RECEIVE_0 0 31
regBIF_CFG_DEV0_EPF0_PCIE_MC_RCV1 0 0x100c1 1 0 5
	MC_RECEIVE_1 0 31
regBIF_CFG_DEV0_EPF0_PCIE_PASID_CAP 0 0x100b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF0_PCIE_PASID_CNTL 0 0x100b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF0_PCIE_PASID_ENH_CAP_LIST 0 0x100b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_PHY_16GT_ENH_CAP_LIST 0 0x10104 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG1 0 0x10045 4 0 5
	EXT_VC_COUNT 0 2
	LOW_PRIORITY_EXT_VC_COUNT 4 6
	REF_CLK 8 9
	PORT_ARB_TABLE_ENTRY_SIZE 10 11
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CAP_REG2 0 0x10046 2 0 5
	VC_ARB_CAP 0 7
	VC_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_CNTL 0 0x10047 2 0 5
	LOAD_VC_ARB_TABLE 0 0
	VC_ARB_SELECT 1 3
regBIF_CFG_DEV0_EPF0_PCIE_PORT_VC_STATUS 0 0x10047 1 0 5
	VC_ARB_TABLE_STATUS 0 0
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_CAP 0 0x10093 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA 0 0x10092 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10091 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF0_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10090 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1009c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_CAP 0 0x100cd 4 0 5
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_CONTROL 0 0x100ce 6 0 5
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_ENH_CAP_LIST 0 0x100cc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x100d1 1 0 5
	SRIOV_FIRST_VF_OFFSET 0 15
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_FUNC_DEP_LINK 0 0x100d0 1 0 5
	SRIOV_FUNC_DEP_LINK 0 7
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_INITIAL_VFS 0 0x100cf 1 0 5
	SRIOV_INITIAL_VFS 0 15
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_NUM_VFS 0 0x100d0 1 0 5
	SRIOV_NUM_VFS 0 15
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_STATUS 0 0x100ce 1 0 5
	SRIOV_VF_MIGRATION_STATUS 0 0
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x100d3 1 0 5
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x100d4 1 0 5
	SRIOV_SYSTEM_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_TOTAL_VFS 0 0x100cf 1 0 5
	SRIOV_TOTAL_VFS 0 15
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x100d5 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x100d6 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x100d7 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x100d8 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x100d9 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x100da 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_DEVICE_ID 0 0x100d2 1 0 5
	SRIOV_VF_DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 0 0x100db 2 0 5
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_PCIE_SRIOV_VF_STRIDE 0 0x100d1 1 0 5
	SRIOV_VF_STRIDE 0 15
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG0 0 0x10062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG1 0 0x10063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG2 0 0x10064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_PCIE_TLP_PREFIX_LOG3 0 0x10065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_MASK 0 0x10056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_SEVERITY 0 0x10057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_PCIE_UNCORR_ERR_STATUS 0 0x10055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CAP 0 0x10048 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 22
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_CNTL 0 0x10049 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_PCIE_VC0_RESOURCE_STATUS 0 0x1004a 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CAP 0 0x1004b 4 0 5
	PORT_ARB_CAP 0 7
	REJECT_SNOOP_TRANS 15 15
	MAX_TIME_SLOTS 16 21
	PORT_ARB_TABLE_OFFSET 24 31
regBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_CNTL 0 0x1004c 6 0 5
	TC_VC_MAP_TC0 0 0
	TC_VC_MAP_TC1_7 1 7
	LOAD_PORT_ARB_TABLE 16 16
	PORT_ARB_SELECT 17 19
	VC_ID 24 26
	VC_ENABLE 31 31
regBIF_CFG_DEV0_EPF0_PCIE_VC1_RESOURCE_STATUS 0 0x1004d 2 0 5
	PORT_ARB_TABLE_STATUS 0 0
	VC_NEGOTIATION_PENDING 1 1
regBIF_CFG_DEV0_EPF0_PCIE_VC_ENH_CAP_LIST 0 0x10044 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC1 0 0x10042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC2 0 0x10043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PCIE_VENDOR_SPECIFIC_HDR 0 0x10041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR1_CAP 0 0x10131 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR1_CNTL 0 0x10132 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR2_CAP 0 0x10133 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR2_CNTL 0 0x10134 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR3_CAP 0 0x10135 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR3_CNTL 0 0x10136 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR4_CAP 0 0x10137 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR4_CNTL 0 0x10138 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR5_CAP 0 0x10139 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1013a 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR6_CAP 0 0x1013b 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1013c 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF0_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x10130 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_PMI_CAP 0 0x10014 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF0_PMI_CAP_LIST 0 0x10014 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_PMI_STATUS_CNTL 0 0x10015 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF0_PROG_INTERFACE 0 0x10002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_REVISION_ID 0 0x10002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_ROM_BASE_ADDR 0 0x1000c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_RTM1_PARITY_MISMATCH_STATUS_16GT 0 0x10109 1 0 5
	RTM1_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_RTM2_PARITY_MISMATCH_STATUS_16GT 0 0x1010a 1 0 5
	RTM2_PARITY_MISMATCH_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF0_STATUS 0 0x10001 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_SUB_CLASS 0 0x10002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VENDOR_CAP_LIST 0 0x10012 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF0_VENDOR_ID 0 0x10000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF0_ADAPTER_ID 0 0x1800b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_1 0 0x18004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_2 0 0x18005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_3 0 0x18006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_4 0 0x18007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_5 0 0x18008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_ADDR_6 0 0x18009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_BASE_CLASS 0 0x18002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF0_BIST 0 0x18003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF0_CACHE_LINE 0 0x18003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF0_CAP_PTR 0 0x1800d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF0_CARDBUS_CIS_PTR 0 0x1800a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF0_COMMAND 0 0x18001 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP 0 0x1801a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CAP2 0 0x18022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL 0 0x1801b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_CNTL2 0 0x18023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_ID 0 0x18000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS 0 0x1801b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF0_DEVICE_STATUS2 0 0x18023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF0_HEADER 0 0x18003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_LINE 0 0x1800f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF0_INTERRUPT_PIN 0 0x1800f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF0_LATENCY 0 0x18003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF0_LINK_CAP 0 0x1801c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF0_LINK_CAP2 0 0x18024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL 0 0x1801d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF0_LINK_CNTL2 0 0x18025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS 0 0x1801d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF0_LINK_STATUS2 0 0x18025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF0_MAX_LATENCY 0 0x1800f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF0_MIN_GRANT 0 0x1800f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF0_MSIX_CAP_LIST 0 0x18030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF0_MSIX_MSG_CNTL 0 0x18030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF0_MSIX_PBA 0 0x18032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF0_MSIX_TABLE 0 0x18031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF0_MSI_CAP_LIST 0 0x18028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA 0 0x1802a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF0_MSI_EXT_MSG_DATA_64 0 0x1802b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF0_MSI_MASK 0 0x1802b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF0_MSI_MASK_64 0 0x1802c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_HI 0 0x1802a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_ADDR_LO 0 0x18029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_CNTL 0 0x18028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA 0 0x1802a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF0_MSI_MSG_DATA_64 0 0x1802b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING 0 0x1802c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF0_MSI_PENDING_64 0 0x1802d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_CAP_CNTL 0 0x1805a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CAP 0 0x180cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_CNTL 0 0x180cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF0_PCIE_ARI_ENH_CAP_LIST 0 0x180ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP 0 0x18019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CAP_LIST 0 0x18019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_MASK 0 0x18059 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF0_PCIE_CORR_ERR_STATUS 0 0x18058 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG0 0 0x1805b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG1 0 0x1805c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG2 0 0x1805d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_HDR_LOG3 0 0x1805e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG0 0 0x18062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG1 0 0x18063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG2 0 0x18064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_TLP_PREFIX_LOG3 0 0x18065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_MASK 0 0x18056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_SEVERITY 0 0x18057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF0_PCIE_UNCORR_ERR_STATUS 0 0x18055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC1 0 0x18042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC2 0 0x18043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF0_PCIE_VENDOR_SPECIFIC_HDR 0 0x18041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF0_PROG_INTERFACE 0 0x18002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF0_REVISION_ID 0 0x18002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF0_ROM_BASE_ADDR 0 0x1800c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF0_STATUS 0 0x18001 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF0_SUB_CLASS 0 0x18002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF0_VENDOR_ID 0 0x18000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF10_ADAPTER_ID 0 0x1a80b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_ADDR_1 0 0x1a804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_ADDR_2 0 0x1a805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_ADDR_3 0 0x1a806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_ADDR_4 0 0x1a807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_ADDR_5 0 0x1a808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_ADDR_6 0 0x1a809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_BASE_CLASS 0 0x1a802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF10_BIST 0 0x1a803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF10_CACHE_LINE 0 0x1a803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF10_CAP_PTR 0 0x1a80d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF10_CARDBUS_CIS_PTR 0 0x1a80a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF10_COMMAND 0 0x1a801 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_CAP 0 0x1a81a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_CAP2 0 0x1a822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_CNTL 0 0x1a81b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_CNTL2 0 0x1a823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_ID 0 0x1a800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_STATUS 0 0x1a81b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF10_DEVICE_STATUS2 0 0x1a823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF10_HEADER 0 0x1a803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF10_INTERRUPT_LINE 0 0x1a80f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF10_INTERRUPT_PIN 0 0x1a80f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF10_LATENCY 0 0x1a803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF10_LINK_CAP 0 0x1a81c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF10_LINK_CAP2 0 0x1a824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF10_LINK_CNTL 0 0x1a81d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF10_LINK_CNTL2 0 0x1a825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF10_LINK_STATUS 0 0x1a81d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF10_LINK_STATUS2 0 0x1a825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF10_MAX_LATENCY 0 0x1a80f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF10_MIN_GRANT 0 0x1a80f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF10_MSIX_CAP_LIST 0 0x1a830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF10_MSIX_MSG_CNTL 0 0x1a830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF10_MSIX_PBA 0 0x1a832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF10_MSIX_TABLE 0 0x1a831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF10_MSI_CAP_LIST 0 0x1a828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF10_MSI_EXT_MSG_DATA 0 0x1a82a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF10_MSI_EXT_MSG_DATA_64 0 0x1a82b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF10_MSI_MASK 0 0x1a82b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF10_MSI_MASK_64 0 0x1a82c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF10_MSI_MSG_ADDR_HI 0 0x1a82a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF10_MSI_MSG_ADDR_LO 0 0x1a829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF10_MSI_MSG_CNTL 0 0x1a828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF10_MSI_MSG_DATA 0 0x1a82a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF10_MSI_MSG_DATA_64 0 0x1a82b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF10_MSI_PENDING 0 0x1a82c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF10_MSI_PENDING_64 0 0x1a82d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_ADV_ERR_CAP_CNTL 0 0x1a85a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF10_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1a854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_ARI_CAP 0 0x1a8cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF10_PCIE_ARI_CNTL 0 0x1a8cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF10_PCIE_ARI_ENH_CAP_LIST 0 0x1a8ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_CAP 0 0x1a819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF10_PCIE_CAP_LIST 0 0x1a819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF10_PCIE_CORR_ERR_MASK 0 0x1a859 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF10_PCIE_CORR_ERR_STATUS 0 0x1a858 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF10_PCIE_HDR_LOG0 0 0x1a85b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_HDR_LOG1 0 0x1a85c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_HDR_LOG2 0 0x1a85d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_HDR_LOG3 0 0x1a85e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_TLP_PREFIX_LOG0 0 0x1a862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_TLP_PREFIX_LOG1 0 0x1a863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_TLP_PREFIX_LOG2 0 0x1a864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_TLP_PREFIX_LOG3 0 0x1a865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_UNCORR_ERR_MASK 0 0x1a856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF10_PCIE_UNCORR_ERR_SEVERITY 0 0x1a857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF10_PCIE_UNCORR_ERR_STATUS 0 0x1a855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF10_PCIE_VENDOR_SPECIFIC1 0 0x1a842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_VENDOR_SPECIFIC2 0 0x1a843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1a840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF10_PCIE_VENDOR_SPECIFIC_HDR 0 0x1a841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF10_PROG_INTERFACE 0 0x1a802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF10_REVISION_ID 0 0x1a802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF10_ROM_BASE_ADDR 0 0x1a80c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF10_STATUS 0 0x1a801 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF10_SUB_CLASS 0 0x1a802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF10_VENDOR_ID 0 0x1a800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF11_ADAPTER_ID 0 0x1ac0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_ADDR_1 0 0x1ac04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_ADDR_2 0 0x1ac05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_ADDR_3 0 0x1ac06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_ADDR_4 0 0x1ac07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_ADDR_5 0 0x1ac08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_ADDR_6 0 0x1ac09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_BASE_CLASS 0 0x1ac02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF11_BIST 0 0x1ac03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF11_CACHE_LINE 0 0x1ac03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF11_CAP_PTR 0 0x1ac0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF11_CARDBUS_CIS_PTR 0 0x1ac0a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF11_COMMAND 0 0x1ac01 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_CAP 0 0x1ac1a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_CAP2 0 0x1ac22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_CNTL 0 0x1ac1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_CNTL2 0 0x1ac23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_ID 0 0x1ac00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_STATUS 0 0x1ac1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF11_DEVICE_STATUS2 0 0x1ac23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF11_HEADER 0 0x1ac03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF11_INTERRUPT_LINE 0 0x1ac0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF11_INTERRUPT_PIN 0 0x1ac0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF11_LATENCY 0 0x1ac03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF11_LINK_CAP 0 0x1ac1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF11_LINK_CAP2 0 0x1ac24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF11_LINK_CNTL 0 0x1ac1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF11_LINK_CNTL2 0 0x1ac25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF11_LINK_STATUS 0 0x1ac1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF11_LINK_STATUS2 0 0x1ac25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF11_MAX_LATENCY 0 0x1ac0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF11_MIN_GRANT 0 0x1ac0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF11_MSIX_CAP_LIST 0 0x1ac30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF11_MSIX_MSG_CNTL 0 0x1ac30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF11_MSIX_PBA 0 0x1ac32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF11_MSIX_TABLE 0 0x1ac31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF11_MSI_CAP_LIST 0 0x1ac28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF11_MSI_EXT_MSG_DATA 0 0x1ac2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF11_MSI_EXT_MSG_DATA_64 0 0x1ac2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF11_MSI_MASK 0 0x1ac2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF11_MSI_MASK_64 0 0x1ac2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF11_MSI_MSG_ADDR_HI 0 0x1ac2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF11_MSI_MSG_ADDR_LO 0 0x1ac29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF11_MSI_MSG_CNTL 0 0x1ac28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF11_MSI_MSG_DATA 0 0x1ac2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF11_MSI_MSG_DATA_64 0 0x1ac2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF11_MSI_PENDING 0 0x1ac2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF11_MSI_PENDING_64 0 0x1ac2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_ADV_ERR_CAP_CNTL 0 0x1ac5a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF11_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1ac54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_ARI_CAP 0 0x1accb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF11_PCIE_ARI_CNTL 0 0x1accb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF11_PCIE_ARI_ENH_CAP_LIST 0 0x1acca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_CAP 0 0x1ac19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF11_PCIE_CAP_LIST 0 0x1ac19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF11_PCIE_CORR_ERR_MASK 0 0x1ac59 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF11_PCIE_CORR_ERR_STATUS 0 0x1ac58 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF11_PCIE_HDR_LOG0 0 0x1ac5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_HDR_LOG1 0 0x1ac5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_HDR_LOG2 0 0x1ac5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_HDR_LOG3 0 0x1ac5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_TLP_PREFIX_LOG0 0 0x1ac62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_TLP_PREFIX_LOG1 0 0x1ac63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_TLP_PREFIX_LOG2 0 0x1ac64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_TLP_PREFIX_LOG3 0 0x1ac65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_UNCORR_ERR_MASK 0 0x1ac56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF11_PCIE_UNCORR_ERR_SEVERITY 0 0x1ac57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF11_PCIE_UNCORR_ERR_STATUS 0 0x1ac55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF11_PCIE_VENDOR_SPECIFIC1 0 0x1ac42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_VENDOR_SPECIFIC2 0 0x1ac43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1ac40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF11_PCIE_VENDOR_SPECIFIC_HDR 0 0x1ac41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF11_PROG_INTERFACE 0 0x1ac02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF11_REVISION_ID 0 0x1ac02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF11_ROM_BASE_ADDR 0 0x1ac0c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF11_STATUS 0 0x1ac01 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF11_SUB_CLASS 0 0x1ac02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF11_VENDOR_ID 0 0x1ac00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF12_ADAPTER_ID 0 0x1b00b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_ADDR_1 0 0x1b004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_ADDR_2 0 0x1b005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_ADDR_3 0 0x1b006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_ADDR_4 0 0x1b007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_ADDR_5 0 0x1b008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_ADDR_6 0 0x1b009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_BASE_CLASS 0 0x1b002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF12_BIST 0 0x1b003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF12_CACHE_LINE 0 0x1b003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF12_CAP_PTR 0 0x1b00d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF12_CARDBUS_CIS_PTR 0 0x1b00a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF12_COMMAND 0 0x1b001 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_CAP 0 0x1b01a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_CAP2 0 0x1b022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_CNTL 0 0x1b01b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_CNTL2 0 0x1b023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_ID 0 0x1b000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_STATUS 0 0x1b01b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF12_DEVICE_STATUS2 0 0x1b023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF12_HEADER 0 0x1b003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF12_INTERRUPT_LINE 0 0x1b00f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF12_INTERRUPT_PIN 0 0x1b00f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF12_LATENCY 0 0x1b003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF12_LINK_CAP 0 0x1b01c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF12_LINK_CAP2 0 0x1b024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF12_LINK_CNTL 0 0x1b01d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF12_LINK_CNTL2 0 0x1b025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF12_LINK_STATUS 0 0x1b01d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF12_LINK_STATUS2 0 0x1b025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF12_MAX_LATENCY 0 0x1b00f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF12_MIN_GRANT 0 0x1b00f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF12_MSIX_CAP_LIST 0 0x1b030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF12_MSIX_MSG_CNTL 0 0x1b030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF12_MSIX_PBA 0 0x1b032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF12_MSIX_TABLE 0 0x1b031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF12_MSI_CAP_LIST 0 0x1b028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF12_MSI_EXT_MSG_DATA 0 0x1b02a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF12_MSI_EXT_MSG_DATA_64 0 0x1b02b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF12_MSI_MASK 0 0x1b02b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF12_MSI_MASK_64 0 0x1b02c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF12_MSI_MSG_ADDR_HI 0 0x1b02a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF12_MSI_MSG_ADDR_LO 0 0x1b029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF12_MSI_MSG_CNTL 0 0x1b028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF12_MSI_MSG_DATA 0 0x1b02a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF12_MSI_MSG_DATA_64 0 0x1b02b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF12_MSI_PENDING 0 0x1b02c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF12_MSI_PENDING_64 0 0x1b02d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_ADV_ERR_CAP_CNTL 0 0x1b05a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF12_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1b054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_ARI_CAP 0 0x1b0cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF12_PCIE_ARI_CNTL 0 0x1b0cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF12_PCIE_ARI_ENH_CAP_LIST 0 0x1b0ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_CAP 0 0x1b019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF12_PCIE_CAP_LIST 0 0x1b019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF12_PCIE_CORR_ERR_MASK 0 0x1b059 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF12_PCIE_CORR_ERR_STATUS 0 0x1b058 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF12_PCIE_HDR_LOG0 0 0x1b05b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_HDR_LOG1 0 0x1b05c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_HDR_LOG2 0 0x1b05d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_HDR_LOG3 0 0x1b05e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_TLP_PREFIX_LOG0 0 0x1b062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_TLP_PREFIX_LOG1 0 0x1b063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_TLP_PREFIX_LOG2 0 0x1b064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_TLP_PREFIX_LOG3 0 0x1b065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_UNCORR_ERR_MASK 0 0x1b056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF12_PCIE_UNCORR_ERR_SEVERITY 0 0x1b057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF12_PCIE_UNCORR_ERR_STATUS 0 0x1b055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF12_PCIE_VENDOR_SPECIFIC1 0 0x1b042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_VENDOR_SPECIFIC2 0 0x1b043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1b040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF12_PCIE_VENDOR_SPECIFIC_HDR 0 0x1b041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF12_PROG_INTERFACE 0 0x1b002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF12_REVISION_ID 0 0x1b002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF12_ROM_BASE_ADDR 0 0x1b00c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF12_STATUS 0 0x1b001 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF12_SUB_CLASS 0 0x1b002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF12_VENDOR_ID 0 0x1b000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF13_ADAPTER_ID 0 0x1b40b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_ADDR_1 0 0x1b404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_ADDR_2 0 0x1b405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_ADDR_3 0 0x1b406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_ADDR_4 0 0x1b407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_ADDR_5 0 0x1b408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_ADDR_6 0 0x1b409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_BASE_CLASS 0 0x1b402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF13_BIST 0 0x1b403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF13_CACHE_LINE 0 0x1b403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF13_CAP_PTR 0 0x1b40d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF13_CARDBUS_CIS_PTR 0 0x1b40a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF13_COMMAND 0 0x1b401 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_CAP 0 0x1b41a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_CAP2 0 0x1b422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_CNTL 0 0x1b41b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_CNTL2 0 0x1b423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_ID 0 0x1b400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_STATUS 0 0x1b41b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF13_DEVICE_STATUS2 0 0x1b423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF13_HEADER 0 0x1b403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF13_INTERRUPT_LINE 0 0x1b40f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF13_INTERRUPT_PIN 0 0x1b40f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF13_LATENCY 0 0x1b403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF13_LINK_CAP 0 0x1b41c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF13_LINK_CAP2 0 0x1b424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF13_LINK_CNTL 0 0x1b41d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF13_LINK_CNTL2 0 0x1b425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF13_LINK_STATUS 0 0x1b41d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF13_LINK_STATUS2 0 0x1b425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF13_MAX_LATENCY 0 0x1b40f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF13_MIN_GRANT 0 0x1b40f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF13_MSIX_CAP_LIST 0 0x1b430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF13_MSIX_MSG_CNTL 0 0x1b430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF13_MSIX_PBA 0 0x1b432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF13_MSIX_TABLE 0 0x1b431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF13_MSI_CAP_LIST 0 0x1b428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF13_MSI_EXT_MSG_DATA 0 0x1b42a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF13_MSI_EXT_MSG_DATA_64 0 0x1b42b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF13_MSI_MASK 0 0x1b42b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF13_MSI_MASK_64 0 0x1b42c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF13_MSI_MSG_ADDR_HI 0 0x1b42a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF13_MSI_MSG_ADDR_LO 0 0x1b429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF13_MSI_MSG_CNTL 0 0x1b428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF13_MSI_MSG_DATA 0 0x1b42a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF13_MSI_MSG_DATA_64 0 0x1b42b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF13_MSI_PENDING 0 0x1b42c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF13_MSI_PENDING_64 0 0x1b42d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_ADV_ERR_CAP_CNTL 0 0x1b45a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF13_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1b454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_ARI_CAP 0 0x1b4cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF13_PCIE_ARI_CNTL 0 0x1b4cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF13_PCIE_ARI_ENH_CAP_LIST 0 0x1b4ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_CAP 0 0x1b419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF13_PCIE_CAP_LIST 0 0x1b419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF13_PCIE_CORR_ERR_MASK 0 0x1b459 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF13_PCIE_CORR_ERR_STATUS 0 0x1b458 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF13_PCIE_HDR_LOG0 0 0x1b45b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_HDR_LOG1 0 0x1b45c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_HDR_LOG2 0 0x1b45d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_HDR_LOG3 0 0x1b45e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_TLP_PREFIX_LOG0 0 0x1b462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_TLP_PREFIX_LOG1 0 0x1b463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_TLP_PREFIX_LOG2 0 0x1b464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_TLP_PREFIX_LOG3 0 0x1b465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_UNCORR_ERR_MASK 0 0x1b456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF13_PCIE_UNCORR_ERR_SEVERITY 0 0x1b457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF13_PCIE_UNCORR_ERR_STATUS 0 0x1b455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF13_PCIE_VENDOR_SPECIFIC1 0 0x1b442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_VENDOR_SPECIFIC2 0 0x1b443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1b440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF13_PCIE_VENDOR_SPECIFIC_HDR 0 0x1b441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF13_PROG_INTERFACE 0 0x1b402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF13_REVISION_ID 0 0x1b402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF13_ROM_BASE_ADDR 0 0x1b40c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF13_STATUS 0 0x1b401 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF13_SUB_CLASS 0 0x1b402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF13_VENDOR_ID 0 0x1b400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF14_ADAPTER_ID 0 0x1b80b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_ADDR_1 0 0x1b804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_ADDR_2 0 0x1b805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_ADDR_3 0 0x1b806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_ADDR_4 0 0x1b807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_ADDR_5 0 0x1b808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_ADDR_6 0 0x1b809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_BASE_CLASS 0 0x1b802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF14_BIST 0 0x1b803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF14_CACHE_LINE 0 0x1b803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF14_CAP_PTR 0 0x1b80d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF14_CARDBUS_CIS_PTR 0 0x1b80a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF14_COMMAND 0 0x1b801 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_CAP 0 0x1b81a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_CAP2 0 0x1b822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_CNTL 0 0x1b81b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_CNTL2 0 0x1b823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_ID 0 0x1b800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_STATUS 0 0x1b81b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF14_DEVICE_STATUS2 0 0x1b823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF14_HEADER 0 0x1b803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF14_INTERRUPT_LINE 0 0x1b80f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF14_INTERRUPT_PIN 0 0x1b80f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF14_LATENCY 0 0x1b803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF14_LINK_CAP 0 0x1b81c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF14_LINK_CAP2 0 0x1b824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF14_LINK_CNTL 0 0x1b81d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF14_LINK_CNTL2 0 0x1b825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF14_LINK_STATUS 0 0x1b81d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF14_LINK_STATUS2 0 0x1b825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF14_MAX_LATENCY 0 0x1b80f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF14_MIN_GRANT 0 0x1b80f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF14_MSIX_CAP_LIST 0 0x1b830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF14_MSIX_MSG_CNTL 0 0x1b830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF14_MSIX_PBA 0 0x1b832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF14_MSIX_TABLE 0 0x1b831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF14_MSI_CAP_LIST 0 0x1b828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF14_MSI_EXT_MSG_DATA 0 0x1b82a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF14_MSI_EXT_MSG_DATA_64 0 0x1b82b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF14_MSI_MASK 0 0x1b82b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF14_MSI_MASK_64 0 0x1b82c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF14_MSI_MSG_ADDR_HI 0 0x1b82a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF14_MSI_MSG_ADDR_LO 0 0x1b829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF14_MSI_MSG_CNTL 0 0x1b828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF14_MSI_MSG_DATA 0 0x1b82a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF14_MSI_MSG_DATA_64 0 0x1b82b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF14_MSI_PENDING 0 0x1b82c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF14_MSI_PENDING_64 0 0x1b82d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_ADV_ERR_CAP_CNTL 0 0x1b85a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF14_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1b854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_ARI_CAP 0 0x1b8cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF14_PCIE_ARI_CNTL 0 0x1b8cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF14_PCIE_ARI_ENH_CAP_LIST 0 0x1b8ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_CAP 0 0x1b819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF14_PCIE_CAP_LIST 0 0x1b819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF14_PCIE_CORR_ERR_MASK 0 0x1b859 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF14_PCIE_CORR_ERR_STATUS 0 0x1b858 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF14_PCIE_HDR_LOG0 0 0x1b85b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_HDR_LOG1 0 0x1b85c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_HDR_LOG2 0 0x1b85d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_HDR_LOG3 0 0x1b85e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_TLP_PREFIX_LOG0 0 0x1b862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_TLP_PREFIX_LOG1 0 0x1b863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_TLP_PREFIX_LOG2 0 0x1b864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_TLP_PREFIX_LOG3 0 0x1b865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_UNCORR_ERR_MASK 0 0x1b856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF14_PCIE_UNCORR_ERR_SEVERITY 0 0x1b857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF14_PCIE_UNCORR_ERR_STATUS 0 0x1b855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF14_PCIE_VENDOR_SPECIFIC1 0 0x1b842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_VENDOR_SPECIFIC2 0 0x1b843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1b840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF14_PCIE_VENDOR_SPECIFIC_HDR 0 0x1b841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF14_PROG_INTERFACE 0 0x1b802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF14_REVISION_ID 0 0x1b802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF14_ROM_BASE_ADDR 0 0x1b80c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF14_STATUS 0 0x1b801 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF14_SUB_CLASS 0 0x1b802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF14_VENDOR_ID 0 0x1b800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF15_ADAPTER_ID 0 0x1bc0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_ADDR_1 0 0x1bc04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_ADDR_2 0 0x1bc05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_ADDR_3 0 0x1bc06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_ADDR_4 0 0x1bc07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_ADDR_5 0 0x1bc08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_ADDR_6 0 0x1bc09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_BASE_CLASS 0 0x1bc02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF15_BIST 0 0x1bc03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF15_CACHE_LINE 0 0x1bc03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF15_CAP_PTR 0 0x1bc0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF15_CARDBUS_CIS_PTR 0 0x1bc0a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF15_COMMAND 0 0x1bc01 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_CAP 0 0x1bc1a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_CAP2 0 0x1bc22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_CNTL 0 0x1bc1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_CNTL2 0 0x1bc23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_ID 0 0x1bc00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_STATUS 0 0x1bc1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF15_DEVICE_STATUS2 0 0x1bc23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF15_HEADER 0 0x1bc03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF15_INTERRUPT_LINE 0 0x1bc0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF15_INTERRUPT_PIN 0 0x1bc0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF15_LATENCY 0 0x1bc03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF15_LINK_CAP 0 0x1bc1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF15_LINK_CAP2 0 0x1bc24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF15_LINK_CNTL 0 0x1bc1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF15_LINK_CNTL2 0 0x1bc25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF15_LINK_STATUS 0 0x1bc1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF15_LINK_STATUS2 0 0x1bc25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF15_MAX_LATENCY 0 0x1bc0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF15_MIN_GRANT 0 0x1bc0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF15_MSIX_CAP_LIST 0 0x1bc30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF15_MSIX_MSG_CNTL 0 0x1bc30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF15_MSIX_PBA 0 0x1bc32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF15_MSIX_TABLE 0 0x1bc31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF15_MSI_CAP_LIST 0 0x1bc28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF15_MSI_EXT_MSG_DATA 0 0x1bc2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF15_MSI_EXT_MSG_DATA_64 0 0x1bc2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF15_MSI_MASK 0 0x1bc2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF15_MSI_MASK_64 0 0x1bc2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF15_MSI_MSG_ADDR_HI 0 0x1bc2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF15_MSI_MSG_ADDR_LO 0 0x1bc29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF15_MSI_MSG_CNTL 0 0x1bc28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF15_MSI_MSG_DATA 0 0x1bc2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF15_MSI_MSG_DATA_64 0 0x1bc2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF15_MSI_PENDING 0 0x1bc2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF15_MSI_PENDING_64 0 0x1bc2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_ADV_ERR_CAP_CNTL 0 0x1bc5a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF15_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1bc54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_ARI_CAP 0 0x1bccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF15_PCIE_ARI_CNTL 0 0x1bccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF15_PCIE_ARI_ENH_CAP_LIST 0 0x1bcca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_CAP 0 0x1bc19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF15_PCIE_CAP_LIST 0 0x1bc19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF15_PCIE_CORR_ERR_MASK 0 0x1bc59 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF15_PCIE_CORR_ERR_STATUS 0 0x1bc58 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF15_PCIE_HDR_LOG0 0 0x1bc5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_HDR_LOG1 0 0x1bc5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_HDR_LOG2 0 0x1bc5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_HDR_LOG3 0 0x1bc5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_TLP_PREFIX_LOG0 0 0x1bc62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_TLP_PREFIX_LOG1 0 0x1bc63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_TLP_PREFIX_LOG2 0 0x1bc64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_TLP_PREFIX_LOG3 0 0x1bc65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_UNCORR_ERR_MASK 0 0x1bc56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF15_PCIE_UNCORR_ERR_SEVERITY 0 0x1bc57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF15_PCIE_UNCORR_ERR_STATUS 0 0x1bc55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF15_PCIE_VENDOR_SPECIFIC1 0 0x1bc42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_VENDOR_SPECIFIC2 0 0x1bc43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1bc40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF15_PCIE_VENDOR_SPECIFIC_HDR 0 0x1bc41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF15_PROG_INTERFACE 0 0x1bc02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF15_REVISION_ID 0 0x1bc02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF15_ROM_BASE_ADDR 0 0x1bc0c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF15_STATUS 0 0x1bc01 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF15_SUB_CLASS 0 0x1bc02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF15_VENDOR_ID 0 0x1bc00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF1_ADAPTER_ID 0 0x1840b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_1 0 0x18404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_2 0 0x18405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_3 0 0x18406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_4 0 0x18407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_5 0 0x18408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_ADDR_6 0 0x18409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_BASE_CLASS 0 0x18402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF1_BIST 0 0x18403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF1_CACHE_LINE 0 0x18403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF1_CAP_PTR 0 0x1840d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF1_CARDBUS_CIS_PTR 0 0x1840a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF1_COMMAND 0 0x18401 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP 0 0x1841a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CAP2 0 0x18422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL 0 0x1841b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_CNTL2 0 0x18423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_ID 0 0x18400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS 0 0x1841b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF1_DEVICE_STATUS2 0 0x18423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF1_HEADER 0 0x18403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_LINE 0 0x1840f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF1_INTERRUPT_PIN 0 0x1840f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF1_LATENCY 0 0x18403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF1_LINK_CAP 0 0x1841c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF1_LINK_CAP2 0 0x18424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL 0 0x1841d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF1_LINK_CNTL2 0 0x18425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS 0 0x1841d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF1_LINK_STATUS2 0 0x18425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF1_MAX_LATENCY 0 0x1840f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF1_MIN_GRANT 0 0x1840f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF1_MSIX_CAP_LIST 0 0x18430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF1_MSIX_MSG_CNTL 0 0x18430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF1_MSIX_PBA 0 0x18432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF1_MSIX_TABLE 0 0x18431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF1_MSI_CAP_LIST 0 0x18428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA 0 0x1842a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF1_MSI_EXT_MSG_DATA_64 0 0x1842b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF1_MSI_MASK 0 0x1842b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF1_MSI_MASK_64 0 0x1842c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_HI 0 0x1842a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_ADDR_LO 0 0x18429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_CNTL 0 0x18428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA 0 0x1842a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF1_MSI_MSG_DATA_64 0 0x1842b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING 0 0x1842c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF1_MSI_PENDING_64 0 0x1842d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_CAP_CNTL 0 0x1845a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CAP 0 0x184cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_CNTL 0 0x184cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF1_PCIE_ARI_ENH_CAP_LIST 0 0x184ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP 0 0x18419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CAP_LIST 0 0x18419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_MASK 0 0x18459 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF1_PCIE_CORR_ERR_STATUS 0 0x18458 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG0 0 0x1845b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG1 0 0x1845c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG2 0 0x1845d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_HDR_LOG3 0 0x1845e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG0 0 0x18462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG1 0 0x18463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG2 0 0x18464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_TLP_PREFIX_LOG3 0 0x18465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_MASK 0 0x18456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_SEVERITY 0 0x18457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF1_PCIE_UNCORR_ERR_STATUS 0 0x18455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC1 0 0x18442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC2 0 0x18443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF1_PCIE_VENDOR_SPECIFIC_HDR 0 0x18441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF1_PROG_INTERFACE 0 0x18402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF1_REVISION_ID 0 0x18402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF1_ROM_BASE_ADDR 0 0x1840c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF1_STATUS 0 0x18401 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF1_SUB_CLASS 0 0x18402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF1_VENDOR_ID 0 0x18400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF2_ADAPTER_ID 0 0x1880b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_1 0 0x18804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_2 0 0x18805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_3 0 0x18806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_4 0 0x18807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_5 0 0x18808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_ADDR_6 0 0x18809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_BASE_CLASS 0 0x18802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF2_BIST 0 0x18803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF2_CACHE_LINE 0 0x18803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF2_CAP_PTR 0 0x1880d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF2_CARDBUS_CIS_PTR 0 0x1880a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF2_COMMAND 0 0x18801 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP 0 0x1881a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CAP2 0 0x18822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL 0 0x1881b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_CNTL2 0 0x18823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_ID 0 0x18800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS 0 0x1881b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF2_DEVICE_STATUS2 0 0x18823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF2_HEADER 0 0x18803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_LINE 0 0x1880f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF2_INTERRUPT_PIN 0 0x1880f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF2_LATENCY 0 0x18803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF2_LINK_CAP 0 0x1881c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF2_LINK_CAP2 0 0x18824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL 0 0x1881d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF2_LINK_CNTL2 0 0x18825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS 0 0x1881d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF2_LINK_STATUS2 0 0x18825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF2_MAX_LATENCY 0 0x1880f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF2_MIN_GRANT 0 0x1880f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF2_MSIX_CAP_LIST 0 0x18830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF2_MSIX_MSG_CNTL 0 0x18830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF2_MSIX_PBA 0 0x18832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF2_MSIX_TABLE 0 0x18831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF2_MSI_CAP_LIST 0 0x18828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA 0 0x1882a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF2_MSI_EXT_MSG_DATA_64 0 0x1882b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF2_MSI_MASK 0 0x1882b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF2_MSI_MASK_64 0 0x1882c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_HI 0 0x1882a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_ADDR_LO 0 0x18829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_CNTL 0 0x18828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA 0 0x1882a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF2_MSI_MSG_DATA_64 0 0x1882b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING 0 0x1882c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF2_MSI_PENDING_64 0 0x1882d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_CAP_CNTL 0 0x1885a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CAP 0 0x188cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_CNTL 0 0x188cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF2_PCIE_ARI_ENH_CAP_LIST 0 0x188ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP 0 0x18819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CAP_LIST 0 0x18819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_MASK 0 0x18859 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF2_PCIE_CORR_ERR_STATUS 0 0x18858 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG0 0 0x1885b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG1 0 0x1885c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG2 0 0x1885d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_HDR_LOG3 0 0x1885e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG0 0 0x18862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG1 0 0x18863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG2 0 0x18864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_TLP_PREFIX_LOG3 0 0x18865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_MASK 0 0x18856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_SEVERITY 0 0x18857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF2_PCIE_UNCORR_ERR_STATUS 0 0x18855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC1 0 0x18842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC2 0 0x18843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF2_PCIE_VENDOR_SPECIFIC_HDR 0 0x18841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF2_PROG_INTERFACE 0 0x18802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF2_REVISION_ID 0 0x18802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF2_ROM_BASE_ADDR 0 0x1880c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF2_STATUS 0 0x18801 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF2_SUB_CLASS 0 0x18802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF2_VENDOR_ID 0 0x18800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF3_ADAPTER_ID 0 0x18c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_1 0 0x18c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_2 0 0x18c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_3 0 0x18c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_4 0 0x18c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_5 0 0x18c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_ADDR_6 0 0x18c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_BASE_CLASS 0 0x18c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF3_BIST 0 0x18c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF3_CACHE_LINE 0 0x18c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF3_CAP_PTR 0 0x18c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF3_CARDBUS_CIS_PTR 0 0x18c0a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF3_COMMAND 0 0x18c01 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP 0 0x18c1a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CAP2 0 0x18c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL 0 0x18c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_CNTL2 0 0x18c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_ID 0 0x18c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS 0 0x18c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF3_DEVICE_STATUS2 0 0x18c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF3_HEADER 0 0x18c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_LINE 0 0x18c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF3_INTERRUPT_PIN 0 0x18c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF3_LATENCY 0 0x18c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF3_LINK_CAP 0 0x18c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF3_LINK_CAP2 0 0x18c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL 0 0x18c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF3_LINK_CNTL2 0 0x18c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS 0 0x18c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF3_LINK_STATUS2 0 0x18c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF3_MAX_LATENCY 0 0x18c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF3_MIN_GRANT 0 0x18c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF3_MSIX_CAP_LIST 0 0x18c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF3_MSIX_MSG_CNTL 0 0x18c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF3_MSIX_PBA 0 0x18c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF3_MSIX_TABLE 0 0x18c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF3_MSI_CAP_LIST 0 0x18c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA 0 0x18c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF3_MSI_EXT_MSG_DATA_64 0 0x18c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF3_MSI_MASK 0 0x18c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF3_MSI_MASK_64 0 0x18c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_HI 0 0x18c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_ADDR_LO 0 0x18c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_CNTL 0 0x18c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA 0 0x18c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF3_MSI_MSG_DATA_64 0 0x18c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING 0 0x18c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF3_MSI_PENDING_64 0 0x18c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_CAP_CNTL 0 0x18c5a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x18c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CAP 0 0x18ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_CNTL 0 0x18ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF3_PCIE_ARI_ENH_CAP_LIST 0 0x18cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP 0 0x18c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CAP_LIST 0 0x18c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_MASK 0 0x18c59 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF3_PCIE_CORR_ERR_STATUS 0 0x18c58 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG0 0 0x18c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG1 0 0x18c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG2 0 0x18c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_HDR_LOG3 0 0x18c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG0 0 0x18c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG1 0 0x18c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG2 0 0x18c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_TLP_PREFIX_LOG3 0 0x18c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_MASK 0 0x18c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_SEVERITY 0 0x18c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF3_PCIE_UNCORR_ERR_STATUS 0 0x18c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC1 0 0x18c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC2 0 0x18c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x18c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF3_PCIE_VENDOR_SPECIFIC_HDR 0 0x18c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF3_PROG_INTERFACE 0 0x18c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF3_REVISION_ID 0 0x18c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF3_ROM_BASE_ADDR 0 0x18c0c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF3_STATUS 0 0x18c01 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF3_SUB_CLASS 0 0x18c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF3_VENDOR_ID 0 0x18c00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF4_ADAPTER_ID 0 0x1900b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_1 0 0x19004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_2 0 0x19005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_3 0 0x19006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_4 0 0x19007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_5 0 0x19008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_ADDR_6 0 0x19009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_BASE_CLASS 0 0x19002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF4_BIST 0 0x19003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF4_CACHE_LINE 0 0x19003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF4_CAP_PTR 0 0x1900d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF4_CARDBUS_CIS_PTR 0 0x1900a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF4_COMMAND 0 0x19001 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP 0 0x1901a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CAP2 0 0x19022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL 0 0x1901b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_CNTL2 0 0x19023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_ID 0 0x19000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS 0 0x1901b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF4_DEVICE_STATUS2 0 0x19023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF4_HEADER 0 0x19003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_LINE 0 0x1900f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF4_INTERRUPT_PIN 0 0x1900f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF4_LATENCY 0 0x19003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF4_LINK_CAP 0 0x1901c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF4_LINK_CAP2 0 0x19024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL 0 0x1901d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF4_LINK_CNTL2 0 0x19025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS 0 0x1901d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF4_LINK_STATUS2 0 0x19025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF4_MAX_LATENCY 0 0x1900f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF4_MIN_GRANT 0 0x1900f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF4_MSIX_CAP_LIST 0 0x19030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF4_MSIX_MSG_CNTL 0 0x19030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF4_MSIX_PBA 0 0x19032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF4_MSIX_TABLE 0 0x19031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF4_MSI_CAP_LIST 0 0x19028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA 0 0x1902a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF4_MSI_EXT_MSG_DATA_64 0 0x1902b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF4_MSI_MASK 0 0x1902b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF4_MSI_MASK_64 0 0x1902c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_HI 0 0x1902a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_ADDR_LO 0 0x19029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_CNTL 0 0x19028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA 0 0x1902a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF4_MSI_MSG_DATA_64 0 0x1902b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING 0 0x1902c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF4_MSI_PENDING_64 0 0x1902d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_CAP_CNTL 0 0x1905a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CAP 0 0x190cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_CNTL 0 0x190cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF4_PCIE_ARI_ENH_CAP_LIST 0 0x190ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP 0 0x19019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CAP_LIST 0 0x19019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_MASK 0 0x19059 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF4_PCIE_CORR_ERR_STATUS 0 0x19058 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG0 0 0x1905b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG1 0 0x1905c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG2 0 0x1905d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_HDR_LOG3 0 0x1905e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG0 0 0x19062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG1 0 0x19063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG2 0 0x19064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_TLP_PREFIX_LOG3 0 0x19065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_MASK 0 0x19056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_SEVERITY 0 0x19057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF4_PCIE_UNCORR_ERR_STATUS 0 0x19055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC1 0 0x19042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC2 0 0x19043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF4_PCIE_VENDOR_SPECIFIC_HDR 0 0x19041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF4_PROG_INTERFACE 0 0x19002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF4_REVISION_ID 0 0x19002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF4_ROM_BASE_ADDR 0 0x1900c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF4_STATUS 0 0x19001 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF4_SUB_CLASS 0 0x19002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF4_VENDOR_ID 0 0x19000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF5_ADAPTER_ID 0 0x1940b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_1 0 0x19404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_2 0 0x19405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_3 0 0x19406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_4 0 0x19407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_5 0 0x19408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_ADDR_6 0 0x19409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_BASE_CLASS 0 0x19402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF5_BIST 0 0x19403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF5_CACHE_LINE 0 0x19403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF5_CAP_PTR 0 0x1940d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF5_CARDBUS_CIS_PTR 0 0x1940a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF5_COMMAND 0 0x19401 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP 0 0x1941a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CAP2 0 0x19422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL 0 0x1941b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_CNTL2 0 0x19423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_ID 0 0x19400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS 0 0x1941b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF5_DEVICE_STATUS2 0 0x19423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF5_HEADER 0 0x19403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_LINE 0 0x1940f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF5_INTERRUPT_PIN 0 0x1940f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF5_LATENCY 0 0x19403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF5_LINK_CAP 0 0x1941c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF5_LINK_CAP2 0 0x19424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL 0 0x1941d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF5_LINK_CNTL2 0 0x19425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS 0 0x1941d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF5_LINK_STATUS2 0 0x19425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF5_MAX_LATENCY 0 0x1940f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF5_MIN_GRANT 0 0x1940f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF5_MSIX_CAP_LIST 0 0x19430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF5_MSIX_MSG_CNTL 0 0x19430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF5_MSIX_PBA 0 0x19432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF5_MSIX_TABLE 0 0x19431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF5_MSI_CAP_LIST 0 0x19428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA 0 0x1942a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF5_MSI_EXT_MSG_DATA_64 0 0x1942b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF5_MSI_MASK 0 0x1942b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF5_MSI_MASK_64 0 0x1942c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_HI 0 0x1942a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_ADDR_LO 0 0x19429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_CNTL 0 0x19428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA 0 0x1942a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF5_MSI_MSG_DATA_64 0 0x1942b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING 0 0x1942c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF5_MSI_PENDING_64 0 0x1942d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_CAP_CNTL 0 0x1945a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CAP 0 0x194cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_CNTL 0 0x194cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF5_PCIE_ARI_ENH_CAP_LIST 0 0x194ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP 0 0x19419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CAP_LIST 0 0x19419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_MASK 0 0x19459 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF5_PCIE_CORR_ERR_STATUS 0 0x19458 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG0 0 0x1945b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG1 0 0x1945c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG2 0 0x1945d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_HDR_LOG3 0 0x1945e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG0 0 0x19462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG1 0 0x19463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG2 0 0x19464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_TLP_PREFIX_LOG3 0 0x19465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_MASK 0 0x19456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_SEVERITY 0 0x19457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF5_PCIE_UNCORR_ERR_STATUS 0 0x19455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC1 0 0x19442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC2 0 0x19443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF5_PCIE_VENDOR_SPECIFIC_HDR 0 0x19441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF5_PROG_INTERFACE 0 0x19402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF5_REVISION_ID 0 0x19402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF5_ROM_BASE_ADDR 0 0x1940c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF5_STATUS 0 0x19401 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF5_SUB_CLASS 0 0x19402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF5_VENDOR_ID 0 0x19400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF6_ADAPTER_ID 0 0x1980b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_1 0 0x19804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_2 0 0x19805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_3 0 0x19806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_4 0 0x19807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_5 0 0x19808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_ADDR_6 0 0x19809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_BASE_CLASS 0 0x19802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF6_BIST 0 0x19803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF6_CACHE_LINE 0 0x19803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF6_CAP_PTR 0 0x1980d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF6_CARDBUS_CIS_PTR 0 0x1980a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF6_COMMAND 0 0x19801 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP 0 0x1981a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CAP2 0 0x19822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL 0 0x1981b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_CNTL2 0 0x19823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_ID 0 0x19800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS 0 0x1981b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF6_DEVICE_STATUS2 0 0x19823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF6_HEADER 0 0x19803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_LINE 0 0x1980f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF6_INTERRUPT_PIN 0 0x1980f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF6_LATENCY 0 0x19803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF6_LINK_CAP 0 0x1981c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF6_LINK_CAP2 0 0x19824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL 0 0x1981d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF6_LINK_CNTL2 0 0x19825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS 0 0x1981d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF6_LINK_STATUS2 0 0x19825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF6_MAX_LATENCY 0 0x1980f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF6_MIN_GRANT 0 0x1980f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF6_MSIX_CAP_LIST 0 0x19830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF6_MSIX_MSG_CNTL 0 0x19830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF6_MSIX_PBA 0 0x19832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF6_MSIX_TABLE 0 0x19831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF6_MSI_CAP_LIST 0 0x19828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA 0 0x1982a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF6_MSI_EXT_MSG_DATA_64 0 0x1982b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF6_MSI_MASK 0 0x1982b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF6_MSI_MASK_64 0 0x1982c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_HI 0 0x1982a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_ADDR_LO 0 0x19829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_CNTL 0 0x19828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA 0 0x1982a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF6_MSI_MSG_DATA_64 0 0x1982b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING 0 0x1982c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF6_MSI_PENDING_64 0 0x1982d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_CAP_CNTL 0 0x1985a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CAP 0 0x198cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_CNTL 0 0x198cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF6_PCIE_ARI_ENH_CAP_LIST 0 0x198ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP 0 0x19819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CAP_LIST 0 0x19819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_MASK 0 0x19859 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF6_PCIE_CORR_ERR_STATUS 0 0x19858 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG0 0 0x1985b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG1 0 0x1985c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG2 0 0x1985d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_HDR_LOG3 0 0x1985e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG0 0 0x19862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG1 0 0x19863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG2 0 0x19864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_TLP_PREFIX_LOG3 0 0x19865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_MASK 0 0x19856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_SEVERITY 0 0x19857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF6_PCIE_UNCORR_ERR_STATUS 0 0x19855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC1 0 0x19842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC2 0 0x19843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF6_PCIE_VENDOR_SPECIFIC_HDR 0 0x19841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF6_PROG_INTERFACE 0 0x19802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF6_REVISION_ID 0 0x19802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF6_ROM_BASE_ADDR 0 0x1980c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF6_STATUS 0 0x19801 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF6_SUB_CLASS 0 0x19802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF6_VENDOR_ID 0 0x19800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF7_ADAPTER_ID 0 0x19c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_1 0 0x19c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_2 0 0x19c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_3 0 0x19c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_4 0 0x19c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_5 0 0x19c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_ADDR_6 0 0x19c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_BASE_CLASS 0 0x19c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF7_BIST 0 0x19c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF7_CACHE_LINE 0 0x19c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF7_CAP_PTR 0 0x19c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF7_CARDBUS_CIS_PTR 0 0x19c0a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF7_COMMAND 0 0x19c01 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP 0 0x19c1a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CAP2 0 0x19c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL 0 0x19c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_CNTL2 0 0x19c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_ID 0 0x19c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS 0 0x19c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF7_DEVICE_STATUS2 0 0x19c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF7_HEADER 0 0x19c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_LINE 0 0x19c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF7_INTERRUPT_PIN 0 0x19c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF7_LATENCY 0 0x19c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF7_LINK_CAP 0 0x19c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF7_LINK_CAP2 0 0x19c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL 0 0x19c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF7_LINK_CNTL2 0 0x19c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS 0 0x19c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF7_LINK_STATUS2 0 0x19c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF7_MAX_LATENCY 0 0x19c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF7_MIN_GRANT 0 0x19c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF7_MSIX_CAP_LIST 0 0x19c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF7_MSIX_MSG_CNTL 0 0x19c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF7_MSIX_PBA 0 0x19c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF7_MSIX_TABLE 0 0x19c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF7_MSI_CAP_LIST 0 0x19c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA 0 0x19c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF7_MSI_EXT_MSG_DATA_64 0 0x19c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF7_MSI_MASK 0 0x19c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF7_MSI_MASK_64 0 0x19c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_HI 0 0x19c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_ADDR_LO 0 0x19c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_CNTL 0 0x19c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA 0 0x19c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF7_MSI_MSG_DATA_64 0 0x19c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING 0 0x19c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF7_MSI_PENDING_64 0 0x19c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_CAP_CNTL 0 0x19c5a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x19c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CAP 0 0x19ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_CNTL 0 0x19ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF7_PCIE_ARI_ENH_CAP_LIST 0 0x19cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP 0 0x19c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CAP_LIST 0 0x19c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_MASK 0 0x19c59 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF7_PCIE_CORR_ERR_STATUS 0 0x19c58 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG0 0 0x19c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG1 0 0x19c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG2 0 0x19c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_HDR_LOG3 0 0x19c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG0 0 0x19c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG1 0 0x19c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG2 0 0x19c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_TLP_PREFIX_LOG3 0 0x19c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_MASK 0 0x19c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_SEVERITY 0 0x19c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF7_PCIE_UNCORR_ERR_STATUS 0 0x19c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC1 0 0x19c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC2 0 0x19c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x19c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF7_PCIE_VENDOR_SPECIFIC_HDR 0 0x19c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF7_PROG_INTERFACE 0 0x19c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF7_REVISION_ID 0 0x19c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF7_ROM_BASE_ADDR 0 0x19c0c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF7_STATUS 0 0x19c01 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF7_SUB_CLASS 0 0x19c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF7_VENDOR_ID 0 0x19c00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF8_ADAPTER_ID 0 0x1a00b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_ADDR_1 0 0x1a004 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_ADDR_2 0 0x1a005 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_ADDR_3 0 0x1a006 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_ADDR_4 0 0x1a007 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_ADDR_5 0 0x1a008 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_ADDR_6 0 0x1a009 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_BASE_CLASS 0 0x1a002 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF8_BIST 0 0x1a003 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF8_CACHE_LINE 0 0x1a003 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF8_CAP_PTR 0 0x1a00d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF8_CARDBUS_CIS_PTR 0 0x1a00a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF8_COMMAND 0 0x1a001 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_CAP 0 0x1a01a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_CAP2 0 0x1a022 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_CNTL 0 0x1a01b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_CNTL2 0 0x1a023 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_ID 0 0x1a000 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_STATUS 0 0x1a01b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF8_DEVICE_STATUS2 0 0x1a023 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF8_HEADER 0 0x1a003 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF8_INTERRUPT_LINE 0 0x1a00f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF8_INTERRUPT_PIN 0 0x1a00f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF8_LATENCY 0 0x1a003 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF8_LINK_CAP 0 0x1a01c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF8_LINK_CAP2 0 0x1a024 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF8_LINK_CNTL 0 0x1a01d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF8_LINK_CNTL2 0 0x1a025 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF8_LINK_STATUS 0 0x1a01d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF8_LINK_STATUS2 0 0x1a025 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF8_MAX_LATENCY 0 0x1a00f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF8_MIN_GRANT 0 0x1a00f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF8_MSIX_CAP_LIST 0 0x1a030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF8_MSIX_MSG_CNTL 0 0x1a030 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF8_MSIX_PBA 0 0x1a032 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF8_MSIX_TABLE 0 0x1a031 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF8_MSI_CAP_LIST 0 0x1a028 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF8_MSI_EXT_MSG_DATA 0 0x1a02a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF8_MSI_EXT_MSG_DATA_64 0 0x1a02b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF8_MSI_MASK 0 0x1a02b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF8_MSI_MASK_64 0 0x1a02c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF8_MSI_MSG_ADDR_HI 0 0x1a02a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF8_MSI_MSG_ADDR_LO 0 0x1a029 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF8_MSI_MSG_CNTL 0 0x1a028 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF8_MSI_MSG_DATA 0 0x1a02a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF8_MSI_MSG_DATA_64 0 0x1a02b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF8_MSI_PENDING 0 0x1a02c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF8_MSI_PENDING_64 0 0x1a02d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_ADV_ERR_CAP_CNTL 0 0x1a05a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF8_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1a054 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_ARI_CAP 0 0x1a0cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF8_PCIE_ARI_CNTL 0 0x1a0cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF8_PCIE_ARI_ENH_CAP_LIST 0 0x1a0ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_CAP 0 0x1a019 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF8_PCIE_CAP_LIST 0 0x1a019 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF8_PCIE_CORR_ERR_MASK 0 0x1a059 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF8_PCIE_CORR_ERR_STATUS 0 0x1a058 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF8_PCIE_HDR_LOG0 0 0x1a05b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_HDR_LOG1 0 0x1a05c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_HDR_LOG2 0 0x1a05d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_HDR_LOG3 0 0x1a05e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_TLP_PREFIX_LOG0 0 0x1a062 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_TLP_PREFIX_LOG1 0 0x1a063 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_TLP_PREFIX_LOG2 0 0x1a064 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_TLP_PREFIX_LOG3 0 0x1a065 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_UNCORR_ERR_MASK 0 0x1a056 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF8_PCIE_UNCORR_ERR_SEVERITY 0 0x1a057 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF8_PCIE_UNCORR_ERR_STATUS 0 0x1a055 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF8_PCIE_VENDOR_SPECIFIC1 0 0x1a042 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_VENDOR_SPECIFIC2 0 0x1a043 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1a040 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF8_PCIE_VENDOR_SPECIFIC_HDR 0 0x1a041 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF8_PROG_INTERFACE 0 0x1a002 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF8_REVISION_ID 0 0x1a002 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF8_ROM_BASE_ADDR 0 0x1a00c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF8_STATUS 0 0x1a001 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF8_SUB_CLASS 0 0x1a002 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF8_VENDOR_ID 0 0x1a000 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF0_VF9_ADAPTER_ID 0 0x1a40b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_ADDR_1 0 0x1a404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_ADDR_2 0 0x1a405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_ADDR_3 0 0x1a406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_ADDR_4 0 0x1a407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_ADDR_5 0 0x1a408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_ADDR_6 0 0x1a409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_BASE_CLASS 0 0x1a402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF9_BIST 0 0x1a403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF0_VF9_CACHE_LINE 0 0x1a403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF0_VF9_CAP_PTR 0 0x1a40d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF0_VF9_CARDBUS_CIS_PTR 0 0x1a40a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF0_VF9_COMMAND 0 0x1a401 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_CAP 0 0x1a41a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_CAP2 0 0x1a422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_CNTL 0 0x1a41b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_CNTL2 0 0x1a423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_ID 0 0x1a400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_STATUS 0 0x1a41b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF0_VF9_DEVICE_STATUS2 0 0x1a423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF0_VF9_HEADER 0 0x1a403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF0_VF9_INTERRUPT_LINE 0 0x1a40f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF0_VF9_INTERRUPT_PIN 0 0x1a40f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF0_VF9_LATENCY 0 0x1a403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF0_VF9_LINK_CAP 0 0x1a41c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF0_VF9_LINK_CAP2 0 0x1a424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF0_VF9_LINK_CNTL 0 0x1a41d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF0_VF9_LINK_CNTL2 0 0x1a425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF0_VF9_LINK_STATUS 0 0x1a41d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF9_LINK_STATUS2 0 0x1a425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF0_VF9_MAX_LATENCY 0 0x1a40f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF0_VF9_MIN_GRANT 0 0x1a40f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF0_VF9_MSIX_CAP_LIST 0 0x1a430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF9_MSIX_MSG_CNTL 0 0x1a430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF0_VF9_MSIX_PBA 0 0x1a432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF9_MSIX_TABLE 0 0x1a431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF0_VF9_MSI_CAP_LIST 0 0x1a428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF9_MSI_EXT_MSG_DATA 0 0x1a42a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF9_MSI_EXT_MSG_DATA_64 0 0x1a42b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF9_MSI_MASK 0 0x1a42b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF0_VF9_MSI_MASK_64 0 0x1a42c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF0_VF9_MSI_MSG_ADDR_HI 0 0x1a42a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF0_VF9_MSI_MSG_ADDR_LO 0 0x1a429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF0_VF9_MSI_MSG_CNTL 0 0x1a428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF0_VF9_MSI_MSG_DATA 0 0x1a42a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF0_VF9_MSI_MSG_DATA_64 0 0x1a42b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF0_VF9_MSI_PENDING 0 0x1a42c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF0_VF9_MSI_PENDING_64 0 0x1a42d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_ADV_ERR_CAP_CNTL 0 0x1a45a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF0_VF9_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x1a454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_ARI_CAP 0 0x1a4cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF0_VF9_PCIE_ARI_CNTL 0 0x1a4cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF0_VF9_PCIE_ARI_ENH_CAP_LIST 0 0x1a4ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_CAP 0 0x1a419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF0_VF9_PCIE_CAP_LIST 0 0x1a419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF0_VF9_PCIE_CORR_ERR_MASK 0 0x1a459 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF0_VF9_PCIE_CORR_ERR_STATUS 0 0x1a458 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF0_VF9_PCIE_HDR_LOG0 0 0x1a45b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_HDR_LOG1 0 0x1a45c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_HDR_LOG2 0 0x1a45d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_HDR_LOG3 0 0x1a45e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_TLP_PREFIX_LOG0 0 0x1a462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_TLP_PREFIX_LOG1 0 0x1a463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_TLP_PREFIX_LOG2 0 0x1a464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_TLP_PREFIX_LOG3 0 0x1a465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_UNCORR_ERR_MASK 0 0x1a456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF0_VF9_PCIE_UNCORR_ERR_SEVERITY 0 0x1a457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF0_VF9_PCIE_UNCORR_ERR_STATUS 0 0x1a455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF0_VF9_PCIE_VENDOR_SPECIFIC1 0 0x1a442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_VENDOR_SPECIFIC2 0 0x1a443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x1a440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF0_VF9_PCIE_VENDOR_SPECIFIC_HDR 0 0x1a441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF0_VF9_PROG_INTERFACE 0 0x1a402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF0_VF9_REVISION_ID 0 0x1a402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF0_VF9_ROM_BASE_ADDR 0 0x1a40c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF0_VF9_STATUS 0 0x1a401 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF0_VF9_SUB_CLASS 0 0x1a402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF0_VF9_VENDOR_ID 0 0x1a400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF1_ADAPTER_ID 0 0x1040b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF1_ADAPTER_ID_W 0 0x10413 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF1_BASE_ADDR_1 0 0x10404 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_BASE_ADDR_2 0 0x10405 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_BASE_ADDR_3 0 0x10406 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_BASE_ADDR_4 0 0x10407 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_BASE_ADDR_5 0 0x10408 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_BASE_ADDR_6 0 0x10409 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_BASE_CLASS 0 0x10402 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF1_BIST 0 0x10403 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF1_CACHE_LINE 0 0x10403 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF1_CAP_PTR 0 0x1040d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF1_CARDBUS_CIS_PTR 0 0x1040a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF1_COMMAND 0 0x10401 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF1_DEVICE_CAP 0 0x1041a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF1_DEVICE_CAP2 0 0x10422 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF1_DEVICE_CNTL 0 0x1041b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF1_DEVICE_CNTL2 0 0x10423 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF1_DEVICE_ID 0 0x10400 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF1_DEVICE_STATUS 0 0x1041b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF1_DEVICE_STATUS2 0 0x10423 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF1_HEADER 0 0x10403 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF1_INTERRUPT_LINE 0 0x1040f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF1_INTERRUPT_PIN 0 0x1040f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF1_LATENCY 0 0x10403 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF1_LINK_CAP 0 0x1041c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF1_LINK_CAP2 0 0x10424 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF1_LINK_CNTL 0 0x1041d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF1_LINK_CNTL2 0 0x10425 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF1_LINK_STATUS 0 0x1041d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF1_LINK_STATUS2 0 0x10425 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF1_MAX_LATENCY 0 0x1040f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF1_MIN_GRANT 0 0x1040f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF1_MSIX_CAP_LIST 0 0x10430 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_MSIX_MSG_CNTL 0 0x10430 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF1_MSIX_PBA 0 0x10432 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_MSIX_TABLE 0 0x10431 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_MSI_CAP_LIST 0 0x10428 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA 0 0x1042a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF1_MSI_EXT_MSG_DATA_64 0 0x1042b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF1_MSI_MASK 0 0x1042b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF1_MSI_MASK_64 0 0x1042c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_HI 0 0x1042a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF1_MSI_MSG_ADDR_LO 0 0x10429 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF1_MSI_MSG_CNTL 0 0x10428 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF1_MSI_MSG_DATA 0 0x1042a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF1_MSI_MSG_DATA_64 0 0x1042b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF1_MSI_PENDING 0 0x1042c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF1_MSI_PENDING_64 0 0x1042d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF1_PCIE_ACS_CAP 0 0x104a9 9 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF1_PCIE_ACS_CNTL 0 0x104a9 11 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF1_PCIE_ACS_ENH_CAP_LIST 0 0x104a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_CAP_CNTL 0 0x1045a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF1_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10454 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_ARI_CAP 0 0x104cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF1_PCIE_ARI_CNTL 0 0x104cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF1_PCIE_ARI_ENH_CAP_LIST 0 0x104ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR1_CAP 0 0x10481 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR1_CNTL 0 0x10482 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR2_CAP 0 0x10483 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR2_CNTL 0 0x10484 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR3_CAP 0 0x10485 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR3_CNTL 0 0x10486 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR4_CAP 0 0x10487 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR4_CNTL 0 0x10488 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR5_CAP 0 0x10489 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR5_CNTL 0 0x1048a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR6_CAP 0 0x1048b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR6_CNTL 0 0x1048c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_BAR_ENH_CAP_LIST 0 0x10480 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_CAP 0 0x10419 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF1_PCIE_CAP_LIST 0 0x10419 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_MASK 0 0x10459 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF1_PCIE_CORR_ERR_STATUS 0 0x10458 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_DW1 0 0x10451 1 0 5
	SERIAL_NUMBER_LO 0 31
regBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_DW2 0 0x10452 1 0 5
	SERIAL_NUMBER_HI 0 31
regBIF_CFG_DEV0_EPF1_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST 0 0x10450 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_DPA_CAP 0 0x10495 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF1_PCIE_DPA_CNTL 0 0x10497 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF1_PCIE_DPA_ENH_CAP_LIST 0 0x10494 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_DPA_LATENCY_INDICATOR 0 0x10496 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_STATUS 0 0x10497 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10498 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10499 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG0 0 0x1045b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG1 0 0x1045c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG2 0 0x1045d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_HDR_LOG3 0 0x1045e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_LANE_0_EQUALIZATION_CNTL 0 0x1049f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_10_EQUALIZATION_CNTL 0 0x104a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_11_EQUALIZATION_CNTL 0 0x104a4 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_12_EQUALIZATION_CNTL 0 0x104a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_13_EQUALIZATION_CNTL 0 0x104a5 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_14_EQUALIZATION_CNTL 0 0x104a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_15_EQUALIZATION_CNTL 0 0x104a6 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_1_EQUALIZATION_CNTL 0 0x1049f 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_2_EQUALIZATION_CNTL 0 0x104a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_3_EQUALIZATION_CNTL 0 0x104a0 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_4_EQUALIZATION_CNTL 0 0x104a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_5_EQUALIZATION_CNTL 0 0x104a1 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_6_EQUALIZATION_CNTL 0 0x104a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_7_EQUALIZATION_CNTL 0 0x104a2 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_8_EQUALIZATION_CNTL 0 0x104a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_9_EQUALIZATION_CNTL 0 0x104a3 4 0 5
	DOWNSTREAM_PORT_8GT_TX_PRESET 0 3
	DOWNSTREAM_PORT_8GT_RX_PRESET_HINT 4 6
	UPSTREAM_PORT_8GT_TX_PRESET 8 11
	UPSTREAM_PORT_8GT_RX_PRESET_HINT 12 14
regBIF_CFG_DEV0_EPF1_PCIE_LANE_ERROR_STATUS 0 0x1049e 1 0 5
	LANE_ERROR_STATUS_BITS 0 15
regBIF_CFG_DEV0_EPF1_PCIE_LINK_CNTL3 0 0x1049d 3 0 5
	PERFORM_EQUALIZATION 0 0
	LINK_EQUALIZATION_REQ_INT_EN 1 1
	ENABLE_LOWER_SKP_OS_GEN 9 15
regBIF_CFG_DEV0_EPF1_PCIE_LTR_CAP 0 0x104c9 4 0 5
	LTR_MAX_S_LATENCY_VALUE 0 9
	LTR_MAX_S_LATENCY_SCALE 10 12
	LTR_MAX_NS_LATENCY_VALUE 16 25
	LTR_MAX_NS_LATENCY_SCALE 26 28
regBIF_CFG_DEV0_EPF1_PCIE_LTR_ENH_CAP_LIST 0 0x104c8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_ADDR0 0 0x104be 2 0 5
	MC_INDEX_POS 0 5
	MC_BASE_ADDR_0 12 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_ADDR1 0 0x104bf 1 0 5
	MC_BASE_ADDR_1 0 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_BLOCK_ALL0 0 0x104c2 1 0 5
	MC_BLOCK_ALL_0 0 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_BLOCK_ALL1 0 0x104c3 1 0 5
	MC_BLOCK_ALL_1 0 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_BLOCK_UNTRANSLATED_0 0 0x104c4 1 0 5
	MC_BLOCK_UNTRANSLATED_0 0 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_BLOCK_UNTRANSLATED_1 0 0x104c5 1 0 5
	MC_BLOCK_UNTRANSLATED_1 0 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_CAP 0 0x104bd 3 0 5
	MC_MAX_GROUP 0 5
	MC_WIN_SIZE_REQ 8 13
	MC_ECRC_REGEN_SUPP 15 15
regBIF_CFG_DEV0_EPF1_PCIE_MC_CNTL 0 0x104bd 2 0 5
	MC_NUM_GROUP 0 5
	MC_ENABLE 15 15
regBIF_CFG_DEV0_EPF1_PCIE_MC_ENH_CAP_LIST 0 0x104bc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_RCV0 0 0x104c0 1 0 5
	MC_RECEIVE_0 0 31
regBIF_CFG_DEV0_EPF1_PCIE_MC_RCV1 0 0x104c1 1 0 5
	MC_RECEIVE_1 0 31
regBIF_CFG_DEV0_EPF1_PCIE_PASID_CAP 0 0x104b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF1_PCIE_PASID_CNTL 0 0x104b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF1_PCIE_PASID_ENH_CAP_LIST 0 0x104b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_CAP 0 0x10493 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA 0 0x10492 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10491 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF1_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10490 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_SECONDARY_ENH_CAP_LIST 0 0x1049c 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_CAP 0 0x104cd 4 0 5
	SRIOV_VF_MIGRATION_CAP 0 0
	SRIOV_ARI_CAP_HIERARCHY_PRESERVED 1 1
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_SUPPORTED 2 2
	SRIOV_VF_MIGRATION_INTR_MSG_NUM 21 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_CONTROL 0 0x104ce 6 0 5
	SRIOV_VF_ENABLE 0 0
	SRIOV_VF_MIGRATION_ENABLE 1 1
	SRIOV_VF_MIGRATION_INTR_ENABLE 2 2
	SRIOV_VF_MSE 3 3
	SRIOV_ARI_CAP_HIERARCHY 4 4
	SRIOV_VF_TEN_BIT_TAG_REQUESTER_ENABLE 5 5
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_ENH_CAP_LIST 0 0x104cc 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_FIRST_VF_OFFSET 0 0x104d1 1 0 5
	SRIOV_FIRST_VF_OFFSET 0 15
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_FUNC_DEP_LINK 0 0x104d0 1 0 5
	SRIOV_FUNC_DEP_LINK 0 7
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_INITIAL_VFS 0 0x104cf 1 0 5
	SRIOV_INITIAL_VFS 0 15
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_NUM_VFS 0 0x104d0 1 0 5
	SRIOV_NUM_VFS 0 15
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_STATUS 0 0x104ce 1 0 5
	SRIOV_VF_MIGRATION_STATUS 0 0
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_SUPPORTED_PAGE_SIZE 0 0x104d3 1 0 5
	SRIOV_SUPPORTED_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_SYSTEM_PAGE_SIZE 0 0x104d4 1 0 5
	SRIOV_SYSTEM_PAGE_SIZE 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_TOTAL_VFS 0 0x104cf 1 0 5
	SRIOV_TOTAL_VFS 0 15
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_0 0 0x104d5 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_1 0 0x104d6 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_2 0 0x104d7 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_3 0 0x104d8 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_4 0 0x104d9 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_BASE_ADDR_5 0 0x104da 1 0 5
	VF_BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_DEVICE_ID 0 0x104d2 1 0 5
	SRIOV_VF_DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 0 0x104db 2 0 5
	SRIOV_VF_MIGRATION_STATE_BIR 0 2
	SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET 3 31
regBIF_CFG_DEV0_EPF1_PCIE_SRIOV_VF_STRIDE 0 0x104d1 1 0 5
	SRIOV_VF_STRIDE 0 15
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG0 0 0x10462 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG1 0 0x10463 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG2 0 0x10464 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_PCIE_TLP_PREFIX_LOG3 0 0x10465 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_MASK 0 0x10456 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_SEVERITY 0 0x10457 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF1_PCIE_UNCORR_ERR_STATUS 0 0x10455 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC1 0 0x10442 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC2 0 0x10443 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10440 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PCIE_VENDOR_SPECIFIC_HDR 0 0x10441 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR1_CAP 0 0x10531 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR1_CNTL 0 0x10532 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR2_CAP 0 0x10533 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR2_CNTL 0 0x10534 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR3_CAP 0 0x10535 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR3_CNTL 0 0x10536 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR4_CAP 0 0x10537 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR4_CNTL 0 0x10538 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR5_CAP 0 0x10539 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR5_CNTL 0 0x1053a 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR6_CAP 0 0x1053b 1 0 5
	VF_BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR6_CNTL 0 0x1053c 4 0 5
	VF_BAR_INDEX 0 2
	VF_BAR_TOTAL_NUM 5 7
	VF_BAR_SIZE 8 13
	VF_BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF1_PCIE_VF_RESIZE_BAR_ENH_CAP_LIST 0 0x10530 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF1_PMI_CAP 0 0x10414 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF1_PMI_CAP_LIST 0 0x10414 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF1_PMI_STATUS_CNTL 0 0x10415 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF1_PROG_INTERFACE 0 0x10402 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF1_REVISION_ID 0 0x10402 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF1_ROM_BASE_ADDR 0 0x1040c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF1_STATUS 0 0x10401 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF1_SUB_CLASS 0 0x10402 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF1_VENDOR_CAP_LIST 0 0x10412 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF1_VENDOR_ID 0 0x10400 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF2_ADAPTER_ID 0 0x1080b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF2_ADAPTER_ID_W 0 0x10813 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_1 0 0x10804 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_2 0 0x10805 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_3 0 0x10806 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_4 0 0x10807 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_5 0 0x10808 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_ADDR_6 0 0x10809 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF2_BASE_CLASS 0 0x10802 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF2_BIST 0 0x10803 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF2_CACHE_LINE 0 0x10803 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF2_CAP_PTR 0 0x1080d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF2_CARDBUS_CIS_PTR 0 0x1080a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF2_COMMAND 0 0x10801 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF2_DBESL_DBESLD 0 0x10818 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF2_DEVICE_CAP 0 0x1081a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF2_DEVICE_CAP2 0 0x10822 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF2_DEVICE_CNTL 0 0x1081b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF2_DEVICE_CNTL2 0 0x10823 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF2_DEVICE_ID 0 0x10800 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF2_DEVICE_STATUS 0 0x1081b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF2_DEVICE_STATUS2 0 0x10823 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF2_FLADJ 0 0x10818 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF2_HEADER 0 0x10803 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF2_INTERRUPT_LINE 0 0x1080f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF2_INTERRUPT_PIN 0 0x1080f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF2_LATENCY 0 0x10803 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF2_LINK_CAP 0 0x1081c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF2_LINK_CAP2 0 0x10824 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF2_LINK_CNTL 0 0x1081d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF2_LINK_CNTL2 0 0x10825 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF2_LINK_STATUS 0 0x1081d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF2_LINK_STATUS2 0 0x10825 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF2_MAX_LATENCY 0 0x1080f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF2_MIN_GRANT 0 0x1080f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF2_MSIX_CAP_LIST 0 0x10830 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_MSIX_MSG_CNTL 0 0x10830 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF2_MSIX_PBA 0 0x10832 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF2_MSIX_TABLE 0 0x10831 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF2_MSI_CAP_LIST 0 0x10828 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_MSI_EXT_MSG_DATA 0 0x1082a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF2_MSI_EXT_MSG_DATA_64 0 0x1082b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF2_MSI_MASK 0 0x1082b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF2_MSI_MASK_64 0 0x1082c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF2_MSI_MSG_ADDR_HI 0 0x1082a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF2_MSI_MSG_ADDR_LO 0 0x10829 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF2_MSI_MSG_CNTL 0 0x10828 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF2_MSI_MSG_DATA 0 0x1082a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF2_MSI_MSG_DATA_64 0 0x1082b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF2_MSI_PENDING 0 0x1082c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF2_MSI_PENDING_64 0 0x1082d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF2_PCIE_ACS_CAP 0 0x108a9 9 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF2_PCIE_ACS_CNTL 0 0x108a9 11 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF2_PCIE_ACS_ENH_CAP_LIST 0 0x108a8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_ADV_ERR_CAP_CNTL 0 0x1085a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF2_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10854 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_ARI_CAP 0 0x108cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF2_PCIE_ARI_CNTL 0 0x108cb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF2_PCIE_ARI_ENH_CAP_LIST 0 0x108ca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR1_CAP 0 0x10881 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR1_CNTL 0 0x10882 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR2_CAP 0 0x10883 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR2_CNTL 0 0x10884 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR3_CAP 0 0x10885 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR3_CNTL 0 0x10886 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR4_CAP 0 0x10887 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR4_CNTL 0 0x10888 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR5_CAP 0 0x10889 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR5_CNTL 0 0x1088a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR6_CAP 0 0x1088b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR6_CNTL 0 0x1088c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF2_PCIE_BAR_ENH_CAP_LIST 0 0x10880 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_CAP 0 0x10819 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF2_PCIE_CAP_LIST 0 0x10819 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_PCIE_CORR_ERR_MASK 0 0x10859 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF2_PCIE_CORR_ERR_STATUS 0 0x10858 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF2_PCIE_DPA_CAP 0 0x10895 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF2_PCIE_DPA_CNTL 0 0x10897 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF2_PCIE_DPA_ENH_CAP_LIST 0 0x10894 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_DPA_LATENCY_INDICATOR 0 0x10896 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_STATUS 0 0x10897 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10898 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10899 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG0 0 0x1085b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG1 0 0x1085c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG2 0 0x1085d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_HDR_LOG3 0 0x1085e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF2_PCIE_PASID_CAP 0 0x108b5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF2_PCIE_PASID_CNTL 0 0x108b5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF2_PCIE_PASID_ENH_CAP_LIST 0 0x108b4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_CAP 0 0x10893 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_DATA 0 0x10892 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10891 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF2_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10890 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG0 0 0x10862 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG1 0 0x10863 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG2 0 0x10864 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_TLP_PREFIX_LOG3 0 0x10865 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF2_PCIE_UNCORR_ERR_MASK 0 0x10856 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF2_PCIE_UNCORR_ERR_SEVERITY 0 0x10857 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF2_PCIE_UNCORR_ERR_STATUS 0 0x10855 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC1 0 0x10842 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC2 0 0x10843 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10840 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF2_PCIE_VENDOR_SPECIFIC_HDR 0 0x10841 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF2_PMI_CAP 0 0x10814 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF2_PMI_CAP_LIST 0 0x10814 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF2_PMI_STATUS_CNTL 0 0x10815 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF2_PROG_INTERFACE 0 0x10802 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF2_REVISION_ID 0 0x10802 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF2_ROM_BASE_ADDR 0 0x1080c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF2_SBRN 0 0x10818 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF2_STATUS 0 0x10801 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF2_SUB_CLASS 0 0x10802 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF2_VENDOR_CAP_LIST 0 0x10812 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF2_VENDOR_ID 0 0x10800 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_EPF3_ADAPTER_ID 0 0x10c0b 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF3_ADAPTER_ID_W 0 0x10c13 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_1 0 0x10c04 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_2 0 0x10c05 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_3 0 0x10c06 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_4 0 0x10c07 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_5 0 0x10c08 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_ADDR_6 0 0x10c09 1 0 5
	BASE_ADDR 0 31
regBIF_CFG_DEV0_EPF3_BASE_CLASS 0 0x10c02 1 0 5
	BASE_CLASS 0 7
regBIF_CFG_DEV0_EPF3_BIST 0 0x10c03 3 0 5
	BIST_COMP 0 3
	BIST_STRT 6 6
	BIST_CAP 7 7
regBIF_CFG_DEV0_EPF3_CACHE_LINE 0 0x10c03 1 0 5
	CACHE_LINE_SIZE 0 7
regBIF_CFG_DEV0_EPF3_CAP_PTR 0 0x10c0d 1 0 5
	CAP_PTR 0 7
regBIF_CFG_DEV0_EPF3_CARDBUS_CIS_PTR 0 0x10c0a 1 0 5
	CARDBUS_CIS_PTR 0 31
regBIF_CFG_DEV0_EPF3_COMMAND 0 0x10c01 11 0 5
	IO_ACCESS_EN 0 0
	MEM_ACCESS_EN 1 1
	BUS_MASTER_EN 2 2
	SPECIAL_CYCLE_EN 3 3
	MEM_WRITE_INVALIDATE_EN 4 4
	PAL_SNOOP_EN 5 5
	PARITY_ERROR_RESPONSE 6 6
	AD_STEPPING 7 7
	SERR_EN 8 8
	FAST_B2B_EN 9 9
	INT_DIS 10 10
regBIF_CFG_DEV0_EPF3_DBESL_DBESLD 0 0x10c18 2 0 5
	DBESL 0 3
	DBESLD 4 7
regBIF_CFG_DEV0_EPF3_DEVICE_CAP 0 0x10c1a 10 0 5
	MAX_PAYLOAD_SUPPORT 0 2
	PHANTOM_FUNC 3 4
	EXTENDED_TAG 5 5
	L0S_ACCEPTABLE_LATENCY 6 8
	L1_ACCEPTABLE_LATENCY 9 11
	ROLE_BASED_ERR_REPORTING 15 15
	ERR_COR_SUBCLASS_CAPABLE 16 16
	CAPTURED_SLOT_POWER_LIMIT 18 25
	CAPTURED_SLOT_POWER_SCALE 26 27
	FLR_CAPABLE 28 28
regBIF_CFG_DEV0_EPF3_DEVICE_CAP2 0 0x10c22 20 0 5
	CPL_TIMEOUT_RANGE_SUPPORTED 0 3
	CPL_TIMEOUT_DIS_SUPPORTED 4 4
	ARI_FORWARDING_SUPPORTED 5 5
	ATOMICOP_ROUTING_SUPPORTED 6 6
	ATOMICOP_32CMPLT_SUPPORTED 7 7
	ATOMICOP_64CMPLT_SUPPORTED 8 8
	CAS128_CMPLT_SUPPORTED 9 9
	NO_RO_ENABLED_P2P_PASSING 10 10
	LTR_SUPPORTED 11 11
	TPH_CPLR_SUPPORTED 12 13
	LN_SYSTEM_CLS 14 15
	TEN_BIT_TAG_COMPLETER_SUPPORTED 16 16
	TEN_BIT_TAG_REQUESTER_SUPPORTED 17 17
	OBFF_SUPPORTED 18 19
	EXTENDED_FMT_FIELD_SUPPORTED 20 20
	END_END_TLP_PREFIX_SUPPORTED 21 21
	MAX_END_END_TLP_PREFIXES 22 23
	EMER_POWER_REDUCTION_SUPPORTED 24 25
	EMER_POWER_REDUCTION_INIT_REQ 26 26
	FRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF3_DEVICE_CNTL 0 0x10c1b 12 0 5
	CORR_ERR_EN 0 0
	NON_FATAL_ERR_EN 1 1
	FATAL_ERR_EN 2 2
	USR_REPORT_EN 3 3
	RELAXED_ORD_EN 4 4
	MAX_PAYLOAD_SIZE 5 7
	EXTENDED_TAG_EN 8 8
	PHANTOM_FUNC_EN 9 9
	AUX_POWER_PM_EN 10 10
	NO_SNOOP_EN 11 11
	MAX_READ_REQUEST_SIZE 12 14
	INITIATE_FLR 15 15
regBIF_CFG_DEV0_EPF3_DEVICE_CNTL2 0 0x10c23 12 0 5
	CPL_TIMEOUT_VALUE 0 3
	CPL_TIMEOUT_DIS 4 4
	ARI_FORWARDING_EN 5 5
	ATOMICOP_REQUEST_EN 6 6
	ATOMICOP_EGRESS_BLOCKING 7 7
	IDO_REQUEST_ENABLE 8 8
	IDO_COMPLETION_ENABLE 9 9
	LTR_EN 10 10
	EMER_POWER_REDUCTION_REQUEST 11 11
	TEN_BIT_TAG_REQUESTER_ENABLE 12 12
	OBFF_EN 13 14
	END_END_TLP_PREFIX_BLOCKING 15 15
regBIF_CFG_DEV0_EPF3_DEVICE_ID 0 0x10c00 1 0 5
	DEVICE_ID 0 15
regBIF_CFG_DEV0_EPF3_DEVICE_STATUS 0 0x10c1b 7 0 5
	CORR_ERR 0 0
	NON_FATAL_ERR 1 1
	FATAL_ERR 2 2
	USR_DETECTED 3 3
	AUX_PWR 4 4
	TRANSACTIONS_PEND 5 5
	EMER_POWER_REDUCTION_DETECTED 6 6
regBIF_CFG_DEV0_EPF3_DEVICE_STATUS2 0 0x10c23 1 0 5
	RESERVED 0 15
regBIF_CFG_DEV0_EPF3_FLADJ 0 0x10c18 2 0 5
	FLADJ 0 5
	NFC 6 6
regBIF_CFG_DEV0_EPF3_HEADER 0 0x10c03 2 0 5
	HEADER_TYPE 0 6
	DEVICE_TYPE 7 7
regBIF_CFG_DEV0_EPF3_INTERRUPT_LINE 0 0x10c0f 1 0 5
	INTERRUPT_LINE 0 7
regBIF_CFG_DEV0_EPF3_INTERRUPT_PIN 0 0x10c0f 1 0 5
	INTERRUPT_PIN 0 7
regBIF_CFG_DEV0_EPF3_LATENCY 0 0x10c03 1 0 5
	LATENCY_TIMER 0 7
regBIF_CFG_DEV0_EPF3_LINK_CAP 0 0x10c1c 11 0 5
	LINK_SPEED 0 3
	LINK_WIDTH 4 9
	PM_SUPPORT 10 11
	L0S_EXIT_LATENCY 12 14
	L1_EXIT_LATENCY 15 17
	CLOCK_POWER_MANAGEMENT 18 18
	SURPRISE_DOWN_ERR_REPORTING 19 19
	DL_ACTIVE_REPORTING_CAPABLE 20 20
	LINK_BW_NOTIFICATION_CAP 21 21
	ASPM_OPTIONALITY_COMPLIANCE 22 22
	PORT_NUMBER 24 31
regBIF_CFG_DEV0_EPF3_LINK_CAP2 0 0x10c24 7 0 5
	SUPPORTED_LINK_SPEED 1 7
	CROSSLINK_SUPPORTED 8 8
	LOWER_SKP_OS_GEN_SUPPORT 9 15
	LOWER_SKP_OS_RCV_SUPPORT 16 22
	RTM1_PRESENCE_DET_SUPPORT 23 23
	RTM2_PRESENCE_DET_SUPPORT 24 24
	DRS_SUPPORTED 31 31
regBIF_CFG_DEV0_EPF3_LINK_CNTL 0 0x10c1d 12 0 5
	PM_CONTROL 0 1
	PTM_PROP_DELAY_ADAPT_INTER_B 2 2
	READ_CPL_BOUNDARY 3 3
	LINK_DIS 4 4
	RETRAIN_LINK 5 5
	COMMON_CLOCK_CFG 6 6
	EXTENDED_SYNC 7 7
	CLOCK_POWER_MANAGEMENT_EN 8 8
	HW_AUTONOMOUS_WIDTH_DISABLE 9 9
	LINK_BW_MANAGEMENT_INT_EN 10 10
	LINK_AUTONOMOUS_BW_INT_EN 11 11
	DRS_SIGNALING_CONTROL 14 15
regBIF_CFG_DEV0_EPF3_LINK_CNTL2 0 0x10c25 8 0 5
	TARGET_LINK_SPEED 0 3
	ENTER_COMPLIANCE 4 4
	HW_AUTONOMOUS_SPEED_DISABLE 5 5
	SELECTABLE_DEEMPHASIS 6 6
	XMIT_MARGIN 7 9
	ENTER_MOD_COMPLIANCE 10 10
	COMPLIANCE_SOS 11 11
	COMPLIANCE_DEEMPHASIS 12 15
regBIF_CFG_DEV0_EPF3_LINK_STATUS 0 0x10c1d 7 0 5
	CURRENT_LINK_SPEED 0 3
	NEGOTIATED_LINK_WIDTH 4 9
	LINK_TRAINING 11 11
	SLOT_CLOCK_CFG 12 12
	DL_ACTIVE 13 13
	LINK_BW_MANAGEMENT_STATUS 14 14
	LINK_AUTONOMOUS_BW_STATUS 15 15
regBIF_CFG_DEV0_EPF3_LINK_STATUS2 0 0x10c25 11 0 5
	CUR_DEEMPHASIS_LEVEL 0 0
	EQUALIZATION_COMPLETE_8GT 1 1
	EQUALIZATION_PHASE1_SUCCESS_8GT 2 2
	EQUALIZATION_PHASE2_SUCCESS_8GT 3 3
	EQUALIZATION_PHASE3_SUCCESS_8GT 4 4
	LINK_EQUALIZATION_REQUEST_8GT 5 5
	RTM1_PRESENCE_DET 6 6
	RTM2_PRESENCE_DET 7 7
	CROSSLINK_RESOLUTION 8 9
	DOWNSTREAM_COMPONENT_PRESENCE 12 14
	DRS_MESSAGE_RECEIVED 15 15
regBIF_CFG_DEV0_EPF3_MAX_LATENCY 0 0x10c0f 1 0 5
	MAX_LAT 0 7
regBIF_CFG_DEV0_EPF3_MIN_GRANT 0 0x10c0f 1 0 5
	MIN_GNT 0 7
regBIF_CFG_DEV0_EPF3_MSIX_CAP_LIST 0 0x10c30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_MSIX_MSG_CNTL 0 0x10c30 3 0 5
	MSIX_TABLE_SIZE 0 10
	MSIX_FUNC_MASK 14 14
	MSIX_EN 15 15
regBIF_CFG_DEV0_EPF3_MSIX_PBA 0 0x10c32 2 0 5
	MSIX_PBA_BIR 0 2
	MSIX_PBA_OFFSET 3 31
regBIF_CFG_DEV0_EPF3_MSIX_TABLE 0 0x10c31 2 0 5
	MSIX_TABLE_BIR 0 2
	MSIX_TABLE_OFFSET 3 31
regBIF_CFG_DEV0_EPF3_MSI_CAP_LIST 0 0x10c28 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_MSI_EXT_MSG_DATA 0 0x10c2a 1 0 5
	MSI_EXT_DATA 0 15
regBIF_CFG_DEV0_EPF3_MSI_EXT_MSG_DATA_64 0 0x10c2b 1 0 5
	MSI_EXT_DATA_64 0 15
regBIF_CFG_DEV0_EPF3_MSI_MASK 0 0x10c2b 1 0 5
	MSI_MASK 0 31
regBIF_CFG_DEV0_EPF3_MSI_MASK_64 0 0x10c2c 1 0 5
	MSI_MASK_64 0 31
regBIF_CFG_DEV0_EPF3_MSI_MSG_ADDR_HI 0 0x10c2a 1 0 5
	MSI_MSG_ADDR_HI 0 31
regBIF_CFG_DEV0_EPF3_MSI_MSG_ADDR_LO 0 0x10c29 1 0 5
	MSI_MSG_ADDR_LO 2 31
regBIF_CFG_DEV0_EPF3_MSI_MSG_CNTL 0 0x10c28 7 0 5
	MSI_EN 0 0
	MSI_MULTI_CAP 1 3
	MSI_MULTI_EN 4 6
	MSI_64BIT 7 7
	MSI_PERVECTOR_MASKING_CAP 8 8
	MSI_EXT_MSG_DATA_CAP 9 9
	MSI_EXT_MSG_DATA_EN 10 10
regBIF_CFG_DEV0_EPF3_MSI_MSG_DATA 0 0x10c2a 1 0 5
	MSI_DATA 0 15
regBIF_CFG_DEV0_EPF3_MSI_MSG_DATA_64 0 0x10c2b 1 0 5
	MSI_DATA_64 0 15
regBIF_CFG_DEV0_EPF3_MSI_PENDING 0 0x10c2c 1 0 5
	MSI_PENDING 0 31
regBIF_CFG_DEV0_EPF3_MSI_PENDING_64 0 0x10c2d 1 0 5
	MSI_PENDING_64 0 31
regBIF_CFG_DEV0_EPF3_PCIE_ACS_CAP 0 0x10ca9 9 0 5
	SOURCE_VALIDATION 0 0
	TRANSLATION_BLOCKING 1 1
	P2P_REQUEST_REDIRECT 2 2
	P2P_COMPLETION_REDIRECT 3 3
	UPSTREAM_FORWARDING 4 4
	P2P_EGRESS_CONTROL 5 5
	DIRECT_TRANSLATED_P2P 6 6
	ENHANCED_CAPABILITY 7 7
	EGRESS_CONTROL_VECTOR_SIZE 8 15
regBIF_CFG_DEV0_EPF3_PCIE_ACS_CNTL 0 0x10ca9 11 0 5
	SOURCE_VALIDATION_EN 0 0
	TRANSLATION_BLOCKING_EN 1 1
	P2P_REQUEST_REDIRECT_EN 2 2
	P2P_COMPLETION_REDIRECT_EN 3 3
	UPSTREAM_FORWARDING_EN 4 4
	P2P_EGRESS_CONTROL_EN 5 5
	DIRECT_TRANSLATED_P2P_EN 6 6
	IO_REQUEST_BLOCKING_EN 7 7
	DSP_MEMORY_TARGET_ACCESS_CNTL 8 9
	USP_MEMORY_TARGET_ACCESS_CNTL 10 11
	UNCLAIMED_REQUEST_REDIRECT_CNTL 12 12
regBIF_CFG_DEV0_EPF3_PCIE_ACS_ENH_CAP_LIST 0 0x10ca8 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_ADV_ERR_CAP_CNTL 0 0x10c5a 9 0 5
	FIRST_ERR_PTR 0 4
	ECRC_GEN_CAP 5 5
	ECRC_GEN_EN 6 6
	ECRC_CHECK_CAP 7 7
	ECRC_CHECK_EN 8 8
	MULTI_HDR_RECD_CAP 9 9
	MULTI_HDR_RECD_EN 10 10
	TLP_PREFIX_LOG_PRESENT 11 11
	COMPLETION_TIMEOUT_LOG_CAPABLE 12 12
regBIF_CFG_DEV0_EPF3_PCIE_ADV_ERR_RPT_ENH_CAP_LIST 0 0x10c54 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_ARI_CAP 0 0x10ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_CAP 0 0
	ARI_ACS_FUNC_GROUPS_CAP 1 1
	ARI_NEXT_FUNC_NUM 8 15
regBIF_CFG_DEV0_EPF3_PCIE_ARI_CNTL 0 0x10ccb 3 0 5
	ARI_MFVC_FUNC_GROUPS_EN 0 0
	ARI_ACS_FUNC_GROUPS_EN 1 1
	ARI_FUNCTION_GROUP 4 6
regBIF_CFG_DEV0_EPF3_PCIE_ARI_ENH_CAP_LIST 0 0x10cca 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR1_CAP 0 0x10c81 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR1_CNTL 0 0x10c82 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR2_CAP 0 0x10c83 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR2_CNTL 0 0x10c84 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR3_CAP 0 0x10c85 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR3_CNTL 0 0x10c86 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR4_CAP 0 0x10c87 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR4_CNTL 0 0x10c88 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR5_CAP 0 0x10c89 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR5_CNTL 0 0x10c8a 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR6_CAP 0 0x10c8b 1 0 5
	BAR_SIZE_SUPPORTED 4 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR6_CNTL 0 0x10c8c 4 0 5
	BAR_INDEX 0 2
	BAR_TOTAL_NUM 5 7
	BAR_SIZE 8 13
	BAR_SIZE_SUPPORTED_UPPER 16 31
regBIF_CFG_DEV0_EPF3_PCIE_BAR_ENH_CAP_LIST 0 0x10c80 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_CAP 0 0x10c19 4 0 5
	VERSION 0 3
	DEVICE_TYPE 4 7
	SLOT_IMPLEMENTED 8 8
	INT_MESSAGE_NUM 9 13
regBIF_CFG_DEV0_EPF3_PCIE_CAP_LIST 0 0x10c19 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_PCIE_CORR_ERR_MASK 0 0x10c59 8 0 5
	RCV_ERR_MASK 0 0
	BAD_TLP_MASK 6 6
	BAD_DLLP_MASK 7 7
	REPLAY_NUM_ROLLOVER_MASK 8 8
	REPLAY_TIMER_TIMEOUT_MASK 12 12
	ADVISORY_NONFATAL_ERR_MASK 13 13
	CORR_INT_ERR_MASK 14 14
	HDR_LOG_OVFL_MASK 15 15
regBIF_CFG_DEV0_EPF3_PCIE_CORR_ERR_STATUS 0 0x10c58 8 0 5
	RCV_ERR_STATUS 0 0
	BAD_TLP_STATUS 6 6
	BAD_DLLP_STATUS 7 7
	REPLAY_NUM_ROLLOVER_STATUS 8 8
	REPLAY_TIMER_TIMEOUT_STATUS 12 12
	ADVISORY_NONFATAL_ERR_STATUS 13 13
	CORR_INT_ERR_STATUS 14 14
	HDR_LOG_OVFL_STATUS 15 15
regBIF_CFG_DEV0_EPF3_PCIE_DPA_CAP 0 0x10c95 5 0 5
	SUBSTATE_MAX 0 4
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regBIF_CFG_DEV0_EPF3_PCIE_DPA_CNTL 0 0x10c97 1 0 5
	SUBSTATE_CNTL 0 4
regBIF_CFG_DEV0_EPF3_PCIE_DPA_ENH_CAP_LIST 0 0x10c94 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_DPA_LATENCY_INDICATOR 0 0x10c96 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_STATUS 0 0x10c97 2 0 5
	SUBSTATE_STATUS 0 4
	SUBSTATE_CNTL_ENABLED 8 8
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_0 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_1 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_2 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_3 0 0x10c98 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_4 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_5 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_6 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_DPA_SUBSTATE_PWR_ALLOC_7 0 0x10c99 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG0 0 0x10c5b 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG1 0 0x10c5c 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG2 0 0x10c5d 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_HDR_LOG3 0 0x10c5e 1 0 5
	TLP_HDR 0 31
regBIF_CFG_DEV0_EPF3_PCIE_PASID_CAP 0 0x10cb5 3 0 5
	PASID_EXE_PERMISSION_SUPPORTED 1 1
	PASID_PRIV_MODE_SUPPORTED 2 2
	MAX_PASID_WIDTH 8 12
regBIF_CFG_DEV0_EPF3_PCIE_PASID_CNTL 0 0x10cb5 3 0 5
	PASID_ENABLE 0 0
	PASID_EXE_PERMISSION_ENABLE 1 1
	PASID_PRIV_MODE_SUPPORTED_ENABLE 2 2
regBIF_CFG_DEV0_EPF3_PCIE_PASID_ENH_CAP_LIST 0 0x10cb4 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_CAP 0 0x10c93 1 0 5
	SYSTEM_ALLOCATED 0 0
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_DATA 0 0x10c92 6 0 5
	BASE_POWER 0 7
	DATA_SCALE 8 9
	PM_SUB_STATE 10 12
	PM_STATE 13 14
	TYPE 15 17
	POWER_RAIL 18 20
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_DATA_SELECT 0 0x10c91 1 0 5
	DATA_SELECT 0 7
regBIF_CFG_DEV0_EPF3_PCIE_PWR_BUDGET_ENH_CAP_LIST 0 0x10c90 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG0 0 0x10c62 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG1 0 0x10c63 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG2 0 0x10c64 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_TLP_PREFIX_LOG3 0 0x10c65 1 0 5
	TLP_PREFIX 0 31
regBIF_CFG_DEV0_EPF3_PCIE_UNCORR_ERR_MASK 0 0x10c56 17 0 5
	DLP_ERR_MASK 4 4
	SURPDN_ERR_MASK 5 5
	PSN_ERR_MASK 12 12
	FC_ERR_MASK 13 13
	CPL_TIMEOUT_MASK 14 14
	CPL_ABORT_ERR_MASK 15 15
	UNEXP_CPL_MASK 16 16
	RCV_OVFL_MASK 17 17
	MAL_TLP_MASK 18 18
	ECRC_ERR_MASK 19 19
	UNSUPP_REQ_ERR_MASK 20 20
	ACS_VIOLATION_MASK 21 21
	UNCORR_INT_ERR_MASK 22 22
	MC_BLOCKED_TLP_MASK 23 23
	ATOMICOP_EGRESS_BLOCKED_MASK 24 24
	TLP_PREFIX_BLOCKED_ERR_MASK 25 25
	POISONED_TLP_EGRESS_BLOCKED_MASK 26 26
regBIF_CFG_DEV0_EPF3_PCIE_UNCORR_ERR_SEVERITY 0 0x10c57 17 0 5
	DLP_ERR_SEVERITY 4 4
	SURPDN_ERR_SEVERITY 5 5
	PSN_ERR_SEVERITY 12 12
	FC_ERR_SEVERITY 13 13
	CPL_TIMEOUT_SEVERITY 14 14
	CPL_ABORT_ERR_SEVERITY 15 15
	UNEXP_CPL_SEVERITY 16 16
	RCV_OVFL_SEVERITY 17 17
	MAL_TLP_SEVERITY 18 18
	ECRC_ERR_SEVERITY 19 19
	UNSUPP_REQ_ERR_SEVERITY 20 20
	ACS_VIOLATION_SEVERITY 21 21
	UNCORR_INT_ERR_SEVERITY 22 22
	MC_BLOCKED_TLP_SEVERITY 23 23
	ATOMICOP_EGRESS_BLOCKED_SEVERITY 24 24
	TLP_PREFIX_BLOCKED_ERR_SEVERITY 25 25
	POISONED_TLP_EGRESS_BLOCKED_SEVERITY 26 26
regBIF_CFG_DEV0_EPF3_PCIE_UNCORR_ERR_STATUS 0 0x10c55 17 0 5
	DLP_ERR_STATUS 4 4
	SURPDN_ERR_STATUS 5 5
	PSN_ERR_STATUS 12 12
	FC_ERR_STATUS 13 13
	CPL_TIMEOUT_STATUS 14 14
	CPL_ABORT_ERR_STATUS 15 15
	UNEXP_CPL_STATUS 16 16
	RCV_OVFL_STATUS 17 17
	MAL_TLP_STATUS 18 18
	ECRC_ERR_STATUS 19 19
	UNSUPP_REQ_ERR_STATUS 20 20
	ACS_VIOLATION_STATUS 21 21
	UNCORR_INT_ERR_STATUS 22 22
	MC_BLOCKED_TLP_STATUS 23 23
	ATOMICOP_EGRESS_BLOCKED_STATUS 24 24
	TLP_PREFIX_BLOCKED_ERR_STATUS 25 25
	POISONED_TLP_EGRESS_BLOCKED_STATUS 26 26
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC1 0 0x10c42 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC2 0 0x10c43 1 0 5
	SCRATCH 0 31
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST 0 0x10c40 3 0 5
	CAP_ID 0 15
	CAP_VER 16 19
	NEXT_PTR 20 31
regBIF_CFG_DEV0_EPF3_PCIE_VENDOR_SPECIFIC_HDR 0 0x10c41 3 0 5
	VSEC_ID 0 15
	VSEC_REV 16 19
	VSEC_LENGTH 20 31
regBIF_CFG_DEV0_EPF3_PMI_CAP 0 0x10c14 8 0 5
	VERSION 0 2
	PME_CLOCK 3 3
	IMMEDIATE_READINESS_ON_RETURN_TO_D0 4 4
	DEV_SPECIFIC_INIT 5 5
	AUX_CURRENT 6 8
	D1_SUPPORT 9 9
	D2_SUPPORT 10 10
	PME_SUPPORT 11 15
regBIF_CFG_DEV0_EPF3_PMI_CAP_LIST 0 0x10c14 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_EPF3_PMI_STATUS_CNTL 0 0x10c15 9 0 5
	POWER_STATE 0 1
	NO_SOFT_RESET 3 3
	PME_EN 8 8
	DATA_SELECT 9 12
	DATA_SCALE 13 14
	PME_STATUS 15 15
	B2_B3_SUPPORT 22 22
	BUS_PWR_EN 23 23
	PMI_DATA 24 31
regBIF_CFG_DEV0_EPF3_PROG_INTERFACE 0 0x10c02 1 0 5
	PROG_INTERFACE 0 7
regBIF_CFG_DEV0_EPF3_REVISION_ID 0 0x10c02 2 0 5
	MINOR_REV_ID 0 3
	MAJOR_REV_ID 4 7
regBIF_CFG_DEV0_EPF3_ROM_BASE_ADDR 0 0x10c0c 4 0 5
	ROM_ENABLE 0 0
	ROM_VALIDATION_STATUS 1 3
	ROM_VALIDATION_DETAILS 4 7
	BASE_ADDR 11 31
regBIF_CFG_DEV0_EPF3_SBRN 0 0x10c18 1 0 5
	SBRN 0 7
regBIF_CFG_DEV0_EPF3_STATUS 0 0x10c01 12 0 5
	IMMEDIATE_READINESS 0 0
	INT_STATUS 3 3
	CAP_LIST 4 4
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	SIGNALED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_EPF3_SUB_CLASS 0 0x10c02 1 0 5
	SUB_CLASS 0 7
regBIF_CFG_DEV0_EPF3_VENDOR_CAP_LIST 0 0x10c12 3 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
	LENGTH 16 23
regBIF_CFG_DEV0_EPF3_VENDOR_ID 0 0x10c00 1 0 5
	VENDOR_ID 0 15
regBIF_CFG_DEV0_RC_IO_BASE_LIMIT 0 0x7 4 0 5
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
regBIF_CFG_DEV0_RC_IO_BASE_LIMIT_HI 0 0xc 2 0 5
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regBIF_CFG_DEV0_RC_MEM_BASE_LIMIT 0 0x8 4 0 5
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV0_RC_PREF_BASE_LIMIT 0 0x9 4 0 5
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
regBIF_CFG_DEV0_RC_PREF_BASE_UPPER 0 0xa 1 0 5
	PREF_BASE_UPPER 0 31
regBIF_CFG_DEV0_RC_PREF_LIMIT_UPPER 0 0xb 1 0 5
	PREF_LIMIT_UPPER 0 31
regBIF_CFG_DEV0_RC_SECONDARY_STATUS 0 0x7 9 0 5
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regBIF_CFG_DEV0_RC_SSID_CAP 0 0x31 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regBIF_CFG_DEV0_RC_SSID_CAP_LIST 0 0x30 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regBIF_CFG_DEV0_RC_SUB_BUS_NUMBER_LATENCY 0 0x6 4 0 5
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
regBIF_D3HOTD0_INTR_MASK 0 0xe022 4 0 5
	DEV0_PF0_D3HOTD0_INTR_MASK 0 0
	DEV0_PF1_D3HOTD0_INTR_MASK 1 1
	DEV0_PF2_D3HOTD0_INTR_MASK 2 2
	DEV0_PF3_D3HOTD0_INTR_MASK 3 3
regBIF_D3HOTD0_INTR_STS 0 0xe012 4 0 5
	DEV0_PF0_D3HOTD0_INTR_STS 0 0
	DEV0_PF1_D3HOTD0_INTR_STS 1 1
	DEV0_PF2_D3HOTD0_INTR_STS 2 2
	DEV0_PF3_D3HOTD0_INTR_STS 3 3
regBIF_DEV0_PF0_DSTATE_VALUE 0 0xe050 3 0 5
	DEV0_PF0_DSTATE_TGT_VALUE 0 1
	DEV0_PF0_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF0_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF1_DSTATE_VALUE 0 0xe051 3 0 5
	DEV0_PF1_DSTATE_TGT_VALUE 0 1
	DEV0_PF1_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF1_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF2_DSTATE_VALUE 0 0xe052 3 0 5
	DEV0_PF2_DSTATE_TGT_VALUE 0 1
	DEV0_PF2_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF2_DSTATE_ACK_VALUE 16 17
regBIF_DEV0_PF3_DSTATE_VALUE 0 0xe053 3 0 5
	DEV0_PF3_DSTATE_TGT_VALUE 0 1
	DEV0_PF3_DSTATE_NEED_D3TOD0_RESET 2 2
	DEV0_PF3_DSTATE_ACK_VALUE 16 17
regBIF_DMA_MP4_ERR_LOG 0 0xe870 4 0 5
	MP4SDP_VC4_NON_DVM_ERR 0 0
	MP4SDP_ATOMIC_REQEN_LOW_ERR 1 1
	CLEAR_MP4SDP_VC4_NON_DVM_ERR 16 16
	CLEAR_MP4SDP_ATOMIC_REQEN_LOW_ERR 17 17
regBIF_GFX_DRV_VPU_RST 0 0xe003 8 0 5
	DRV_MODE1_PF_CFG_RST 0 0
	DRV_MODE1_PF_CFG_FLR_EXC_RST 1 1
	DRV_MODE1_PF_CFG_STICKY_RST 2 2
	DRV_MODE1_PF_PRV_RST 3 3
	DRV_MODE1_PF_PRV_STICKY_RST 4 4
	DRV_MODE1_VF_CFG_RST 5 5
	DRV_MODE1_VF_CFG_STICKY_RST 6 6
	DRV_MODE1_VF_PRV_RST 7 7
regBIF_GMI_WRR_WEIGHT 0 0xe848 3 0 5
	GMI_REQ_WRR_LRG_COUNTER_MODE 29 29
	GMI_REQ_WRR_LRG_MODE 30 30
	GMI_REQ_WRR_LRG_SIZE_MODE 31 31
regBIF_GMI_WRR_WEIGHT2 0 0xe849 4 0 5
	GMI_REQ_ENTRY0_WEIGHT 0 7
	GMI_REQ_ENTRY1_WEIGHT 8 15
	GMI_REQ_ENTRY2_WEIGHT 16 23
	GMI_REQ_ENTRY3_WEIGHT 24 31
regBIF_GMI_WRR_WEIGHT3 0 0xe84a 4 0 5
	GMI_REQ_ENTRY4_WEIGHT 0 7
	GMI_REQ_ENTRY5_WEIGHT 8 15
	GMI_REQ_ENTRY6_WEIGHT 16 23
	GMI_REQ_ENTRY7_WEIGHT 24 31
regBIF_INST_RESET_INTR_MASK 0 0xe020 5 0 5
	EP0_LINK_RESET_INTR_MASK 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_MASK 1 1
	DRV_RESET_M0_INTR_MASK 2 2
	DRV_RESET_M1_INTR_MASK 3 3
	DRV_RESET_M2_INTR_MASK 4 4
regBIF_INST_RESET_INTR_STS 0 0xe010 5 0 5
	EP0_LINK_RESET_INTR_STS 0 0
	EP0_LINK_RESET_CFG_ONLY_INTR_STS 1 1
	DRV_RESET_M0_INTR_STS 2 2
	DRV_RESET_M1_INTR_STS 3 3
	DRV_RESET_M2_INTR_STS 4 4
regBIF_PASID_ERR_CLR 0 0xe872 4 0 5
	PASID_ERR_CLR_DEV0_F0 0 0
	PASID_ERR_CLR_DEV0_F1 1 1
	PASID_ERR_CLR_DEV0_F2 2 2
	PASID_ERR_CLR_DEV0_F3 3 3
regBIF_PASID_ERR_LOG 0 0xe871 4 0 5
	PASID_ERR_DEV0_F0 0 0
	PASID_ERR_DEV0_F1 1 1
	PASID_ERR_DEV0_F2 2 2
	PASID_ERR_DEV0_F3 3 3
regBIF_PF_DSTATE_INTR_MASK 0 0xe025 8 0 5
	DEV0_PF0_DSTATE_INTR_MASK 0 0
	DEV0_PF1_DSTATE_INTR_MASK 1 1
	DEV0_PF2_DSTATE_INTR_MASK 2 2
	DEV0_PF3_DSTATE_INTR_MASK 3 3
	DEV0_PF4_DSTATE_INTR_MASK 4 4
	DEV0_PF5_DSTATE_INTR_MASK 5 5
	DEV0_PF6_DSTATE_INTR_MASK 6 6
	DEV0_PF7_DSTATE_INTR_MASK 7 7
regBIF_PF_DSTATE_INTR_STS 0 0xe015 8 0 5
	DEV0_PF0_DSTATE_INTR_STS 0 0
	DEV0_PF1_DSTATE_INTR_STS 1 1
	DEV0_PF2_DSTATE_INTR_STS 2 2
	DEV0_PF3_DSTATE_INTR_STS 3 3
	DEV0_PF4_DSTATE_INTR_STS 4 4
	DEV0_PF5_DSTATE_INTR_STS 5 5
	DEV0_PF6_DSTATE_INTR_STS 6 6
	DEV0_PF7_DSTATE_INTR_STS 7 7
regBIF_PF_FLR_INTR_MASK 0 0xe021 4 0 5
	DEV0_PF0_FLR_INTR_MASK 0 0
	DEV0_PF1_FLR_INTR_MASK 1 1
	DEV0_PF2_FLR_INTR_MASK 2 2
	DEV0_PF3_FLR_INTR_MASK 3 3
regBIF_PF_FLR_INTR_STS 0 0xe011 4 0 5
	DEV0_PF0_FLR_INTR_STS 0 0
	DEV0_PF1_FLR_INTR_STS 1 1
	DEV0_PF2_FLR_INTR_STS 2 2
	DEV0_PF3_FLR_INTR_STS 3 3
regBIF_PF_FLR_RST 0 0xe040 4 0 5
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
	DEV0_PF2_FLR_RST 2 2
	DEV0_PF3_FLR_RST 3 3
regBIF_PORT0_DSTATE_VALUE 0 0xe230 2 0 5
	PORT0_DSTATE_TGT_VALUE 0 1
	PORT0_DSTATE_ACK_VALUE 16 17
regBIF_POWER_INTR_MASK 0 0xe024 2 0 5
	DEV0_PME_TURN_OFF_INTR_MASK 0 0
	PORT0_DSTATE_INTR_MASK 16 16
regBIF_POWER_INTR_STS 0 0xe014 2 0 5
	DEV0_PME_TURN_OFF_INTR_STS 0 0
	PORT0_DSTATE_INTR_STS 16 16
regBIF_RST_MISC_CTRL 0 0xe004 13 0 5
	ERRSTATUS_KEPT_IN_PERSTB 0 0
	DRV_RST_MODE 2 3
	DRV_RST_CFG_MASK 4 4
	DRV_RST_BITS_AUTO_CLEAR 5 5
	FLR_RST_BIT_AUTO_CLEAR 6 6
	STRAP_EP_LNK_RST_IOV_EN 8 8
	LNK_RST_GRACE_MODE 9 9
	LNK_RST_GRACE_TIMEOUT 10 12
	LNK_RST_TIMER_SEL 13 14
	LNK_RST_TIMER2_SEL 15 16
	SRIOV_SAVE_VFS_ON_VFENABLE_CLR 17 19
	LNK_RST_DMA_DUMMY_DIS 23 23
	LNK_RST_DMA_DUMMY_RSPSTS 24 25
regBIF_RST_MISC_CTRL2 0 0xe005 4 0 5
	SWUS_LNK_RST_TRANS_IDLE 16 16
	SWDS_LNK_RST_TRANS_IDLE 17 17
	ENDP0_LNK_RST_TRANS_IDLE 18 18
	ALL_RST_TRANS_IDLE 31 31
regBIF_RST_MISC_CTRL3 0 0xe006 6 0 5
	TIMER_SCALE 0 3
	PME_TURNOFF_TIMEOUT 4 5
	PME_TURNOFF_MODE 6 6
	RELOAD_STRAP_DELAY_HARD 7 9
	RELOAD_STRAP_DELAY_SOFT 10 12
	RELOAD_STRAP_DELAY_SELF 13 15
regBIF_SELFRING_BUFFER_VID 0 0xe840 3 0 5
	DOORBELL_MONITOR_CID 0 7
	RAS_CNTLR_INTR_CID 8 15
	RAS_ATHUB_ERR_EVENT_INTR_CID 16 23
regBIF_SELFRING_VECTOR_CNTL 0 0xe841 2 0 5
	MISC_DB_MNTR_INTR_DIS 0 0
	DB_MNTR_TS_FROM 1 1
regBME_DUMMY_CNTL_0 0 0xe825 8 0 5
	BME_DUMMY_RSPSTS_DEV0_F0 0 1
	BME_DUMMY_RSPSTS_DEV0_F1 2 3
	BME_DUMMY_RSPSTS_DEV0_F2 4 5
	BME_DUMMY_RSPSTS_DEV0_F3 6 7
	BME_DUMMY_RSPSTS_DEV0_F4 8 9
	BME_DUMMY_RSPSTS_DEV0_F5 10 11
	BME_DUMMY_RSPSTS_DEV0_F6 12 13
	BME_DUMMY_RSPSTS_DEV0_F7 14 15
regCPM_CONTROL 0 0x28a0118 27 0 5
	LCLK_DYN_GATE_ENABLE 0 0
	TXCLK_DYN_GATE_ENABLE 1 1
	L1_PWR_GATE_ENABLE 2 2
	L1_1_PWR_GATE_ENABLE 3 3
	L1_2_PWR_GATE_ENABLE 4 4
	TXCLK_LCNT_GATE_ENABLE 5 5
	TXCLK_REGS_GATE_ENABLE 6 6
	TXCLK_PRBS_GATE_ENABLE 7 7
	REFCLK_REGS_GATE_ENABLE 8 8
	LCLK_DYN_GATE_LATENCY 9 10
	TXCLK_DYN_GATE_LATENCY 11 12
	REFCLKREQ_REFCLKACK_LOOPBACK_ENABLE 13 13
	TXCLK_REGS_GATE_LATENCY 14 14
	REFCLK_REGS_GATE_LATENCY 15 15
	LCLK_GATE_TXCLK_FREE 16 16
	RCVR_DET_CLK_ENABLE 17 17
	FAST_TXCLK_LATENCY 18 20
	IGNORE_REGS_IDLE_IN_PG 21 21
	REFCLK_XSTCLK_ENABLE 22 22
	REFCLK_XSTCLK_LATENCY 23 23
	CLKREQb_UNGATE_TXCLK_ENABLE 24 24
	LCLK_GATE_ALLOW_IN_L1 25 25
	PG_EARLY_WAKE_ENABLE 26 26
	PCIE_CORE_IDLE 27 27
	PCIE_LINK_IDLE 28 28
	PCIE_BUFFER_EMPTY 29 29
	REGS_IDLE_TO_PG_LATENCY 30 31
regCPM_CONTROL_EXT 0 0x28a011a 6 0 5
	PWRDOWN_EI_MASK_DISABLE 0 0
	DELAY_HOLD_TRAINING_ENABLE 1 1
	LCLK_DS_MODE 2 2
	LCLK_DS_ENABLE 3 3
	PG_STATE 4 6
	HOTPLUG_ALLOW_LCLK_GATING_EN 7 7
regCPM_SPLIT_CONTROL 0 0x28a0119 1 0 5
	TXCLK_CCIX_DYN_GATE_ENABLE 0 0
regDEV0_PF0_D3HOTD0_RST_CTRL 0 0xe078 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF0_FLR_RST_CTRL 0 0xe008 22 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	VF_CFG_EN 5 5
	VF_CFG_STICKY_EN 6 6
	VF_PRV_EN 7 7
	SOFT_PF_CFG_EN 8 8
	SOFT_PF_CFG_FLR_EXC_EN 9 9
	SOFT_PF_CFG_STICKY_EN 10 10
	SOFT_PF_PRV_EN 11 11
	SOFT_PF_PRV_STICKY_EN 12 12
	VF_VF_CFG_EN 13 13
	VF_VF_CFG_STICKY_EN 14 14
	VF_VF_PRV_EN 15 15
	FLR_TWICE_EN 16 16
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
	SOFT_PF_PFCOPY_PRV_EN 31 31
regDEV0_PF1_D3HOTD0_RST_CTRL 0 0xe079 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF1_FLR_RST_CTRL 0 0xe009 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF2_D3HOTD0_RST_CTRL 0 0xe07a 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF2_FLR_RST_CTRL 0 0xe00a 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDEV0_PF3_D3HOTD0_RST_CTRL 0 0xe07b 5 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
regDEV0_PF3_FLR_RST_CTRL 0 0xe00b 9 0 5
	PF_CFG_EN 0 0
	PF_CFG_FLR_EXC_EN 1 1
	PF_CFG_STICKY_EN 2 2
	PF_PRV_EN 3 3
	PF_PRV_STICKY_EN 4 4
	FLR_GRACE_MODE 17 17
	FLR_GRACE_TIMEOUT 18 20
	FLR_DMA_DUMMY_RSPSTS 23 24
	FLR_HST_DUMMY_RSPSTS 25 26
regDISCON_HYSTERESIS_HEAD_CTRL 0 0xe8c6 2 0 5
	GMI_DNS_SDP_DISCON_HYSTERESIS_H 0 3
	GMI_UPS_SDP_DISCON_HYSTERESIS_H 8 11
regGDC0_ATDMA_MISC_CNTL 0 0x1dd 6 0 2
	WRR_ARB_MODE 0 0
	INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC0_NBIF_GFX_DOORBELL_STATUS 0 0x1cf 1 0 2
	NBIF_GFX_DOORBELL_SENT 0 15
regGDC0_S2A_MISC_CNTL 0 0x1df 5 0 2
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
regGDC0_SHUB_REGS_IF_CTL 0 0x1c3 1 0 2
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
regGDC1_ATDMA_MISC_CNTL 0 0x4f0afd 6 0 3
	WRR_ARB_MODE 0 0
	INSERT_RD_ON_2ND_WDAT_EN 1 1
	RDRSP_ARB_MODE 2 3
	WRR_VC6_WEIGHT 8 15
	WRR_VC0_WEIGHT 16 23
	WRR_VC1_WEIGHT 24 31
regGDC1_NBIF_GFX_DOORBELL_STATUS 0 0x4f0aef 1 0 3
	NBIF_GFX_DOORBELL_SENT 0 15
regGDC1_NGDC_EARLY_WAKEUP_CTRL 0 0x4f0b01 3 0 3
	NGDC_EARLY_WAKEUP_BY_CLIENT_ACTIVE 0 0
	NGDC_EARLY_WAKEUP_BY_CLIENT_DS_EXIT 1 1
	NGDC_EARLY_WAKEUP_ALLOW_AER_ACTIVE 2 2
regGDC1_NGDC_MGCG_CTRL 0 0x4f0aea 7 0 3
	NGDC_MGCG_EN 0 0
	NGDC_MGCG_MODE 1 1
	NGDC_MGCG_HYSTERESIS 2 9
	NGDC_MGCG_HST_DIS 10 10
	NGDC_MGCG_DMA_DIS 11 11
	NGDC_MGCG_REG_DIS 12 12
	NGDC_MGCG_AER_DIS 13 13
regGDC1_NGDC_PGMST_CTRL 0 0x4f0b19 4 0 3
	NGDC_CFG_PG_HYSTERESIS 0 7
	NGDC_CFG_PG_EN 8 8
	NGDC_CFG_IDLENESS_COUNT_EN 10 13
	NGDC_CFG_FW_PG_EXIT_EN 14 15
regGDC1_NGDC_PGSLV_CTRL 0 0x4f0b1a 3 0 3
	NGDC_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NGDC_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NGDC_CFG_GDCCLK_IDLE_HYSTERESIS 10 14
regGDC1_NGDC_PG_MISC_CTRL 0 0x4f0b18 6 0 3
	NGDC_PG_ENDP_D3_ONLY 10 10
	NGDC_PG_CLK_PERM1 13 13
	NGDC_PG_DS_ALLOW_DIS 14 14
	NGDC_PG_CLK_PERM2 16 16
	NGDC_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NGDC_CFG_PG_EXIT_OVERRIDE 31 31
regGDC1_NGDC_RESERVED_0 0 0x4f0aeb 1 0 3
	RESERVED 0 31
regGDC1_NGDC_RESERVED_1 0 0x4f0aec 1 0 3
	RESERVED 0 31
regGDC1_S2A_MISC_CNTL 0 0x4f0aff 5 0 3
	ATM_ARB_MODE 8 9
	RB_ARB_MODE 10 11
	HSTR_ARB_MODE 12 13
	HDP_PERF_ENH_DIS 15 15
	WRSP_ARB_MODE 16 19
regGDC1_SHUB_REGS_IF_CTL 0 0x4f0ae3 1 0 3
	SHUB_REGS_DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
regGDCSOC_ERR_RSP_CNTL 0 0x4f5c00 6 0 3
	GDCSOC_RDRSP_BYPASS 0 0
	GDCSOC_RDRSP_ACCUM_SEL 1 1
	GDCSOC_RDRSP_FORCE_EN 2 2
	GDCSOC_RDRSP_FORCE_DATA 3 3
	GDCSOC_RDRSP_STATUS_ACCUM_EN 4 4
	GDCSOC_RDRSP_DATASTATUS_ACCUM_EN 5 5
regGDCSOC_RAS_CENTRAL_STATUS 0 0x4f5c10 4 0 3
	GDCSOC_L2C_EgStall_det 0 0
	GDCSOC_L2C_ErrEvent_det 1 1
	GDCSOC_C2L_EgStall_det 2 2
	GDCSOC_C2L_ErrEvent_det 3 3
regGDCSOC_RAS_LEAF0_CTRL 0 0x4f5c20 15 0 3
	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF0_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF0_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF0_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF0_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF0_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF0_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF0_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF0_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF0_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF0_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF0_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
regGDCSOC_RAS_LEAF0_STATUS 0 0x4f5c30 7 0 3
	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF0_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF0_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF0_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF0_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF0_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF1_CTRL 0 0x4f5c21 15 0 3
	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF1_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF1_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF1_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF1_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF1_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF1_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF1_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF1_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF1_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF1_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF1_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
regGDCSOC_RAS_LEAF1_STATUS 0 0x4f5c31 7 0 3
	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF1_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF1_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF1_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF1_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF1_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF2_CTRL 0 0x4f5c22 16 0 3
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF2_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF2_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF2_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF2_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF2_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF2_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF2_CTRL_ERR_EVENT_RAS_INTR_EN 16 16
	GDCSOC_RAS_LEAF2_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF2_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF2_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF2_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
regGDCSOC_RAS_LEAF2_MISC_CTRL 0 0x4f5c2e 8 0 3
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_HSTRSP_SHUB_DROP_EN 0 0
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_HSTRSP_CDC_DROP_EN 1 1
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_IHINTR_PORT_MASK_DIS 8 8
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_IHINTR_TRANS_MASK_DIS 9 9
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_ATHUB_RAS_ACTION_DIS_DMA_REQ 11 11
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_ATHUB_RAS_ACTION_EN_DMA_REQ_CHAIN_CHK 12 12
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_ATHUB_RAS_ACTION_DIS_DMA_RSP 13 13
	GDCSOC_RAS_LEAF2_MISC_CTRL_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_TAG_CONST_EN 17 17
regGDCSOC_RAS_LEAF2_MISC_CTRL2 0 0x4f5c2f 2 0 3
	GDCSOC_RAS_LEAF2_MISC_CTRL2_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_TAG 11 20
	GDCSOC_RAS_LEAF2_MISC_CTRL2_ERR_EVENT_RAS_ATHUB_DUMMYCHAIN_REQ_TAG_OFFSET 21 30
regGDCSOC_RAS_LEAF2_STATUS 0 0x4f5c32 7 0 3
	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF2_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF2_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF2_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF2_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF2_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF3_CTRL 0 0x4f5c23 15 0 3
	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF3_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF3_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF3_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF3_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF3_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF3_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF3_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF3_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF3_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF3_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF3_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
regGDCSOC_RAS_LEAF3_STATUS 0 0x4f5c33 7 0 3
	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF3_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF3_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF3_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF3_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF3_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDCSOC_RAS_LEAF4_CTRL 0 0x4f5c24 15 0 3
	GDCSOC_RAS_LEAF4_CTRL_ERR_EVENT_DET_EN 0 0
	GDCSOC_RAS_LEAF4_CTRL_POISON_ERREVENT_EN 1 1
	GDCSOC_RAS_LEAF4_CTRL_POISON_STALL_EN 2 2
	GDCSOC_RAS_LEAF4_CTRL_PARITY_ERREVENT_EN 3 3
	GDCSOC_RAS_LEAF4_CTRL_PARITY_STALL_EN 4 4
	GDCSOC_RAS_LEAF4_CTRL_RCVERREVENT_ERREVENT_EN 5 5
	GDCSOC_RAS_LEAF4_CTRL_RCVERREVENT_STALL_EN 6 6
	GDCSOC_RAS_LEAF4_CTRL_ERR_EVENT_GEN_EN 8 8
	GDCSOC_RAS_LEAF4_CTRL_EGRESS_STALL_GEN_EN 9 9
	GDCSOC_RAS_LEAF4_CTRL_ERR_EVENT_PROP_EN 10 10
	GDCSOC_RAS_LEAF4_CTRL_EGRESS_STALL_PROP_EN 11 11
	GDCSOC_RAS_LEAF4_CTRL_PARITY_ERREVENT_LOG_MCA 17 17
	GDCSOC_RAS_LEAF4_CTRL_POISON_ERREVENT_LOG_MCA 18 18
	GDCSOC_RAS_LEAF4_CTRL_TIMEOUT_ERREVENT_LOG_MCA 19 19
	GDCSOC_RAS_LEAF4_CTRL_RCVERREVENT_ERREVENT_LOG_MCA 20 20
regGDCSOC_RAS_LEAF4_STATUS 0 0x4f5c34 7 0 3
	GDCSOC_RAS_LEAF4_STATUS_ERR_EVENT_RECV 0 0
	GDCSOC_RAS_LEAF4_STATUS_POISON_ERR_DET 1 1
	GDCSOC_RAS_LEAF4_STATUS_PARITY_ERR_DET 2 2
	GDCSOC_RAS_LEAF4_STATUS_ERR_EVENT_GENN_STAT 8 8
	GDCSOC_RAS_LEAF4_STATUS_EGRESS_STALLED_GENN_STAT 9 9
	GDCSOC_RAS_LEAF4_STATUS_ERR_EVENT_PROP_STAT 10 10
	GDCSOC_RAS_LEAF4_STATUS_EGRESS_STALLED_PROP_STAT 11 11
regGDC_DMA_SION_CL0_DataPoolCredit_Alloc_REG0 0 0x4f740e 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_DataPoolCredit_Alloc_REG1 0 0x4f740f 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_RdRspPoolCredit_Alloc_REG0 0 0x4f7410 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_RdRspPoolCredit_Alloc_REG1 0 0x4f7411 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_RdRsp_BurstTarget_REG0 0 0x4f7400 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL0_RdRsp_BurstTarget_REG1 0 0x4f7401 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL0_RdRsp_TimeSlot_REG0 0 0x4f7402 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL0_RdRsp_TimeSlot_REG1 0 0x4f7403 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL0_ReqPoolCredit_Alloc_REG0 0 0x4f740c 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_ReqPoolCredit_Alloc_REG1 0 0x4f740d 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_Req_BurstTarget_REG0 0 0x4f7408 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL0_Req_BurstTarget_REG1 0 0x4f7409 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL0_Req_TimeSlot_REG0 0 0x4f740a 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL0_Req_TimeSlot_REG1 0 0x4f740b 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL0_WrRspPoolCredit_Alloc_REG0 0 0x4f7412 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL0_WrRspPoolCredit_Alloc_REG1 0 0x4f7413 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL0_WrRsp_BurstTarget_REG0 0 0x4f7404 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL0_WrRsp_BurstTarget_REG1 0 0x4f7405 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL0_WrRsp_TimeSlot_REG0 0 0x4f7406 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL0_WrRsp_TimeSlot_REG1 0 0x4f7407 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL1_DataPoolCredit_Alloc_REG0 0 0x4f7422 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_DataPoolCredit_Alloc_REG1 0 0x4f7423 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_RdRspPoolCredit_Alloc_REG0 0 0x4f7424 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_RdRspPoolCredit_Alloc_REG1 0 0x4f7425 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_RdRsp_BurstTarget_REG0 0 0x4f7414 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL1_RdRsp_BurstTarget_REG1 0 0x4f7415 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL1_RdRsp_TimeSlot_REG0 0 0x4f7416 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL1_RdRsp_TimeSlot_REG1 0 0x4f7417 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL1_ReqPoolCredit_Alloc_REG0 0 0x4f7420 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_ReqPoolCredit_Alloc_REG1 0 0x4f7421 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_Req_BurstTarget_REG0 0 0x4f741c 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL1_Req_BurstTarget_REG1 0 0x4f741d 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL1_Req_TimeSlot_REG0 0 0x4f741e 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL1_Req_TimeSlot_REG1 0 0x4f741f 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL1_WrRspPoolCredit_Alloc_REG0 0 0x4f7426 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL1_WrRspPoolCredit_Alloc_REG1 0 0x4f7427 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL1_WrRsp_BurstTarget_REG0 0 0x4f7418 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL1_WrRsp_BurstTarget_REG1 0 0x4f7419 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL1_WrRsp_TimeSlot_REG0 0 0x4f741a 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL1_WrRsp_TimeSlot_REG1 0 0x4f741b 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL2_DataPoolCredit_Alloc_REG0 0 0x4f7436 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_DataPoolCredit_Alloc_REG1 0 0x4f7437 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_RdRspPoolCredit_Alloc_REG0 0 0x4f7438 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_RdRspPoolCredit_Alloc_REG1 0 0x4f7439 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_RdRsp_BurstTarget_REG0 0 0x4f7428 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL2_RdRsp_BurstTarget_REG1 0 0x4f7429 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL2_RdRsp_TimeSlot_REG0 0 0x4f742a 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL2_RdRsp_TimeSlot_REG1 0 0x4f742b 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL2_ReqPoolCredit_Alloc_REG0 0 0x4f7434 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_ReqPoolCredit_Alloc_REG1 0 0x4f7435 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_Req_BurstTarget_REG0 0 0x4f7430 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL2_Req_BurstTarget_REG1 0 0x4f7431 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL2_Req_TimeSlot_REG0 0 0x4f7432 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL2_Req_TimeSlot_REG1 0 0x4f7433 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL2_WrRspPoolCredit_Alloc_REG0 0 0x4f743a 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL2_WrRspPoolCredit_Alloc_REG1 0 0x4f743b 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL2_WrRsp_BurstTarget_REG0 0 0x4f742c 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL2_WrRsp_BurstTarget_REG1 0 0x4f742d 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL2_WrRsp_TimeSlot_REG0 0 0x4f742e 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL2_WrRsp_TimeSlot_REG1 0 0x4f742f 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL3_DataPoolCredit_Alloc_REG0 0 0x4f744a 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_DataPoolCredit_Alloc_REG1 0 0x4f744b 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_RdRspPoolCredit_Alloc_REG0 0 0x4f744c 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_RdRspPoolCredit_Alloc_REG1 0 0x4f744d 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_RdRsp_BurstTarget_REG0 0 0x4f743c 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL3_RdRsp_BurstTarget_REG1 0 0x4f743d 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL3_RdRsp_TimeSlot_REG0 0 0x4f743e 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL3_RdRsp_TimeSlot_REG1 0 0x4f743f 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL3_ReqPoolCredit_Alloc_REG0 0 0x4f7448 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_ReqPoolCredit_Alloc_REG1 0 0x4f7449 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_Req_BurstTarget_REG0 0 0x4f7444 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL3_Req_BurstTarget_REG1 0 0x4f7445 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL3_Req_TimeSlot_REG0 0 0x4f7446 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL3_Req_TimeSlot_REG1 0 0x4f7447 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_DMA_SION_CL3_WrRspPoolCredit_Alloc_REG0 0 0x4f744e 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_DMA_SION_CL3_WrRspPoolCredit_Alloc_REG1 0 0x4f744f 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_DMA_SION_CL3_WrRsp_BurstTarget_REG0 0 0x4f7440 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_DMA_SION_CL3_WrRsp_BurstTarget_REG1 0 0x4f7441 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_DMA_SION_CL3_WrRsp_TimeSlot_REG0 0 0x4f7442 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_DMA_SION_CL3_WrRsp_TimeSlot_REG1 0 0x4f7443 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_DMA_SION_CNTL_REG0 0 0x4f7450 20 0 3
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0 0 0
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1 1 1
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2 2 2
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3 3 3
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4 4 4
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5 5 5
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6 6 6
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7 7 7
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8 8 8
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9 9 9
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK0 10 10
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK1 11 11
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK2 12 12
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK3 13 13
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK4 14 14
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK5 15 15
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK6 16 16
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK7 17 17
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK8 18 18
	GDC_DMA_SION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK9 19 19
regGDC_DMA_SION_CNTL_REG1 0 0x4f7451 2 0 3
	GDC_DMA_SION_LIVELOCK_WATCHDOG_THRESHOLD 0 7
	GDC_DMA_SION_CG_OFF_HYSTERESIS 8 15
regGDC_HST_SION_CL0_DataPoolCredit_Alloc_REG0 0 0x4f760e 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_DataPoolCredit_Alloc_REG1 0 0x4f760f 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_RdRspPoolCredit_Alloc_REG0 0 0x4f7610 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_RdRspPoolCredit_Alloc_REG1 0 0x4f7611 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_RdRsp_BurstTarget_REG0 0 0x4f7600 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL0_RdRsp_BurstTarget_REG1 0 0x4f7601 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL0_RdRsp_TimeSlot_REG0 0 0x4f7602 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL0_RdRsp_TimeSlot_REG1 0 0x4f7603 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL0_ReqPoolCredit_Alloc_REG0 0 0x4f760c 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_ReqPoolCredit_Alloc_REG1 0 0x4f760d 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_Req_BurstTarget_REG0 0 0x4f7608 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_HST_SION_CL0_Req_BurstTarget_REG1 0 0x4f7609 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_HST_SION_CL0_Req_TimeSlot_REG0 0 0x4f760a 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_HST_SION_CL0_Req_TimeSlot_REG1 0 0x4f760b 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_HST_SION_CL0_WrRspPoolCredit_Alloc_REG0 0 0x4f7612 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL0_WrRspPoolCredit_Alloc_REG1 0 0x4f7613 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL0_WrRsp_BurstTarget_REG0 0 0x4f7604 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL0_WrRsp_BurstTarget_REG1 0 0x4f7605 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL0_WrRsp_TimeSlot_REG0 0 0x4f7606 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL0_WrRsp_TimeSlot_REG1 0 0x4f7607 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL1_DataPoolCredit_Alloc_REG0 0 0x4f7622 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_DataPoolCredit_Alloc_REG1 0 0x4f7623 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_RdRspPoolCredit_Alloc_REG0 0 0x4f7624 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_RdRspPoolCredit_Alloc_REG1 0 0x4f7625 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_RdRsp_BurstTarget_REG0 0 0x4f7614 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL1_RdRsp_BurstTarget_REG1 0 0x4f7615 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL1_RdRsp_TimeSlot_REG0 0 0x4f7616 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL1_RdRsp_TimeSlot_REG1 0 0x4f7617 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL1_ReqPoolCredit_Alloc_REG0 0 0x4f7620 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_ReqPoolCredit_Alloc_REG1 0 0x4f7621 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_Req_BurstTarget_REG0 0 0x4f761c 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_HST_SION_CL1_Req_BurstTarget_REG1 0 0x4f761d 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_HST_SION_CL1_Req_TimeSlot_REG0 0 0x4f761e 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_HST_SION_CL1_Req_TimeSlot_REG1 0 0x4f761f 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_HST_SION_CL1_WrRspPoolCredit_Alloc_REG0 0 0x4f7626 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL1_WrRspPoolCredit_Alloc_REG1 0 0x4f7627 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL1_WrRsp_BurstTarget_REG0 0 0x4f7618 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL1_WrRsp_BurstTarget_REG1 0 0x4f7619 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL1_WrRsp_TimeSlot_REG0 0 0x4f761a 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL1_WrRsp_TimeSlot_REG1 0 0x4f761b 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL2_DataPoolCredit_Alloc_REG0 0 0x4f7636 1 0 3
	DataPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL2_DataPoolCredit_Alloc_REG1 0 0x4f7637 1 0 3
	DataPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL2_RdRspPoolCredit_Alloc_REG0 0 0x4f7638 1 0 3
	RdRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL2_RdRspPoolCredit_Alloc_REG1 0 0x4f7639 1 0 3
	RdRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL2_RdRsp_BurstTarget_REG0 0 0x4f7628 1 0 3
	RdRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL2_RdRsp_BurstTarget_REG1 0 0x4f7629 1 0 3
	RdRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL2_RdRsp_TimeSlot_REG0 0 0x4f762a 1 0 3
	RdRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL2_RdRsp_TimeSlot_REG1 0 0x4f762b 1 0 3
	RdRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CL2_ReqPoolCredit_Alloc_REG0 0 0x4f7634 1 0 3
	ReqPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL2_ReqPoolCredit_Alloc_REG1 0 0x4f7635 1 0 3
	ReqPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL2_Req_BurstTarget_REG0 0 0x4f7630 1 0 3
	Req_BurstTarget_31_0 0 31
regGDC_HST_SION_CL2_Req_BurstTarget_REG1 0 0x4f7631 1 0 3
	Req_BurstTarget_63_32 0 31
regGDC_HST_SION_CL2_Req_TimeSlot_REG0 0 0x4f7632 1 0 3
	Req_TimeSlot_31_0 0 31
regGDC_HST_SION_CL2_Req_TimeSlot_REG1 0 0x4f7633 1 0 3
	Req_TimeSlot_63_32 0 31
regGDC_HST_SION_CL2_WrRspPoolCredit_Alloc_REG0 0 0x4f763a 1 0 3
	WrRspPoolCredit_Alloc_31_0 0 31
regGDC_HST_SION_CL2_WrRspPoolCredit_Alloc_REG1 0 0x4f763b 1 0 3
	WrRspPoolCredit_Alloc_63_32 0 31
regGDC_HST_SION_CL2_WrRsp_BurstTarget_REG0 0 0x4f762c 1 0 3
	WrRsp_BurstTarget_31_0 0 31
regGDC_HST_SION_CL2_WrRsp_BurstTarget_REG1 0 0x4f762d 1 0 3
	WrRsp_BurstTarget_63_32 0 31
regGDC_HST_SION_CL2_WrRsp_TimeSlot_REG0 0 0x4f762e 1 0 3
	WrRsp_TimeSlot_31_0 0 31
regGDC_HST_SION_CL2_WrRsp_TimeSlot_REG1 0 0x4f762f 1 0 3
	WrRsp_TimeSlot_63_32 0 31
regGDC_HST_SION_CNTL_REG0 0 0x4f763c 20 0 3
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK0 0 0
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK1 1 1
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK2 2 2
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK3 3 3
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK4 4 4
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK5 5 5
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK6 6 6
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK7 7 7
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK8 8 8
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_0_SOFT_OVERRIDE_CLK9 9 9
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK0 10 10
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK1 11 11
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK2 12 12
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK3 13 13
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK4 14 14
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK5 15 15
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK6 16 16
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK7 17 17
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK8 18 18
	GDC_HSTSION_GLUE_CG_LCLK_CTRL_1_SOFT_OVERRIDE_CLK9 19 19
regGDC_HST_SION_CNTL_REG1 0 0x4f763d 2 0 3
	GDC_HSTSION_LIVELOCK_WATCHDOG_THRESHOLD 0 7
	GDC_HSTSION_CG_OFF_HYSTERESIS 8 15
regHARD_RST_CTRL 0 0xe000 15 0 5
	DSPT_CFG_RST_EN 0 0
	DSPT_CFG_STICKY_RST_EN 1 1
	DSPT_PRV_RST_EN 2 2
	DSPT_PRV_STICKY_RST_EN 3 3
	EP_CFG_RST_EN 4 4
	EP_CFG_STICKY_RST_EN 5 5
	EP_PRV_RST_EN 6 6
	EP_PRV_STICKY_RST_EN 7 7
	SDP_PORT_RESET_EN 9 9
	SION_AON_RESET_EN 10 10
	STRAP_RST_EN 23 23
	SWUS_SHADOW_RST_EN 28 28
	CORE_STICKY_RST_EN 29 29
	RELOAD_STRAP_EN 30 30
	CORE_RST_EN 31 31
regHST_CLK0_SW0_CL0_CNTL 0 0x4f3d40 2 0 3
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regHST_CLK0_SW1_CL0_CNTL 0 0x4f3d60 2 0 3
	FLR_ON_RS_RESET_EN 0 0
	LKRST_ON_RS_RESET_EN 1 1
regINTR_LINE_ENABLE 0 0xe802 1 0 5
	INTR_LINE_ENABLE_DEV0 0 7
regINTR_LINE_POLARITY 0 0xe801 1 0 5
	INTR_LINE_POLARITY_DEV0 0 7
regLC_CPM_CONTROL_0 0 0x28a0133 32 0 5
	TXCLK_DYN_PORT_A_GATE_ENABLE 0 0
	TXCLK_DYN_PORT_B_GATE_ENABLE 1 1
	TXCLK_DYN_PORT_C_GATE_ENABLE 2 2
	TXCLK_DYN_PORT_D_GATE_ENABLE 3 3
	TXCLK_DYN_PORT_E_GATE_ENABLE 4 4
	TXCLK_DYN_PORT_F_GATE_ENABLE 5 5
	TXCLK_DYN_PORT_G_GATE_ENABLE 6 6
	TXCLK_DYN_PORT_H_GATE_ENABLE 7 7
	TXCLK_DYN_PORT_I_GATE_ENABLE 8 8
	TXCLK_DYN_PORT_J_GATE_ENABLE 9 9
	TXCLK_DYN_PORT_K_GATE_ENABLE 10 10
	TXCLK_DYN_PORT_L_GATE_ENABLE 11 11
	TXCLK_DYN_PORT_M_GATE_ENABLE 12 12
	TXCLK_DYN_PORT_N_GATE_ENABLE 13 13
	TXCLK_DYN_PORT_O_GATE_ENABLE 14 14
	TXCLK_DYN_PORT_P_GATE_ENABLE 15 15
	TXCLK_DYN_TR_PORT_A_GATE_ENABLE 16 16
	TXCLK_DYN_TR_PORT_B_GATE_ENABLE 17 17
	TXCLK_DYN_TR_PORT_C_GATE_ENABLE 18 18
	TXCLK_DYN_TR_PORT_D_GATE_ENABLE 19 19
	TXCLK_DYN_TR_PORT_E_GATE_ENABLE 20 20
	TXCLK_DYN_TR_PORT_F_GATE_ENABLE 21 21
	TXCLK_DYN_TR_PORT_G_GATE_ENABLE 22 22
	TXCLK_DYN_TR_PORT_H_GATE_ENABLE 23 23
	TXCLK_DYN_TR_PORT_I_GATE_ENABLE 24 24
	TXCLK_DYN_TR_PORT_J_GATE_ENABLE 25 25
	TXCLK_DYN_TR_PORT_K_GATE_ENABLE 26 26
	TXCLK_DYN_TR_PORT_L_GATE_ENABLE 27 27
	TXCLK_DYN_TR_PORT_M_GATE_ENABLE 28 28
	TXCLK_DYN_TR_PORT_N_GATE_ENABLE 29 29
	TXCLK_DYN_TR_PORT_O_GATE_ENABLE 30 30
	TXCLK_DYN_TR_PORT_P_GATE_ENABLE 31 31
regLC_CPM_CONTROL_1 0 0x28a0134 18 0 5
	TXCLK_DYN_PORT_GATE_LATENCY 0 2
	TXCLK_PI_CLK_EN_ALL_LANES_GATE_ENABLE 15 15
	TXCLK_RXP_CLK_EN_PORT_A_GATE_ENABLE 16 16
	TXCLK_RXP_CLK_EN_PORT_B_GATE_ENABLE 17 17
	TXCLK_RXP_CLK_EN_PORT_C_GATE_ENABLE 18 18
	TXCLK_RXP_CLK_EN_PORT_D_GATE_ENABLE 19 19
	TXCLK_RXP_CLK_EN_PORT_E_GATE_ENABLE 20 20
	TXCLK_RXP_CLK_EN_PORT_F_GATE_ENABLE 21 21
	TXCLK_RXP_CLK_EN_PORT_G_GATE_ENABLE 22 22
	TXCLK_RXP_CLK_EN_PORT_H_GATE_ENABLE 23 23
	TXCLK_RXP_CLK_EN_PORT_I_GATE_ENABLE 24 24
	TXCLK_RXP_CLK_EN_PORT_J_GATE_ENABLE 25 25
	TXCLK_RXP_CLK_EN_PORT_K_GATE_ENABLE 26 26
	TXCLK_RXP_CLK_EN_PORT_L_GATE_ENABLE 27 27
	TXCLK_RXP_CLK_EN_PORT_M_GATE_ENABLE 28 28
	TXCLK_RXP_CLK_EN_PORT_N_GATE_ENABLE 29 29
	TXCLK_RXP_CLK_EN_PORT_O_GATE_ENABLE 30 30
	TXCLK_RXP_CLK_EN_PORT_P_GATE_ENABLE 31 31
regLNCNT_CONTROL 0 0x28a0125 4 0 5
	CFG_LNC_BW_CNT_EN 0 0
	CFG_LNC_CMN_CNT_EN 1 1
	CFG_LNC_BW_QUAN_THRD 2 4
	CFG_LNC_CMN_QUAN_THRD 5 7
regMISC_SCRATCH 0 0xe800 1 0 5
	MISC_SCRATCH0 0 31
regNBIF_DS_CTRL_LCLK 0 0xe888 3 0 5
	NBIF_LCLK_DS_EN 0 0
	ATHUB_LCLK_DEEPSLEEP_ALLOW_ENABLE 1 1
	NBIF_LCLK_DS_TIMER 16 31
regNBIF_INTX_DSTATE_MISC_CNTL 0 0xe846 8 0 5
	DEASRT_INTX_DSTATE_CHK_DIS_EP 0 0
	DEASRT_INTX_DSTATE_CHK_DIS_DN 1 1
	DEASRT_INTX_DSTATE_CHK_DIS_SWUS 2 2
	DEASRT_INTX_IN_NOND0_EN_EP 3 3
	DEASRT_INTX_IN_NOND0_EN_DN 4 4
	PMI_INT_DIS_EP 5 5
	PMI_INT_DIS_DN 6 6
	PMI_INT_DIS_SWUS 7 7
regNBIF_MGCG_CTRL_LCLK 0 0xe887 7 0 5
	NBIF_MGCG_EN_LCLK 0 0
	NBIF_MGCG_MODE_LCLK 1 1
	NBIF_MGCG_HYSTERESIS_LCLK 2 9
	NBIF_MGCG_HST_DIS_LCLK 10 10
	NBIF_MGCG_DMA_DIS_LCLK 11 11
	NBIF_MGCG_REG_DIS_LCLK 12 12
	NBIF_MGCG_AER_DIS_LCLK 13 13
regNBIF_PENDING_MISC_CNTL 0 0xe847 2 0 5
	FLR_MST_PEND_CHK_DIS 0 0
	FLR_SLV_PEND_CHK_DIS 1 1
regNBIF_PGMST_CTRL 0 0xe838 4 0 5
	NBIF_CFG_PG_HYSTERESIS 0 7
	NBIF_CFG_PG_EN 8 8
	NBIF_CFG_IDLENESS_COUNT_EN 10 13
	NBIF_CFG_FW_PG_EXIT_EN 14 15
regNBIF_PGSLV_CTRL 0 0xe839 1 0 5
	NBIF_CFG_IDLE_HYSTERESIS 0 4
regNBIF_PG_MISC_CTRL 0 0xe83a 9 0 5
	NBIF_CFG_SHUBCLK_0_IDLE_HYSTERESIS 0 4
	NBIF_CFG_SHUBCLK_1_IDLE_HYSTERESIS 5 9
	NBIF_PG_ENDP_D3_ONLY 10 10
	NBIF_PG_CLK_PERM1 13 13
	NBIF_PG_DS_ALLOW_DIS 14 14
	NBIF_PG_CLK_PERM2 16 16
	NBIF_CFG_REFCLK_CYCLE_FOR_200NS 24 29
	NBIF_PG_PCIE_NBIF_LD_MASK 30 30
	NBIF_CFG_PG_EXIT_OVERRIDE 31 31
regNBIF_PWRBRK_REQUEST 0 0xe84c 1 0 5
	NBIF_PWRBRK_REQUEST 0 0
regNBIF_REGIF_ERRSET_CTRL 0 0xe836 1 0 5
	DROP_NONPF_MMREGREQ_SETERR_DIS 0 0
regNBIF_SDP_VWR_VCHG_DIS_CTRL 0 0xe88c 9 0 5
	SDP_VWR_VCHG_ENDP_F0_DIS 0 0
	SDP_VWR_VCHG_ENDP_F1_DIS 1 1
	SDP_VWR_VCHG_ENDP_F2_DIS 2 2
	SDP_VWR_VCHG_ENDP_F3_DIS 3 3
	SDP_VWR_VCHG_ENDP_F4_DIS 4 4
	SDP_VWR_VCHG_ENDP_F5_DIS 5 5
	SDP_VWR_VCHG_ENDP_F6_DIS 6 6
	SDP_VWR_VCHG_ENDP_F7_DIS 7 7
	SDP_VWR_VCHG_SWDS_P0_DIS 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL0 0 0xe88d 9 0 5
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_EN 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_EN 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_EN 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_EN 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_EN 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_EN 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_EN 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_EN 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_EN 24 24
regNBIF_SDP_VWR_VCHG_RST_CTRL1 0 0xe88e 9 0 5
	SDP_VWR_VCHG_ENDP_F0_RST_OVRD_VAL 0 0
	SDP_VWR_VCHG_ENDP_F1_RST_OVRD_VAL 1 1
	SDP_VWR_VCHG_ENDP_F2_RST_OVRD_VAL 2 2
	SDP_VWR_VCHG_ENDP_F3_RST_OVRD_VAL 3 3
	SDP_VWR_VCHG_ENDP_F4_RST_OVRD_VAL 4 4
	SDP_VWR_VCHG_ENDP_F5_RST_OVRD_VAL 5 5
	SDP_VWR_VCHG_ENDP_F6_RST_OVRD_VAL 6 6
	SDP_VWR_VCHG_ENDP_F7_RST_OVRD_VAL 7 7
	SDP_VWR_VCHG_SWDS_P0_RST_OVRD_VAL 24 24
regNBIF_SDP_VWR_VCHG_TRIG 0 0xe88f 9 0 5
	SDP_VWR_VCHG_ENDP_F0_TRIG 0 0
	SDP_VWR_VCHG_ENDP_F1_TRIG 1 1
	SDP_VWR_VCHG_ENDP_F2_TRIG 2 2
	SDP_VWR_VCHG_ENDP_F3_TRIG 3 3
	SDP_VWR_VCHG_ENDP_F4_TRIG 4 4
	SDP_VWR_VCHG_ENDP_F5_TRIG 5 5
	SDP_VWR_VCHG_ENDP_F6_TRIG 6 6
	SDP_VWR_VCHG_ENDP_F7_TRIG 7 7
	SDP_VWR_VCHG_SWDS_P0_TRIG 24 24
regNBIF_SHUB_TODET_CLIENT_CTRL 0 0xe899 1 0 5
	NBIF_SHUB_TODET_SLVERR_EN 0 31
regNBIF_SHUB_TODET_CLIENT_CTRL2 0 0xe89c 1 0 5
	NBIF_SHUB_TODET_SLVERR_EN2 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS 0 0xe89a 1 0 5
	NBIF_SHUB_TODET_CLIENT_STATUS 0 31
regNBIF_SHUB_TODET_CLIENT_STATUS2 0 0xe89d 1 0 5
	NBIF_SHUB_TODET_CLIENT_STATUS2 0 31
regNBIF_SHUB_TODET_CTRL 0 0xe898 4 0 5
	NBIF_SHUB_TODET_EN 0 0
	NBIF_SHUB_TODET_AER_LOG_EN 1 1
	NBIF_SHUB_TODET_TIMER_UNIT 8 10
	NBIF_SHUB_TIMEOUT_COUNT 16 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL 0 0xe89b 1 0 5
	NBIF_SHUB_TODET_SYNCFLOOD_EN 0 31
regNBIF_SHUB_TODET_SYNCFLOOD_CTRL2 0 0xe89e 1 0 5
	NBIF_SHUB_TODET_SYNCFLOOD_EN2 0 31
regNBIF_SMN_VWR_VCHG_DIS_CTRL 0 0xe881 10 0 5
	SMN_VWR_VCHG_SET0_DIS 0 0
	SMN_VWR_VCHG_SET1_DIS 1 1
	SMN_VWR_VCHG_SET2_DIS 2 2
	SMN_VWR_VCHG_SET3_DIS 3 3
	SMN_VWR_VCHG_SET4_DIS 4 4
	SMN_VWR_VCHG_SET5_DIS 5 5
	SMN_VWR_VCHG_SET6_DIS 6 6
	SMN_VWR_VCHG_SET7_DIS 7 7
	SMN_VWR_VCHG_SET8_DIS 8 8
	SMN_VWR_VCHG_SET9_DIS 9 9
regNBIF_SMN_VWR_VCHG_DIS_CTRL_1 0 0xe886 10 0 5
	SMN_VWR_VCHG_SET0_DIFFDET_DEF_REV 0 0
	SMN_VWR_VCHG_SET1_DIFFDET_DEF_REV 1 1
	SMN_VWR_VCHG_SET2_DIFFDET_DEF_REV 2 2
	SMN_VWR_VCHG_SET3_DIFFDET_DEF_REV 3 3
	SMN_VWR_VCHG_SET4_DIFFDET_DEF_REV 4 4
	SMN_VWR_VCHG_SET5_DIFFDET_DEF_REV 5 5
	SMN_VWR_VCHG_SET6_DIFFDET_DEF_REV 6 6
	SMN_VWR_VCHG_SET7_DIFFDET_DEF_REV 7 7
	SMN_VWR_VCHG_SET8_DIFFDET_DEF_REV 8 8
	SMN_VWR_VCHG_SET9_DIFFDET_DEF_REV 9 9
regNBIF_SMN_VWR_VCHG_RST_CTRL0 0 0xe882 10 0 5
	SMN_VWR_VCHG_SET0_RST_DEF_REV 0 0
	SMN_VWR_VCHG_SET1_RST_DEF_REV 1 1
	SMN_VWR_VCHG_SET2_RST_DEF_REV 2 2
	SMN_VWR_VCHG_SET3_RST_DEF_REV 3 3
	SMN_VWR_VCHG_SET4_RST_DEF_REV 4 4
	SMN_VWR_VCHG_SET5_RST_DEF_REV 5 5
	SMN_VWR_VCHG_SET6_RST_DEF_REV 6 6
	SMN_VWR_VCHG_SET7_RST_DEF_REV 7 7
	SMN_VWR_VCHG_SET8_RST_DEF_REV 8 8
	SMN_VWR_VCHG_SET9_RST_DEF_REV 9 9
regNBIF_SMN_VWR_VCHG_TRIG 0 0xe884 10 0 5
	SMN_VWR_VCHG_SET0_TRIG 0 0
	SMN_VWR_VCHG_SET1_TRIG 1 1
	SMN_VWR_VCHG_SET2_TRIG 2 2
	SMN_VWR_VCHG_SET3_TRIG 3 3
	SMN_VWR_VCHG_SET4_TRIG 4 4
	SMN_VWR_VCHG_SET5_TRIG 5 5
	SMN_VWR_VCHG_SET6_TRIG 6 6
	SMN_VWR_VCHG_SET7_TRIG 7 7
	SMN_VWR_VCHG_SET8_TRIG 8 8
	SMN_VWR_VCHG_SET9_TRIG 9 9
regNBIF_SMN_VWR_WTRIG_CNTL 0 0xe885 10 0 5
	SMN_VWR_WTRIG_SET0_DIS 0 0
	SMN_VWR_WTRIG_SET1_DIS 1 1
	SMN_VWR_WTRIG_SET2_DIS 2 2
	SMN_VWR_WTRIG_SET3_DIS 3 3
	SMN_VWR_WTRIG_SET4_DIS 4 4
	SMN_VWR_WTRIG_SET5_DIS 5 5
	SMN_VWR_WTRIG_SET6_DIS 6 6
	SMN_VWR_WTRIG_SET7_DIS 7 7
	SMN_VWR_WTRIG_SET8_DIS 8 8
	SMN_VWR_WTRIG_SET9_DIS 9 9
regNBIF_STRAP_BIOS_CNTL 0 0xcc81 2 0 5
	NBIF_STRAP_BIOS_EN 0 0
	NBIF_STRAP_PCIE_ID_BIOS_EN 1 1
regNBIF_STRAP_WRITE_CTRL 0 0xe845 1 0 5
	NBIF_STRAP_WRITE_ONCE_ENABLE 0 0
regNBIF_VWIRE_CTRL 0 0xe880 6 0 5
	NBIF_SMN_VWR_DIS 0 0
	SMN_VWR_RESET_DELAY_CNT 4 7
	SMN_VWR_POSTED 8 8
	NBIF_SDP_UPS_VWR_DIS 16 16
	SDP_VWR_RESET_DELAY_CNT 20 23
	SDP_VWR_BLOCKLVL 26 27
regOUTSTANDING_VC_ALLOC 0 0xe803 12 0 5
	DMA_OUTSTANDING_VC0_ALLOC 0 1
	DMA_OUTSTANDING_VC1_ALLOC 2 3
	DMA_OUTSTANDING_VC2_ALLOC 4 5
	DMA_OUTSTANDING_VC3_ALLOC 6 7
	DMA_OUTSTANDING_VC4_ALLOC 8 9
	DMA_OUTSTANDING_VC5_ALLOC 10 11
	DMA_OUTSTANDING_VC6_ALLOC 12 13
	DMA_OUTSTANDING_VC7_ALLOC 14 15
	DMA_OUTSTANDING_THRD 16 19
	HST_OUTSTANDING_VC0_ALLOC 24 25
	HST_OUTSTANDING_VC1_ALLOC 26 27
	HST_OUTSTANDING_THRD 28 31
regPCIEMSIX_PBA_0 0 0x1c400 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_1 0 0x1c401 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_2 0 0x1c402 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_3 0 0x1c403 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_4 0 0x1c404 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_5 0 0x1c405 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_6 0 0x1c406 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_PBA_7 0 0x1c407 1 0 5
	MSIX_PENDING_BITS 0 31
regPCIEMSIX_VECT0_ADDR_HI 0 0x1c001 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT0_ADDR_LO 0 0x1c000 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT0_CONTROL 0 0x1c003 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT0_MSG_DATA 0 0x1c002 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT100_ADDR_HI 0 0x1c191 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT100_ADDR_LO 0 0x1c190 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT100_CONTROL 0 0x1c193 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT100_MSG_DATA 0 0x1c192 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT101_ADDR_HI 0 0x1c195 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT101_ADDR_LO 0 0x1c194 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT101_CONTROL 0 0x1c197 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT101_MSG_DATA 0 0x1c196 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT102_ADDR_HI 0 0x1c199 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT102_ADDR_LO 0 0x1c198 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT102_CONTROL 0 0x1c19b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT102_MSG_DATA 0 0x1c19a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT103_ADDR_HI 0 0x1c19d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT103_ADDR_LO 0 0x1c19c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT103_CONTROL 0 0x1c19f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT103_MSG_DATA 0 0x1c19e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT104_ADDR_HI 0 0x1c1a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT104_ADDR_LO 0 0x1c1a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT104_CONTROL 0 0x1c1a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT104_MSG_DATA 0 0x1c1a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT105_ADDR_HI 0 0x1c1a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT105_ADDR_LO 0 0x1c1a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT105_CONTROL 0 0x1c1a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT105_MSG_DATA 0 0x1c1a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT106_ADDR_HI 0 0x1c1a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT106_ADDR_LO 0 0x1c1a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT106_CONTROL 0 0x1c1ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT106_MSG_DATA 0 0x1c1aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT107_ADDR_HI 0 0x1c1ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT107_ADDR_LO 0 0x1c1ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT107_CONTROL 0 0x1c1af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT107_MSG_DATA 0 0x1c1ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT108_ADDR_HI 0 0x1c1b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT108_ADDR_LO 0 0x1c1b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT108_CONTROL 0 0x1c1b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT108_MSG_DATA 0 0x1c1b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT109_ADDR_HI 0 0x1c1b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT109_ADDR_LO 0 0x1c1b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT109_CONTROL 0 0x1c1b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT109_MSG_DATA 0 0x1c1b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT10_ADDR_HI 0 0x1c029 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT10_ADDR_LO 0 0x1c028 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT10_CONTROL 0 0x1c02b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT10_MSG_DATA 0 0x1c02a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT110_ADDR_HI 0 0x1c1b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT110_ADDR_LO 0 0x1c1b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT110_CONTROL 0 0x1c1bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT110_MSG_DATA 0 0x1c1ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT111_ADDR_HI 0 0x1c1bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT111_ADDR_LO 0 0x1c1bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT111_CONTROL 0 0x1c1bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT111_MSG_DATA 0 0x1c1be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT112_ADDR_HI 0 0x1c1c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT112_ADDR_LO 0 0x1c1c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT112_CONTROL 0 0x1c1c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT112_MSG_DATA 0 0x1c1c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT113_ADDR_HI 0 0x1c1c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT113_ADDR_LO 0 0x1c1c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT113_CONTROL 0 0x1c1c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT113_MSG_DATA 0 0x1c1c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT114_ADDR_HI 0 0x1c1c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT114_ADDR_LO 0 0x1c1c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT114_CONTROL 0 0x1c1cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT114_MSG_DATA 0 0x1c1ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT115_ADDR_HI 0 0x1c1cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT115_ADDR_LO 0 0x1c1cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT115_CONTROL 0 0x1c1cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT115_MSG_DATA 0 0x1c1ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT116_ADDR_HI 0 0x1c1d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT116_ADDR_LO 0 0x1c1d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT116_CONTROL 0 0x1c1d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT116_MSG_DATA 0 0x1c1d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT117_ADDR_HI 0 0x1c1d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT117_ADDR_LO 0 0x1c1d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT117_CONTROL 0 0x1c1d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT117_MSG_DATA 0 0x1c1d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT118_ADDR_HI 0 0x1c1d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT118_ADDR_LO 0 0x1c1d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT118_CONTROL 0 0x1c1db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT118_MSG_DATA 0 0x1c1da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT119_ADDR_HI 0 0x1c1dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT119_ADDR_LO 0 0x1c1dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT119_CONTROL 0 0x1c1df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT119_MSG_DATA 0 0x1c1de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT11_ADDR_HI 0 0x1c02d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT11_ADDR_LO 0 0x1c02c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT11_CONTROL 0 0x1c02f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT11_MSG_DATA 0 0x1c02e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT120_ADDR_HI 0 0x1c1e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT120_ADDR_LO 0 0x1c1e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT120_CONTROL 0 0x1c1e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT120_MSG_DATA 0 0x1c1e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT121_ADDR_HI 0 0x1c1e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT121_ADDR_LO 0 0x1c1e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT121_CONTROL 0 0x1c1e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT121_MSG_DATA 0 0x1c1e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT122_ADDR_HI 0 0x1c1e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT122_ADDR_LO 0 0x1c1e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT122_CONTROL 0 0x1c1eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT122_MSG_DATA 0 0x1c1ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT123_ADDR_HI 0 0x1c1ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT123_ADDR_LO 0 0x1c1ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT123_CONTROL 0 0x1c1ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT123_MSG_DATA 0 0x1c1ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT124_ADDR_HI 0 0x1c1f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT124_ADDR_LO 0 0x1c1f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT124_CONTROL 0 0x1c1f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT124_MSG_DATA 0 0x1c1f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT125_ADDR_HI 0 0x1c1f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT125_ADDR_LO 0 0x1c1f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT125_CONTROL 0 0x1c1f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT125_MSG_DATA 0 0x1c1f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT126_ADDR_HI 0 0x1c1f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT126_ADDR_LO 0 0x1c1f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT126_CONTROL 0 0x1c1fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT126_MSG_DATA 0 0x1c1fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT127_ADDR_HI 0 0x1c1fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT127_ADDR_LO 0 0x1c1fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT127_CONTROL 0 0x1c1ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT127_MSG_DATA 0 0x1c1fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT128_ADDR_HI 0 0x1c201 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT128_ADDR_LO 0 0x1c200 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT128_CONTROL 0 0x1c203 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT128_MSG_DATA 0 0x1c202 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT129_ADDR_HI 0 0x1c205 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT129_ADDR_LO 0 0x1c204 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT129_CONTROL 0 0x1c207 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT129_MSG_DATA 0 0x1c206 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT12_ADDR_HI 0 0x1c031 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT12_ADDR_LO 0 0x1c030 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT12_CONTROL 0 0x1c033 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT12_MSG_DATA 0 0x1c032 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT130_ADDR_HI 0 0x1c209 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT130_ADDR_LO 0 0x1c208 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT130_CONTROL 0 0x1c20b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT130_MSG_DATA 0 0x1c20a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT131_ADDR_HI 0 0x1c20d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT131_ADDR_LO 0 0x1c20c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT131_CONTROL 0 0x1c20f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT131_MSG_DATA 0 0x1c20e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT132_ADDR_HI 0 0x1c211 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT132_ADDR_LO 0 0x1c210 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT132_CONTROL 0 0x1c213 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT132_MSG_DATA 0 0x1c212 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT133_ADDR_HI 0 0x1c215 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT133_ADDR_LO 0 0x1c214 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT133_CONTROL 0 0x1c217 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT133_MSG_DATA 0 0x1c216 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT134_ADDR_HI 0 0x1c219 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT134_ADDR_LO 0 0x1c218 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT134_CONTROL 0 0x1c21b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT134_MSG_DATA 0 0x1c21a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT135_ADDR_HI 0 0x1c21d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT135_ADDR_LO 0 0x1c21c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT135_CONTROL 0 0x1c21f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT135_MSG_DATA 0 0x1c21e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT136_ADDR_HI 0 0x1c221 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT136_ADDR_LO 0 0x1c220 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT136_CONTROL 0 0x1c223 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT136_MSG_DATA 0 0x1c222 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT137_ADDR_HI 0 0x1c225 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT137_ADDR_LO 0 0x1c224 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT137_CONTROL 0 0x1c227 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT137_MSG_DATA 0 0x1c226 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT138_ADDR_HI 0 0x1c229 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT138_ADDR_LO 0 0x1c228 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT138_CONTROL 0 0x1c22b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT138_MSG_DATA 0 0x1c22a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT139_ADDR_HI 0 0x1c22d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT139_ADDR_LO 0 0x1c22c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT139_CONTROL 0 0x1c22f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT139_MSG_DATA 0 0x1c22e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT13_ADDR_HI 0 0x1c035 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT13_ADDR_LO 0 0x1c034 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT13_CONTROL 0 0x1c037 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT13_MSG_DATA 0 0x1c036 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT140_ADDR_HI 0 0x1c231 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT140_ADDR_LO 0 0x1c230 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT140_CONTROL 0 0x1c233 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT140_MSG_DATA 0 0x1c232 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT141_ADDR_HI 0 0x1c235 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT141_ADDR_LO 0 0x1c234 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT141_CONTROL 0 0x1c237 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT141_MSG_DATA 0 0x1c236 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT142_ADDR_HI 0 0x1c239 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT142_ADDR_LO 0 0x1c238 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT142_CONTROL 0 0x1c23b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT142_MSG_DATA 0 0x1c23a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT143_ADDR_HI 0 0x1c23d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT143_ADDR_LO 0 0x1c23c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT143_CONTROL 0 0x1c23f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT143_MSG_DATA 0 0x1c23e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT144_ADDR_HI 0 0x1c241 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT144_ADDR_LO 0 0x1c240 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT144_CONTROL 0 0x1c243 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT144_MSG_DATA 0 0x1c242 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT145_ADDR_HI 0 0x1c245 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT145_ADDR_LO 0 0x1c244 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT145_CONTROL 0 0x1c247 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT145_MSG_DATA 0 0x1c246 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT146_ADDR_HI 0 0x1c249 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT146_ADDR_LO 0 0x1c248 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT146_CONTROL 0 0x1c24b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT146_MSG_DATA 0 0x1c24a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT147_ADDR_HI 0 0x1c24d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT147_ADDR_LO 0 0x1c24c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT147_CONTROL 0 0x1c24f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT147_MSG_DATA 0 0x1c24e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT148_ADDR_HI 0 0x1c251 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT148_ADDR_LO 0 0x1c250 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT148_CONTROL 0 0x1c253 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT148_MSG_DATA 0 0x1c252 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT149_ADDR_HI 0 0x1c255 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT149_ADDR_LO 0 0x1c254 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT149_CONTROL 0 0x1c257 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT149_MSG_DATA 0 0x1c256 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT14_ADDR_HI 0 0x1c039 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT14_ADDR_LO 0 0x1c038 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT14_CONTROL 0 0x1c03b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT14_MSG_DATA 0 0x1c03a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT150_ADDR_HI 0 0x1c259 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT150_ADDR_LO 0 0x1c258 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT150_CONTROL 0 0x1c25b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT150_MSG_DATA 0 0x1c25a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT151_ADDR_HI 0 0x1c25d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT151_ADDR_LO 0 0x1c25c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT151_CONTROL 0 0x1c25f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT151_MSG_DATA 0 0x1c25e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT152_ADDR_HI 0 0x1c261 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT152_ADDR_LO 0 0x1c260 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT152_CONTROL 0 0x1c263 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT152_MSG_DATA 0 0x1c262 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT153_ADDR_HI 0 0x1c265 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT153_ADDR_LO 0 0x1c264 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT153_CONTROL 0 0x1c267 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT153_MSG_DATA 0 0x1c266 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT154_ADDR_HI 0 0x1c269 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT154_ADDR_LO 0 0x1c268 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT154_CONTROL 0 0x1c26b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT154_MSG_DATA 0 0x1c26a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT155_ADDR_HI 0 0x1c26d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT155_ADDR_LO 0 0x1c26c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT155_CONTROL 0 0x1c26f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT155_MSG_DATA 0 0x1c26e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT156_ADDR_HI 0 0x1c271 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT156_ADDR_LO 0 0x1c270 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT156_CONTROL 0 0x1c273 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT156_MSG_DATA 0 0x1c272 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT157_ADDR_HI 0 0x1c275 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT157_ADDR_LO 0 0x1c274 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT157_CONTROL 0 0x1c277 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT157_MSG_DATA 0 0x1c276 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT158_ADDR_HI 0 0x1c279 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT158_ADDR_LO 0 0x1c278 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT158_CONTROL 0 0x1c27b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT158_MSG_DATA 0 0x1c27a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT159_ADDR_HI 0 0x1c27d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT159_ADDR_LO 0 0x1c27c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT159_CONTROL 0 0x1c27f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT159_MSG_DATA 0 0x1c27e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT15_ADDR_HI 0 0x1c03d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT15_ADDR_LO 0 0x1c03c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT15_CONTROL 0 0x1c03f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT15_MSG_DATA 0 0x1c03e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT160_ADDR_HI 0 0x1c281 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT160_ADDR_LO 0 0x1c280 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT160_CONTROL 0 0x1c283 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT160_MSG_DATA 0 0x1c282 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT161_ADDR_HI 0 0x1c285 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT161_ADDR_LO 0 0x1c284 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT161_CONTROL 0 0x1c287 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT161_MSG_DATA 0 0x1c286 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT162_ADDR_HI 0 0x1c289 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT162_ADDR_LO 0 0x1c288 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT162_CONTROL 0 0x1c28b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT162_MSG_DATA 0 0x1c28a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT163_ADDR_HI 0 0x1c28d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT163_ADDR_LO 0 0x1c28c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT163_CONTROL 0 0x1c28f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT163_MSG_DATA 0 0x1c28e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT164_ADDR_HI 0 0x1c291 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT164_ADDR_LO 0 0x1c290 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT164_CONTROL 0 0x1c293 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT164_MSG_DATA 0 0x1c292 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT165_ADDR_HI 0 0x1c295 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT165_ADDR_LO 0 0x1c294 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT165_CONTROL 0 0x1c297 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT165_MSG_DATA 0 0x1c296 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT166_ADDR_HI 0 0x1c299 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT166_ADDR_LO 0 0x1c298 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT166_CONTROL 0 0x1c29b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT166_MSG_DATA 0 0x1c29a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT167_ADDR_HI 0 0x1c29d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT167_ADDR_LO 0 0x1c29c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT167_CONTROL 0 0x1c29f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT167_MSG_DATA 0 0x1c29e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT168_ADDR_HI 0 0x1c2a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT168_ADDR_LO 0 0x1c2a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT168_CONTROL 0 0x1c2a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT168_MSG_DATA 0 0x1c2a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT169_ADDR_HI 0 0x1c2a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT169_ADDR_LO 0 0x1c2a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT169_CONTROL 0 0x1c2a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT169_MSG_DATA 0 0x1c2a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT16_ADDR_HI 0 0x1c041 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT16_ADDR_LO 0 0x1c040 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT16_CONTROL 0 0x1c043 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT16_MSG_DATA 0 0x1c042 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT170_ADDR_HI 0 0x1c2a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT170_ADDR_LO 0 0x1c2a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT170_CONTROL 0 0x1c2ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT170_MSG_DATA 0 0x1c2aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT171_ADDR_HI 0 0x1c2ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT171_ADDR_LO 0 0x1c2ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT171_CONTROL 0 0x1c2af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT171_MSG_DATA 0 0x1c2ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT172_ADDR_HI 0 0x1c2b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT172_ADDR_LO 0 0x1c2b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT172_CONTROL 0 0x1c2b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT172_MSG_DATA 0 0x1c2b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT173_ADDR_HI 0 0x1c2b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT173_ADDR_LO 0 0x1c2b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT173_CONTROL 0 0x1c2b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT173_MSG_DATA 0 0x1c2b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT174_ADDR_HI 0 0x1c2b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT174_ADDR_LO 0 0x1c2b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT174_CONTROL 0 0x1c2bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT174_MSG_DATA 0 0x1c2ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT175_ADDR_HI 0 0x1c2bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT175_ADDR_LO 0 0x1c2bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT175_CONTROL 0 0x1c2bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT175_MSG_DATA 0 0x1c2be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT176_ADDR_HI 0 0x1c2c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT176_ADDR_LO 0 0x1c2c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT176_CONTROL 0 0x1c2c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT176_MSG_DATA 0 0x1c2c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT177_ADDR_HI 0 0x1c2c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT177_ADDR_LO 0 0x1c2c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT177_CONTROL 0 0x1c2c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT177_MSG_DATA 0 0x1c2c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT178_ADDR_HI 0 0x1c2c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT178_ADDR_LO 0 0x1c2c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT178_CONTROL 0 0x1c2cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT178_MSG_DATA 0 0x1c2ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT179_ADDR_HI 0 0x1c2cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT179_ADDR_LO 0 0x1c2cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT179_CONTROL 0 0x1c2cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT179_MSG_DATA 0 0x1c2ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT17_ADDR_HI 0 0x1c045 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT17_ADDR_LO 0 0x1c044 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT17_CONTROL 0 0x1c047 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT17_MSG_DATA 0 0x1c046 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT180_ADDR_HI 0 0x1c2d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT180_ADDR_LO 0 0x1c2d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT180_CONTROL 0 0x1c2d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT180_MSG_DATA 0 0x1c2d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT181_ADDR_HI 0 0x1c2d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT181_ADDR_LO 0 0x1c2d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT181_CONTROL 0 0x1c2d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT181_MSG_DATA 0 0x1c2d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT182_ADDR_HI 0 0x1c2d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT182_ADDR_LO 0 0x1c2d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT182_CONTROL 0 0x1c2db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT182_MSG_DATA 0 0x1c2da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT183_ADDR_HI 0 0x1c2dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT183_ADDR_LO 0 0x1c2dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT183_CONTROL 0 0x1c2df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT183_MSG_DATA 0 0x1c2de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT184_ADDR_HI 0 0x1c2e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT184_ADDR_LO 0 0x1c2e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT184_CONTROL 0 0x1c2e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT184_MSG_DATA 0 0x1c2e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT185_ADDR_HI 0 0x1c2e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT185_ADDR_LO 0 0x1c2e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT185_CONTROL 0 0x1c2e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT185_MSG_DATA 0 0x1c2e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT186_ADDR_HI 0 0x1c2e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT186_ADDR_LO 0 0x1c2e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT186_CONTROL 0 0x1c2eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT186_MSG_DATA 0 0x1c2ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT187_ADDR_HI 0 0x1c2ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT187_ADDR_LO 0 0x1c2ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT187_CONTROL 0 0x1c2ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT187_MSG_DATA 0 0x1c2ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT188_ADDR_HI 0 0x1c2f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT188_ADDR_LO 0 0x1c2f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT188_CONTROL 0 0x1c2f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT188_MSG_DATA 0 0x1c2f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT189_ADDR_HI 0 0x1c2f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT189_ADDR_LO 0 0x1c2f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT189_CONTROL 0 0x1c2f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT189_MSG_DATA 0 0x1c2f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT18_ADDR_HI 0 0x1c049 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT18_ADDR_LO 0 0x1c048 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT18_CONTROL 0 0x1c04b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT18_MSG_DATA 0 0x1c04a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT190_ADDR_HI 0 0x1c2f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT190_ADDR_LO 0 0x1c2f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT190_CONTROL 0 0x1c2fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT190_MSG_DATA 0 0x1c2fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT191_ADDR_HI 0 0x1c2fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT191_ADDR_LO 0 0x1c2fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT191_CONTROL 0 0x1c2ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT191_MSG_DATA 0 0x1c2fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT192_ADDR_HI 0 0x1c301 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT192_ADDR_LO 0 0x1c300 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT192_CONTROL 0 0x1c303 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT192_MSG_DATA 0 0x1c302 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT193_ADDR_HI 0 0x1c305 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT193_ADDR_LO 0 0x1c304 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT193_CONTROL 0 0x1c307 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT193_MSG_DATA 0 0x1c306 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT194_ADDR_HI 0 0x1c309 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT194_ADDR_LO 0 0x1c308 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT194_CONTROL 0 0x1c30b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT194_MSG_DATA 0 0x1c30a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT195_ADDR_HI 0 0x1c30d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT195_ADDR_LO 0 0x1c30c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT195_CONTROL 0 0x1c30f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT195_MSG_DATA 0 0x1c30e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT196_ADDR_HI 0 0x1c311 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT196_ADDR_LO 0 0x1c310 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT196_CONTROL 0 0x1c313 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT196_MSG_DATA 0 0x1c312 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT197_ADDR_HI 0 0x1c315 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT197_ADDR_LO 0 0x1c314 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT197_CONTROL 0 0x1c317 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT197_MSG_DATA 0 0x1c316 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT198_ADDR_HI 0 0x1c319 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT198_ADDR_LO 0 0x1c318 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT198_CONTROL 0 0x1c31b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT198_MSG_DATA 0 0x1c31a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT199_ADDR_HI 0 0x1c31d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT199_ADDR_LO 0 0x1c31c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT199_CONTROL 0 0x1c31f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT199_MSG_DATA 0 0x1c31e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT19_ADDR_HI 0 0x1c04d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT19_ADDR_LO 0 0x1c04c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT19_CONTROL 0 0x1c04f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT19_MSG_DATA 0 0x1c04e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT1_ADDR_HI 0 0x1c005 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT1_ADDR_LO 0 0x1c004 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT1_CONTROL 0 0x1c007 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT1_MSG_DATA 0 0x1c006 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT200_ADDR_HI 0 0x1c321 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT200_ADDR_LO 0 0x1c320 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT200_CONTROL 0 0x1c323 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT200_MSG_DATA 0 0x1c322 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT201_ADDR_HI 0 0x1c325 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT201_ADDR_LO 0 0x1c324 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT201_CONTROL 0 0x1c327 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT201_MSG_DATA 0 0x1c326 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT202_ADDR_HI 0 0x1c329 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT202_ADDR_LO 0 0x1c328 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT202_CONTROL 0 0x1c32b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT202_MSG_DATA 0 0x1c32a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT203_ADDR_HI 0 0x1c32d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT203_ADDR_LO 0 0x1c32c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT203_CONTROL 0 0x1c32f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT203_MSG_DATA 0 0x1c32e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT204_ADDR_HI 0 0x1c331 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT204_ADDR_LO 0 0x1c330 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT204_CONTROL 0 0x1c333 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT204_MSG_DATA 0 0x1c332 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT205_ADDR_HI 0 0x1c335 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT205_ADDR_LO 0 0x1c334 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT205_CONTROL 0 0x1c337 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT205_MSG_DATA 0 0x1c336 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT206_ADDR_HI 0 0x1c339 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT206_ADDR_LO 0 0x1c338 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT206_CONTROL 0 0x1c33b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT206_MSG_DATA 0 0x1c33a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT207_ADDR_HI 0 0x1c33d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT207_ADDR_LO 0 0x1c33c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT207_CONTROL 0 0x1c33f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT207_MSG_DATA 0 0x1c33e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT208_ADDR_HI 0 0x1c341 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT208_ADDR_LO 0 0x1c340 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT208_CONTROL 0 0x1c343 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT208_MSG_DATA 0 0x1c342 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT209_ADDR_HI 0 0x1c345 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT209_ADDR_LO 0 0x1c344 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT209_CONTROL 0 0x1c347 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT209_MSG_DATA 0 0x1c346 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT20_ADDR_HI 0 0x1c051 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT20_ADDR_LO 0 0x1c050 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT20_CONTROL 0 0x1c053 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT20_MSG_DATA 0 0x1c052 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT210_ADDR_HI 0 0x1c349 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT210_ADDR_LO 0 0x1c348 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT210_CONTROL 0 0x1c34b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT210_MSG_DATA 0 0x1c34a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT211_ADDR_HI 0 0x1c34d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT211_ADDR_LO 0 0x1c34c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT211_CONTROL 0 0x1c34f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT211_MSG_DATA 0 0x1c34e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT212_ADDR_HI 0 0x1c351 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT212_ADDR_LO 0 0x1c350 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT212_CONTROL 0 0x1c353 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT212_MSG_DATA 0 0x1c352 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT213_ADDR_HI 0 0x1c355 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT213_ADDR_LO 0 0x1c354 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT213_CONTROL 0 0x1c357 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT213_MSG_DATA 0 0x1c356 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT214_ADDR_HI 0 0x1c359 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT214_ADDR_LO 0 0x1c358 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT214_CONTROL 0 0x1c35b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT214_MSG_DATA 0 0x1c35a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT215_ADDR_HI 0 0x1c35d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT215_ADDR_LO 0 0x1c35c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT215_CONTROL 0 0x1c35f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT215_MSG_DATA 0 0x1c35e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT216_ADDR_HI 0 0x1c361 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT216_ADDR_LO 0 0x1c360 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT216_CONTROL 0 0x1c363 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT216_MSG_DATA 0 0x1c362 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT217_ADDR_HI 0 0x1c365 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT217_ADDR_LO 0 0x1c364 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT217_CONTROL 0 0x1c367 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT217_MSG_DATA 0 0x1c366 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT218_ADDR_HI 0 0x1c369 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT218_ADDR_LO 0 0x1c368 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT218_CONTROL 0 0x1c36b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT218_MSG_DATA 0 0x1c36a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT219_ADDR_HI 0 0x1c36d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT219_ADDR_LO 0 0x1c36c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT219_CONTROL 0 0x1c36f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT219_MSG_DATA 0 0x1c36e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT21_ADDR_HI 0 0x1c055 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT21_ADDR_LO 0 0x1c054 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT21_CONTROL 0 0x1c057 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT21_MSG_DATA 0 0x1c056 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT220_ADDR_HI 0 0x1c371 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT220_ADDR_LO 0 0x1c370 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT220_CONTROL 0 0x1c373 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT220_MSG_DATA 0 0x1c372 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT221_ADDR_HI 0 0x1c375 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT221_ADDR_LO 0 0x1c374 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT221_CONTROL 0 0x1c377 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT221_MSG_DATA 0 0x1c376 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT222_ADDR_HI 0 0x1c379 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT222_ADDR_LO 0 0x1c378 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT222_CONTROL 0 0x1c37b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT222_MSG_DATA 0 0x1c37a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT223_ADDR_HI 0 0x1c37d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT223_ADDR_LO 0 0x1c37c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT223_CONTROL 0 0x1c37f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT223_MSG_DATA 0 0x1c37e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT224_ADDR_HI 0 0x1c381 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT224_ADDR_LO 0 0x1c380 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT224_CONTROL 0 0x1c383 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT224_MSG_DATA 0 0x1c382 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT225_ADDR_HI 0 0x1c385 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT225_ADDR_LO 0 0x1c384 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT225_CONTROL 0 0x1c387 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT225_MSG_DATA 0 0x1c386 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT226_ADDR_HI 0 0x1c389 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT226_ADDR_LO 0 0x1c388 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT226_CONTROL 0 0x1c38b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT226_MSG_DATA 0 0x1c38a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT227_ADDR_HI 0 0x1c38d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT227_ADDR_LO 0 0x1c38c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT227_CONTROL 0 0x1c38f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT227_MSG_DATA 0 0x1c38e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT228_ADDR_HI 0 0x1c391 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT228_ADDR_LO 0 0x1c390 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT228_CONTROL 0 0x1c393 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT228_MSG_DATA 0 0x1c392 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT229_ADDR_HI 0 0x1c395 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT229_ADDR_LO 0 0x1c394 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT229_CONTROL 0 0x1c397 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT229_MSG_DATA 0 0x1c396 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT22_ADDR_HI 0 0x1c059 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT22_ADDR_LO 0 0x1c058 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT22_CONTROL 0 0x1c05b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT22_MSG_DATA 0 0x1c05a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT230_ADDR_HI 0 0x1c399 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT230_ADDR_LO 0 0x1c398 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT230_CONTROL 0 0x1c39b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT230_MSG_DATA 0 0x1c39a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT231_ADDR_HI 0 0x1c39d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT231_ADDR_LO 0 0x1c39c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT231_CONTROL 0 0x1c39f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT231_MSG_DATA 0 0x1c39e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT232_ADDR_HI 0 0x1c3a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT232_ADDR_LO 0 0x1c3a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT232_CONTROL 0 0x1c3a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT232_MSG_DATA 0 0x1c3a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT233_ADDR_HI 0 0x1c3a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT233_ADDR_LO 0 0x1c3a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT233_CONTROL 0 0x1c3a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT233_MSG_DATA 0 0x1c3a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT234_ADDR_HI 0 0x1c3a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT234_ADDR_LO 0 0x1c3a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT234_CONTROL 0 0x1c3ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT234_MSG_DATA 0 0x1c3aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT235_ADDR_HI 0 0x1c3ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT235_ADDR_LO 0 0x1c3ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT235_CONTROL 0 0x1c3af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT235_MSG_DATA 0 0x1c3ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT236_ADDR_HI 0 0x1c3b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT236_ADDR_LO 0 0x1c3b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT236_CONTROL 0 0x1c3b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT236_MSG_DATA 0 0x1c3b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT237_ADDR_HI 0 0x1c3b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT237_ADDR_LO 0 0x1c3b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT237_CONTROL 0 0x1c3b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT237_MSG_DATA 0 0x1c3b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT238_ADDR_HI 0 0x1c3b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT238_ADDR_LO 0 0x1c3b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT238_CONTROL 0 0x1c3bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT238_MSG_DATA 0 0x1c3ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT239_ADDR_HI 0 0x1c3bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT239_ADDR_LO 0 0x1c3bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT239_CONTROL 0 0x1c3bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT239_MSG_DATA 0 0x1c3be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT23_ADDR_HI 0 0x1c05d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT23_ADDR_LO 0 0x1c05c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT23_CONTROL 0 0x1c05f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT23_MSG_DATA 0 0x1c05e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT240_ADDR_HI 0 0x1c3c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT240_ADDR_LO 0 0x1c3c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT240_CONTROL 0 0x1c3c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT240_MSG_DATA 0 0x1c3c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT241_ADDR_HI 0 0x1c3c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT241_ADDR_LO 0 0x1c3c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT241_CONTROL 0 0x1c3c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT241_MSG_DATA 0 0x1c3c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT242_ADDR_HI 0 0x1c3c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT242_ADDR_LO 0 0x1c3c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT242_CONTROL 0 0x1c3cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT242_MSG_DATA 0 0x1c3ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT243_ADDR_HI 0 0x1c3cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT243_ADDR_LO 0 0x1c3cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT243_CONTROL 0 0x1c3cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT243_MSG_DATA 0 0x1c3ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT244_ADDR_HI 0 0x1c3d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT244_ADDR_LO 0 0x1c3d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT244_CONTROL 0 0x1c3d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT244_MSG_DATA 0 0x1c3d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT245_ADDR_HI 0 0x1c3d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT245_ADDR_LO 0 0x1c3d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT245_CONTROL 0 0x1c3d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT245_MSG_DATA 0 0x1c3d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT246_ADDR_HI 0 0x1c3d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT246_ADDR_LO 0 0x1c3d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT246_CONTROL 0 0x1c3db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT246_MSG_DATA 0 0x1c3da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT247_ADDR_HI 0 0x1c3dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT247_ADDR_LO 0 0x1c3dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT247_CONTROL 0 0x1c3df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT247_MSG_DATA 0 0x1c3de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT248_ADDR_HI 0 0x1c3e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT248_ADDR_LO 0 0x1c3e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT248_CONTROL 0 0x1c3e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT248_MSG_DATA 0 0x1c3e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT249_ADDR_HI 0 0x1c3e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT249_ADDR_LO 0 0x1c3e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT249_CONTROL 0 0x1c3e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT249_MSG_DATA 0 0x1c3e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT24_ADDR_HI 0 0x1c061 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT24_ADDR_LO 0 0x1c060 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT24_CONTROL 0 0x1c063 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT24_MSG_DATA 0 0x1c062 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT250_ADDR_HI 0 0x1c3e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT250_ADDR_LO 0 0x1c3e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT250_CONTROL 0 0x1c3eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT250_MSG_DATA 0 0x1c3ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT251_ADDR_HI 0 0x1c3ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT251_ADDR_LO 0 0x1c3ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT251_CONTROL 0 0x1c3ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT251_MSG_DATA 0 0x1c3ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT252_ADDR_HI 0 0x1c3f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT252_ADDR_LO 0 0x1c3f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT252_CONTROL 0 0x1c3f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT252_MSG_DATA 0 0x1c3f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT253_ADDR_HI 0 0x1c3f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT253_ADDR_LO 0 0x1c3f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT253_CONTROL 0 0x1c3f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT253_MSG_DATA 0 0x1c3f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT254_ADDR_HI 0 0x1c3f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT254_ADDR_LO 0 0x1c3f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT254_CONTROL 0 0x1c3fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT254_MSG_DATA 0 0x1c3fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT255_ADDR_HI 0 0x1c3fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT255_ADDR_LO 0 0x1c3fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT255_CONTROL 0 0x1c3ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT255_MSG_DATA 0 0x1c3fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT25_ADDR_HI 0 0x1c065 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT25_ADDR_LO 0 0x1c064 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT25_CONTROL 0 0x1c067 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT25_MSG_DATA 0 0x1c066 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT26_ADDR_HI 0 0x1c069 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT26_ADDR_LO 0 0x1c068 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT26_CONTROL 0 0x1c06b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT26_MSG_DATA 0 0x1c06a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT27_ADDR_HI 0 0x1c06d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT27_ADDR_LO 0 0x1c06c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT27_CONTROL 0 0x1c06f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT27_MSG_DATA 0 0x1c06e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT28_ADDR_HI 0 0x1c071 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT28_ADDR_LO 0 0x1c070 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT28_CONTROL 0 0x1c073 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT28_MSG_DATA 0 0x1c072 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT29_ADDR_HI 0 0x1c075 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT29_ADDR_LO 0 0x1c074 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT29_CONTROL 0 0x1c077 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT29_MSG_DATA 0 0x1c076 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT2_ADDR_HI 0 0x1c009 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT2_ADDR_LO 0 0x1c008 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT2_CONTROL 0 0x1c00b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT2_MSG_DATA 0 0x1c00a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT30_ADDR_HI 0 0x1c079 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT30_ADDR_LO 0 0x1c078 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT30_CONTROL 0 0x1c07b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT30_MSG_DATA 0 0x1c07a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT31_ADDR_HI 0 0x1c07d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT31_ADDR_LO 0 0x1c07c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT31_CONTROL 0 0x1c07f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT31_MSG_DATA 0 0x1c07e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT32_ADDR_HI 0 0x1c081 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT32_ADDR_LO 0 0x1c080 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT32_CONTROL 0 0x1c083 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT32_MSG_DATA 0 0x1c082 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT33_ADDR_HI 0 0x1c085 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT33_ADDR_LO 0 0x1c084 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT33_CONTROL 0 0x1c087 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT33_MSG_DATA 0 0x1c086 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT34_ADDR_HI 0 0x1c089 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT34_ADDR_LO 0 0x1c088 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT34_CONTROL 0 0x1c08b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT34_MSG_DATA 0 0x1c08a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT35_ADDR_HI 0 0x1c08d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT35_ADDR_LO 0 0x1c08c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT35_CONTROL 0 0x1c08f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT35_MSG_DATA 0 0x1c08e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT36_ADDR_HI 0 0x1c091 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT36_ADDR_LO 0 0x1c090 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT36_CONTROL 0 0x1c093 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT36_MSG_DATA 0 0x1c092 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT37_ADDR_HI 0 0x1c095 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT37_ADDR_LO 0 0x1c094 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT37_CONTROL 0 0x1c097 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT37_MSG_DATA 0 0x1c096 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT38_ADDR_HI 0 0x1c099 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT38_ADDR_LO 0 0x1c098 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT38_CONTROL 0 0x1c09b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT38_MSG_DATA 0 0x1c09a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT39_ADDR_HI 0 0x1c09d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT39_ADDR_LO 0 0x1c09c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT39_CONTROL 0 0x1c09f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT39_MSG_DATA 0 0x1c09e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT3_ADDR_HI 0 0x1c00d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT3_ADDR_LO 0 0x1c00c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT3_CONTROL 0 0x1c00f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT3_MSG_DATA 0 0x1c00e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT40_ADDR_HI 0 0x1c0a1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT40_ADDR_LO 0 0x1c0a0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT40_CONTROL 0 0x1c0a3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT40_MSG_DATA 0 0x1c0a2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT41_ADDR_HI 0 0x1c0a5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT41_ADDR_LO 0 0x1c0a4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT41_CONTROL 0 0x1c0a7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT41_MSG_DATA 0 0x1c0a6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT42_ADDR_HI 0 0x1c0a9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT42_ADDR_LO 0 0x1c0a8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT42_CONTROL 0 0x1c0ab 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT42_MSG_DATA 0 0x1c0aa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT43_ADDR_HI 0 0x1c0ad 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT43_ADDR_LO 0 0x1c0ac 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT43_CONTROL 0 0x1c0af 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT43_MSG_DATA 0 0x1c0ae 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT44_ADDR_HI 0 0x1c0b1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT44_ADDR_LO 0 0x1c0b0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT44_CONTROL 0 0x1c0b3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT44_MSG_DATA 0 0x1c0b2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT45_ADDR_HI 0 0x1c0b5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT45_ADDR_LO 0 0x1c0b4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT45_CONTROL 0 0x1c0b7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT45_MSG_DATA 0 0x1c0b6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT46_ADDR_HI 0 0x1c0b9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT46_ADDR_LO 0 0x1c0b8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT46_CONTROL 0 0x1c0bb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT46_MSG_DATA 0 0x1c0ba 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT47_ADDR_HI 0 0x1c0bd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT47_ADDR_LO 0 0x1c0bc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT47_CONTROL 0 0x1c0bf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT47_MSG_DATA 0 0x1c0be 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT48_ADDR_HI 0 0x1c0c1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT48_ADDR_LO 0 0x1c0c0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT48_CONTROL 0 0x1c0c3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT48_MSG_DATA 0 0x1c0c2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT49_ADDR_HI 0 0x1c0c5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT49_ADDR_LO 0 0x1c0c4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT49_CONTROL 0 0x1c0c7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT49_MSG_DATA 0 0x1c0c6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT4_ADDR_HI 0 0x1c011 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT4_ADDR_LO 0 0x1c010 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT4_CONTROL 0 0x1c013 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT4_MSG_DATA 0 0x1c012 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT50_ADDR_HI 0 0x1c0c9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT50_ADDR_LO 0 0x1c0c8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT50_CONTROL 0 0x1c0cb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT50_MSG_DATA 0 0x1c0ca 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT51_ADDR_HI 0 0x1c0cd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT51_ADDR_LO 0 0x1c0cc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT51_CONTROL 0 0x1c0cf 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT51_MSG_DATA 0 0x1c0ce 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT52_ADDR_HI 0 0x1c0d1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT52_ADDR_LO 0 0x1c0d0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT52_CONTROL 0 0x1c0d3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT52_MSG_DATA 0 0x1c0d2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT53_ADDR_HI 0 0x1c0d5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT53_ADDR_LO 0 0x1c0d4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT53_CONTROL 0 0x1c0d7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT53_MSG_DATA 0 0x1c0d6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT54_ADDR_HI 0 0x1c0d9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT54_ADDR_LO 0 0x1c0d8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT54_CONTROL 0 0x1c0db 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT54_MSG_DATA 0 0x1c0da 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT55_ADDR_HI 0 0x1c0dd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT55_ADDR_LO 0 0x1c0dc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT55_CONTROL 0 0x1c0df 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT55_MSG_DATA 0 0x1c0de 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT56_ADDR_HI 0 0x1c0e1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT56_ADDR_LO 0 0x1c0e0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT56_CONTROL 0 0x1c0e3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT56_MSG_DATA 0 0x1c0e2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT57_ADDR_HI 0 0x1c0e5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT57_ADDR_LO 0 0x1c0e4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT57_CONTROL 0 0x1c0e7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT57_MSG_DATA 0 0x1c0e6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT58_ADDR_HI 0 0x1c0e9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT58_ADDR_LO 0 0x1c0e8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT58_CONTROL 0 0x1c0eb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT58_MSG_DATA 0 0x1c0ea 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT59_ADDR_HI 0 0x1c0ed 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT59_ADDR_LO 0 0x1c0ec 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT59_CONTROL 0 0x1c0ef 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT59_MSG_DATA 0 0x1c0ee 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT5_ADDR_HI 0 0x1c015 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT5_ADDR_LO 0 0x1c014 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT5_CONTROL 0 0x1c017 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT5_MSG_DATA 0 0x1c016 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT60_ADDR_HI 0 0x1c0f1 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT60_ADDR_LO 0 0x1c0f0 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT60_CONTROL 0 0x1c0f3 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT60_MSG_DATA 0 0x1c0f2 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT61_ADDR_HI 0 0x1c0f5 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT61_ADDR_LO 0 0x1c0f4 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT61_CONTROL 0 0x1c0f7 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT61_MSG_DATA 0 0x1c0f6 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT62_ADDR_HI 0 0x1c0f9 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT62_ADDR_LO 0 0x1c0f8 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT62_CONTROL 0 0x1c0fb 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT62_MSG_DATA 0 0x1c0fa 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT63_ADDR_HI 0 0x1c0fd 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT63_ADDR_LO 0 0x1c0fc 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT63_CONTROL 0 0x1c0ff 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT63_MSG_DATA 0 0x1c0fe 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT64_ADDR_HI 0 0x1c101 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT64_ADDR_LO 0 0x1c100 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT64_CONTROL 0 0x1c103 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT64_MSG_DATA 0 0x1c102 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT65_ADDR_HI 0 0x1c105 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT65_ADDR_LO 0 0x1c104 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT65_CONTROL 0 0x1c107 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT65_MSG_DATA 0 0x1c106 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT66_ADDR_HI 0 0x1c109 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT66_ADDR_LO 0 0x1c108 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT66_CONTROL 0 0x1c10b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT66_MSG_DATA 0 0x1c10a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT67_ADDR_HI 0 0x1c10d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT67_ADDR_LO 0 0x1c10c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT67_CONTROL 0 0x1c10f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT67_MSG_DATA 0 0x1c10e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT68_ADDR_HI 0 0x1c111 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT68_ADDR_LO 0 0x1c110 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT68_CONTROL 0 0x1c113 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT68_MSG_DATA 0 0x1c112 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT69_ADDR_HI 0 0x1c115 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT69_ADDR_LO 0 0x1c114 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT69_CONTROL 0 0x1c117 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT69_MSG_DATA 0 0x1c116 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT6_ADDR_HI 0 0x1c019 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT6_ADDR_LO 0 0x1c018 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT6_CONTROL 0 0x1c01b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT6_MSG_DATA 0 0x1c01a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT70_ADDR_HI 0 0x1c119 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT70_ADDR_LO 0 0x1c118 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT70_CONTROL 0 0x1c11b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT70_MSG_DATA 0 0x1c11a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT71_ADDR_HI 0 0x1c11d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT71_ADDR_LO 0 0x1c11c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT71_CONTROL 0 0x1c11f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT71_MSG_DATA 0 0x1c11e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT72_ADDR_HI 0 0x1c121 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT72_ADDR_LO 0 0x1c120 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT72_CONTROL 0 0x1c123 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT72_MSG_DATA 0 0x1c122 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT73_ADDR_HI 0 0x1c125 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT73_ADDR_LO 0 0x1c124 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT73_CONTROL 0 0x1c127 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT73_MSG_DATA 0 0x1c126 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT74_ADDR_HI 0 0x1c129 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT74_ADDR_LO 0 0x1c128 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT74_CONTROL 0 0x1c12b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT74_MSG_DATA 0 0x1c12a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT75_ADDR_HI 0 0x1c12d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT75_ADDR_LO 0 0x1c12c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT75_CONTROL 0 0x1c12f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT75_MSG_DATA 0 0x1c12e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT76_ADDR_HI 0 0x1c131 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT76_ADDR_LO 0 0x1c130 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT76_CONTROL 0 0x1c133 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT76_MSG_DATA 0 0x1c132 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT77_ADDR_HI 0 0x1c135 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT77_ADDR_LO 0 0x1c134 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT77_CONTROL 0 0x1c137 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT77_MSG_DATA 0 0x1c136 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT78_ADDR_HI 0 0x1c139 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT78_ADDR_LO 0 0x1c138 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT78_CONTROL 0 0x1c13b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT78_MSG_DATA 0 0x1c13a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT79_ADDR_HI 0 0x1c13d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT79_ADDR_LO 0 0x1c13c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT79_CONTROL 0 0x1c13f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT79_MSG_DATA 0 0x1c13e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT7_ADDR_HI 0 0x1c01d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT7_ADDR_LO 0 0x1c01c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT7_CONTROL 0 0x1c01f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT7_MSG_DATA 0 0x1c01e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT80_ADDR_HI 0 0x1c141 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT80_ADDR_LO 0 0x1c140 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT80_CONTROL 0 0x1c143 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT80_MSG_DATA 0 0x1c142 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT81_ADDR_HI 0 0x1c145 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT81_ADDR_LO 0 0x1c144 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT81_CONTROL 0 0x1c147 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT81_MSG_DATA 0 0x1c146 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT82_ADDR_HI 0 0x1c149 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT82_ADDR_LO 0 0x1c148 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT82_CONTROL 0 0x1c14b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT82_MSG_DATA 0 0x1c14a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT83_ADDR_HI 0 0x1c14d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT83_ADDR_LO 0 0x1c14c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT83_CONTROL 0 0x1c14f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT83_MSG_DATA 0 0x1c14e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT84_ADDR_HI 0 0x1c151 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT84_ADDR_LO 0 0x1c150 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT84_CONTROL 0 0x1c153 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT84_MSG_DATA 0 0x1c152 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT85_ADDR_HI 0 0x1c155 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT85_ADDR_LO 0 0x1c154 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT85_CONTROL 0 0x1c157 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT85_MSG_DATA 0 0x1c156 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT86_ADDR_HI 0 0x1c159 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT86_ADDR_LO 0 0x1c158 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT86_CONTROL 0 0x1c15b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT86_MSG_DATA 0 0x1c15a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT87_ADDR_HI 0 0x1c15d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT87_ADDR_LO 0 0x1c15c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT87_CONTROL 0 0x1c15f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT87_MSG_DATA 0 0x1c15e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT88_ADDR_HI 0 0x1c161 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT88_ADDR_LO 0 0x1c160 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT88_CONTROL 0 0x1c163 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT88_MSG_DATA 0 0x1c162 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT89_ADDR_HI 0 0x1c165 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT89_ADDR_LO 0 0x1c164 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT89_CONTROL 0 0x1c167 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT89_MSG_DATA 0 0x1c166 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT8_ADDR_HI 0 0x1c021 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT8_ADDR_LO 0 0x1c020 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT8_CONTROL 0 0x1c023 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT8_MSG_DATA 0 0x1c022 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT90_ADDR_HI 0 0x1c169 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT90_ADDR_LO 0 0x1c168 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT90_CONTROL 0 0x1c16b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT90_MSG_DATA 0 0x1c16a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT91_ADDR_HI 0 0x1c16d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT91_ADDR_LO 0 0x1c16c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT91_CONTROL 0 0x1c16f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT91_MSG_DATA 0 0x1c16e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT92_ADDR_HI 0 0x1c171 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT92_ADDR_LO 0 0x1c170 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT92_CONTROL 0 0x1c173 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT92_MSG_DATA 0 0x1c172 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT93_ADDR_HI 0 0x1c175 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT93_ADDR_LO 0 0x1c174 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT93_CONTROL 0 0x1c177 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT93_MSG_DATA 0 0x1c176 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT94_ADDR_HI 0 0x1c179 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT94_ADDR_LO 0 0x1c178 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT94_CONTROL 0 0x1c17b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT94_MSG_DATA 0 0x1c17a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT95_ADDR_HI 0 0x1c17d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT95_ADDR_LO 0 0x1c17c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT95_CONTROL 0 0x1c17f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT95_MSG_DATA 0 0x1c17e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT96_ADDR_HI 0 0x1c181 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT96_ADDR_LO 0 0x1c180 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT96_CONTROL 0 0x1c183 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT96_MSG_DATA 0 0x1c182 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT97_ADDR_HI 0 0x1c185 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT97_ADDR_LO 0 0x1c184 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT97_CONTROL 0 0x1c187 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT97_MSG_DATA 0 0x1c186 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT98_ADDR_HI 0 0x1c189 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT98_ADDR_LO 0 0x1c188 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT98_CONTROL 0 0x1c18b 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT98_MSG_DATA 0 0x1c18a 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT99_ADDR_HI 0 0x1c18d 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT99_ADDR_LO 0 0x1c18c 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT99_CONTROL 0 0x1c18f 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT99_MSG_DATA 0 0x1c18e 1 0 5
	MSG_DATA 0 31
regPCIEMSIX_VECT9_ADDR_HI 0 0x1c025 1 0 5
	MSG_ADDR_HI 0 31
regPCIEMSIX_VECT9_ADDR_LO 0 0x1c024 1 0 5
	MSG_ADDR_LO 2 31
regPCIEMSIX_VECT9_CONTROL 0 0x1c027 1 0 5
	MASK_BIT 0 0
regPCIEMSIX_VECT9_MSG_DATA 0 0x1c026 1 0 5
	MSG_DATA 0 31
regPCIEP_BCH_ECC_CNTL 0 0x28900d0 3 0 5
	STRAP_BCH_ECC_EN 0 0
	BCH_ECC_ERROR_THRESHOLD 8 15
	BCH_ECC_ERROR_STATUS 16 31
regPCIEP_ERROR_INJECT_PHYSICAL 0 0x2890083 12 0 5
	ERROR_INJECT_PL_LANE_ERR 0 1
	ERROR_INJECT_PL_FRAMING_ERR 2 3
	ERROR_INJECT_PL_BAD_PARITY_IN_SKP 4 5
	ERROR_INJECT_PL_BAD_LFSR_IN_SKP 6 7
	ERROR_INJECT_PL_LOOPBACK_UFLOW 8 9
	ERROR_INJECT_PL_LOOPBACK_OFLOW 10 11
	ERROR_INJECT_PL_DESKEW_ERR 12 13
	ERROR_INJECT_PL_8B10B_DISPARITY_ERR 14 15
	ERROR_INJECT_PL_8B10B_DECODE_ERR 16 17
	ERROR_INJECT_PL_SKP_OS_ERROR 18 19
	ERROR_INJECT_PL_INV_OS_IDENTIFIER 20 21
	ERROR_INJECT_PL_BAD_SYNC_HEADER 22 23
regPCIEP_ERROR_INJECT_TRANSACTION 0 0x2890084 10 0 5
	ERROR_INJECT_TL_FLOW_CTL_ERR 0 1
	ERROR_INJECT_TL_REPLAY_NUM_ROLLOVER 2 3
	ERROR_INJECT_TL_BAD_DLLP 4 5
	ERROR_INJECT_TL_BAD_TLP 6 7
	ERROR_INJECT_TL_UNSUPPORTED_REQ 8 9
	ERROR_INJECT_TL_ECRC_ERROR 10 11
	ERROR_INJECT_TL_MALFORMED_TLP 12 13
	ERROR_INJECT_TL_UNEXPECTED_CMPLT 14 15
	ERROR_INJECT_TL_COMPLETER_ABORT 16 17
	ERROR_INJECT_TL_COMPLETION_TIMEOUT 18 19
regPCIEP_NAK_COUNTER 0 0x2890086 2 0 5
	RX_NUM_NAK_RECEIVED_PORT 0 15
	RX_NUM_NAK_GENERATED_PORT 16 31
regPCIEP_PORT_CNTL 0 0x2890010 10 0 5
	SLV_PORT_REQ_EN 0 0
	CI_SNOOP_OVERRIDE 1 1
	HOTPLUG_MSG_EN 2 2
	NATIVE_PME_EN 3 3
	PWR_FAULT_EN 4 4
	PMI_BM_DIS 5 5
	CI_SLV_CPL_STATIC_ALLOC_LIMIT_S 8 17
	CI_PRIV_MAX_CPL_PAYLOAD_SIZE 18 20
	CI_SLV_RSP_POISONED_UR_MODE 24 25
	CI_MAX_CPL_PAYLOAD_SIZE_MODE 26 27
regPCIEP_RESERVED 0 0x2890000 1 0 5
	RESERVED 0 31
regPCIEP_SCRATCH 0 0x2890001 1 0 5
	PCIEP_SCRATCH 0 31
regPCIEP_STRAP_LC 0 0x28900c0 16 0 5
	STRAP_FTS_yTSx_COUNT 0 1
	STRAP_LONG_yTSx_COUNT 2 3
	STRAP_MED_yTSx_COUNT 4 5
	STRAP_SHORT_yTSx_COUNT 6 7
	STRAP_SKIP_INTERVAL 8 10
	STRAP_BYPASS_RCVR_DET 11 11
	STRAP_COMPLIANCE_DIS 12 12
	STRAP_FORCE_COMPLIANCE 13 13
	STRAP_REVERSE_LC_LANES 14 14
	STRAP_AUTO_RC_SPEED_NEGOTIATION_DIS 15 15
	STRAP_LANE_NEGOTIATION 16 18
	STRAP_MARGINING_USES_SOFTWARE 19 19
	STRAP_RTM1_PRESENCE_DET_SUPP 20 20
	STRAP_RTM2_PRESENCE_DET_SUPP 21 21
	STRAP_AUTO_RC_SPEED_NEGOTIATION_16GT_DIS 22 22
	STRAP_AUTO_RC_SPEED_NEGOTIATION_32GT_DIS 23 23
regPCIEP_STRAP_LC2 0 0x28900c2 5 0 5
	STRAP_ESM_MODE_SUPPORTED 0 0
	STRAP_ESM_PHY_REACH_LEN_CAP 1 2
	STRAP_ESM_RECAL_NEEDED 3 3
	STRAP_ESM_CALIB_TIME 4 6
	STRAP_ESM_QUICK_EQ_TIMEOUT 7 9
regPCIE_BUS_CNTL 0 0x28a0021 3 0 5
	PMI_INT_DIS 6 6
	IMMEDIATE_PMI_DIS 7 7
	TRUE_PM_STATUS_EN 12 12
regPCIE_CFG_CNTL 0 0x28a003c 3 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
regPCIE_CI_CNTL 0 0x28a0020 16 0 5
	CI_SLV_SDP_CHAIN_DIS 0 0
	CI_SLV_CPL_ALLOC_OVERSUBSCRIBE_MODE 3 5
	CI_SLV_RC_RD_REQ_SIZE 6 7
	CI_SLV_ORDERING_DIS 8 8
	CI_SLV_SDP_MEM_WR_FULL_DIS 9 9
	CI_SLV_CPL_ALLOC_DIS 10 10
	CI_SLV_CPL_ALLOC_MODE 11 11
	CI_SLV_CPL_ALLOC_SOR 12 12
	CI_SLV_SDP_ERR_DATA_ON_POISONED_DIS 16 16
	TX_PGMEM_CTRL_PGATE_DIS 21 21
	RX_RCB_RC_CTO_TO_UR_EN 22 22
	RX_RCB_RC_DPC_EXCEPTION_EN 23 23
	RX_RCB_RC_DPC_CPL_CTL_EN 24 24
	RX_RCB_RC_CTO_TO_SC_IN_LINK_DOWN_EN 29 29
	SLV_ARB_LINKWIDTH_WEIGHTED_RROBIN_EN 30 30
	RX_RCB_RC_CTO_IGNORE_ERR_IN_LINK_DOWN_EN 31 31
regPCIE_CNTL 0 0x28a0010 17 0 5
	HWINIT_WR_LOCK 0 0
	LC_HOT_PLUG_DELAY_SEL 1 3
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	PCIE_HT_NP_MEM_WRITE 9 9
	RX_SB_ADJ_PAYLOAD_SIZE 10 12
	RX_RCB_ATS_UC_DIS 15 15
	RX_RCB_REORDER_EN 16 16
	RX_RCB_INVALID_SIZE_DIS 17 17
	RX_RCB_UNEXP_CPL_DIS 18 18
	RX_RCB_CPL_TIMEOUT_TEST_MODE 19 19
	RX_RCB_WRONG_PREFIX_DIS 20 20
	RX_RCB_WRONG_ATTR_DIS 21 21
	RX_RCB_WRONG_FUNCNUM_DIS 22 22
	RX_ATS_TRAN_CPL_SPLIT_DIS 23 23
	RX_IGNORE_LTR_MSG_UR 30 30
	RX_CPL_POSTED_REQ_ORD_EN 31 31
regPCIE_CNTL2 0 0x28a001c 9 0 5
	RCB_LS_EN 0 0
	MST_CPL_LS_EN 1 1
	SLVAER_LS_EN 2 2
	SLV_MEM_LS_EN 16 16
	SLV_MEM_AGGRESSIVE_LS_EN 17 17
	SLV_MEM_SD_EN 20 20
	SLV_MEM_AGGRESSIVE_SD_EN 21 21
	RX_NP_MEM_WRITE_ENCODING 24 28
	SLV_MEM_DS_EN 29 29
regPCIE_COMMON_AER_MASK 0 0x28a001a 1 0 5
	PRIV_SURP_DIS_VEC 0 7
regPCIE_CONFIG_CNTL 0 0x28a0011 1 0 5
	DYN_CLK_LATENCY 0 3
regPCIE_FC_CPL 0 0x28901aa 2 0 5
	CPLD_CREDITS 0 15
	CPLH_CREDITS 16 27
regPCIE_FC_CPL_VC1 0 0x28901ad 2 0 5
	ADVT_FC_VC1_CPLD_CREDITS 0 15
	ADVT_FC_VC1_CPLH_CREDITS 16 27
regPCIE_FC_NP 0 0x28901a9 2 0 5
	NPD_CREDITS 0 15
	NPH_CREDITS 16 27
regPCIE_FC_NP_VC1 0 0x28901ac 2 0 5
	ADVT_FC_VC1_NPD_CREDITS 0 15
	ADVT_FC_VC1_NPH_CREDITS 16 27
regPCIE_FC_P 0 0x28901a8 2 0 5
	PD_CREDITS 0 15
	PH_CREDITS 16 27
regPCIE_FC_P_VC1 0 0x28901ab 2 0 5
	ADVT_FC_VC1_PD_CREDITS 0 15
	ADVT_FC_VC1_PH_CREDITS 16 27
regPCIE_HIP_REG0 0 0x28a01e0 5 0 5
	CI_HIP_APT0_BASE_HI 0 19
	CI_HIP_APT0_ENABLE 24 24
	CI_HIP_APT0_PASID_MODE 25 25
	CI_HIP_APT0_REQAT_MODE 26 28
	CI_HIP_APT0_REQIO_MODE 29 30
regPCIE_HIP_REG1 0 0x28a01e1 1 0 5
	CI_HIP_APT0_BASE_LO 0 31
regPCIE_HIP_REG2 0 0x28a01e2 1 0 5
	CI_HIP_APT0_LIMIT_HI 0 19
regPCIE_HIP_REG3 0 0x28a01e3 1 0 5
	CI_HIP_APT0_LIMIT_LO 0 31
regPCIE_HIP_REG4 0 0x28a01e4 5 0 5
	CI_HIP_APT1_BASE_HI 0 19
	CI_HIP_APT1_ENABLE 24 24
	CI_HIP_APT1_PASID_MODE 25 25
	CI_HIP_APT1_REQAT_MODE 26 28
	CI_HIP_APT1_REQIO_MODE 29 30
regPCIE_HIP_REG5 0 0x28a01e5 1 0 5
	CI_HIP_APT1_BASE_LO 0 31
regPCIE_HIP_REG6 0 0x28a01e6 1 0 5
	CI_HIP_APT1_LIMIT_HI 0 19
regPCIE_HIP_REG7 0 0x28a01e7 1 0 5
	CI_HIP_APT1_LIMIT_LO 0 31
regPCIE_HIP_REG8 0 0x28a01e8 1 0 5
	CI_HIP_MASK 0 19
regPCIE_I2C_REG_ADDR_EXPAND 0 0x28a003a 1 0 5
	I2C_REG_ADDR 0 16
regPCIE_I2C_REG_DATA 0 0x28a003b 1 0 5
	I2C_REG_DATA 0 31
regPCIE_LC_BEST_EQ_SETTINGS 0 0x28900b9 6 0 5
	LC_BEST_PRESET 0 3
	LC_BEST_PRECURSOR 4 9
	LC_BEST_CURSOR 10 15
	LC_BEST_POSTCURSOR 16 21
	LC_BEST_FOM 22 29
	LC_BEST_SETTINGS_RATE 30 31
regPCIE_LC_BW_CHANGE_CNTL 0 0x28900b2 12 0 5
	LC_BW_CHANGE_INT_EN 0 0
	LC_HW_INIT_SPEED_CHANGE 1 1
	LC_SW_INIT_SPEED_CHANGE 2 2
	LC_OTHER_INIT_SPEED_CHANGE 3 3
	LC_RELIABILITY_SPEED_CHANGE 4 4
	LC_FAILED_SPEED_NEG 5 5
	LC_LONG_LW_CHANGE 6 6
	LC_SHORT_LW_CHANGE 7 7
	LC_LW_CHANGE_OTHER 8 8
	LC_LW_CHANGE_FAILED 9 9
	LC_LINK_BW_NOTIFICATION_DETECT_MODE 10 10
	LC_SPEED_NEG_UNSUCCESSFUL 11 11
regPCIE_LC_CDR_CNTL 0 0x28900b3 3 0 5
	LC_CDR_TEST_OFF 0 11
	LC_CDR_TEST_SETS 12 23
	LC_CDR_SET_TYPE 24 25
regPCIE_LC_CNTL 0 0x28900a0 21 0 5
	LC_ADVANCE_SPEED_COMPL_ON_EVERY_COMPL_ENTRY 0 0
	LC_DONT_ENTER_L23_IN_D0 1 1
	LC_RESET_L_IDLE_COUNT_EN 2 2
	LC_RESET_LINK 3 3
	LC_16X_CLEAR_TX_PIPE 4 7
	LC_L0S_INACTIVITY 8 11
	LC_L1_INACTIVITY 12 15
	LC_PMI_TO_L1_DIS 16 16
	LC_INC_N_FTS_EN 17 17
	LC_LOOK_FOR_IDLE_IN_L1L23 18 19
	LC_FACTOR_IN_EXT_SYNC 20 20
	LC_WAIT_FOR_PM_ACK_DIS 21 21
	LC_WAKE_FROM_L23 22 22
	LC_L1_IMMEDIATE_ACK 23 23
	LC_ASPM_TO_L1_DIS 24 24
	LC_DELAY_COUNT 25 26
	LC_DELAY_L0S_EXIT 27 27
	LC_DELAY_L1_EXIT 28 28
	LC_EXTEND_WAIT_FOR_EL_IDLE 29 29
	LC_ESCAPE_L1L23_EN 30 30
	LC_GATE_RCVR_IDLE 31 31
regPCIE_LC_CNTL10 0 0x28900e3 18 0 5
	LC_DEFAULT_PRESET_OVERRIDE_EN 0 0
	LC_DEFAULT_PRESET_OVERRIDE_MODE 1 1
	LC_DEFAULT_PRESET_OVERRIDE_PORT 2 2
	LC_DEFAULT_PRESET_OVERRIDE_RATE 3 4
	LC_DEFAULT_PRESET_OVERRIDE_VALUE 5 8
	LC_DEFAULT_PRESET_OVERRIDE_LANE 9 12
	LC_USE_PENDING_FOM_SKIP_SECOND_RXEQEVAL 13 13
	LC_TIEOFF_PORTS_IGNORE_PHYSTATUS 15 15
	LC_CLEAR_CNTL_SKP_SELECT_DATASTREAM_EXIT 16 16
	LC_DEASSERT_REFCLKREQ_IN_L23 17 17
	LC_RELEASE_CLKREQ_IN_L23 18 18
	LC_RELEASE_CLKREQ_IN_NON_SS_L1 19 19
	LC_LSLD_EN 23 23
	LC_LSLD_RATE_REQD 24 25
	LC_LSLD_MODE 26 26
	LC_LSLD_DONE 27 27
	LC_LSLD_TLS_ADVERTISED 28 29
	LC_LSLD_CURRENT_RATE 30 31
regPCIE_LC_CNTL11 0 0x2890103 22 0 5
	LC_BYPASS_EQ_TO_HIGH_RATE_SUPPORT 0 0
	LC_ADVERTISE_EQ_TO_HIGH_RATE_SUPPORT 1 1
	LC_BYPASS_EQ_TO_HIGH_RATE_RESERVED 2 2
	LC_BYPASS_EQ_TO_HIGH_RATE_RCVD 3 3
	LC_BYPASS_EQ_TO_HIGH_RATE_NEGOTIATED 4 4
	LC_BYPASS_EQ_TO_HIGH_RATE_FAILURE 5 5
	LC_NO_EQ_NEEDED_SUPPORT 8 8
	LC_ADVERTISE_NO_EQ_NEEDED_SUPPORT 9 9
	LC_NO_EQ_NEEDED_RESERVED 10 10
	LC_NO_EQ_NEEDED_RCVD 11 11
	LC_NO_EQ_NEEDED_NEGOTIATED 12 12
	LC_NO_EQ_NEEDED_FAILURE 13 13
	LC_NO_EQ_NEEDED_PRESET_SEL 14 14
	LC_ENHANCED_LINK_BEHAVIOR_CNTL_SENT 15 16
	LC_ENHANCED_LINK_BEHAVIOR_CNTL_RCVD 17 18
	LC_DISABLE_TRAINING_BIT_ARCH_IND 19 23
	LC_SET_TRANSMITTER_PRECODE_REQUEST 24 24
	LC_TRANSMITTER_PRECODE_REQUEST_RCVD 25 25
	LC_TRANSMITTER_PRECODE_ON 26 26
	LC_TRANSMITTER_PRECODE_ON_RCVD 27 27
	LC_LAST_TRANSMITTER_PRECODE_REQUEST 28 28
	LC_CHECK_TS1_EC_ON_EQ_EXIT 29 29
regPCIE_LC_CNTL12 0 0x2890104 29 0 5
	LC_DELAY_CLEAR_LANE_OFF_AFTER_LOOPBACK_SPD_CHG 0 0
	LC_DELAY_CLEAR_LANE_OFF_AFTER_LINKDIS_SPD_CHG 1 1
	LC_DETECT_PD_WAIT_FOR_REFCLKACK_OFF_LANES 2 2
	LC_DETECT_PD_HOLDTRAINING_WAIT_FOR_LANES_ON 3 3
	LC_ENSURE_TURN_OFF_DONE_LINKDIS 4 4
	LC_SKIP_LOCALPRESET_OFF_LANES 5 5
	LC_DELAY_PHASE1 6 7
	LC_BLOCKALIGN_IN_L1_ENTRY 8 8
	LC_USE_LEGACY_RXSB1_SPDCHG_ELECIDLE 9 9
	LC_LOCK_REVERSAL_EARLY_CONFIG_COMPLETE 10 10
	LC_LOCK_REVERSAL_IMMEDIATE_CONFIG_COMPLETE 11 11
	LC_USE_LOOPBACK_INACTIVE_LANES 12 12
	LC_LOOPBACK_TEST_MODE_RCVRDET 13 13
	LC_LOOPBACK_EQ_LOCK_REVERSAL 14 14
	LC_LIVE_DESKEW_MASK_EN 16 16
	LC_LIVE_DESKEW_8B10B_EN 17 17
	LC_SAFE_RECOVER_DATA_UNLOCK 18 18
	LC_SAFE_RECOVER_RX_RECOVER 19 19
	LC_SAFE_RECOVER_RX_ADAPT 20 20
	LC_SAFE_RECOVER_SW_INIT 21 21
	LC_SAFE_RECOVER_SW_EVENT_SEL 22 23
	LC_DEFER_SKIP_INTERVAL_MODE 24 24
	LC_RECOVERY_EQ_WAIT_FOR_PIPE_STOPPED 25 25
	LC_HOLD_TX_STOP_SENDING_PKTS_REPLAY_RETRAIN 26 26
	LC_RESET_TSX_CNT_ON_SAFERECOVER 27 27
	LC_DSC_INITIATE_EQUALIZATION_OS_BOUNDARY 28 28
	LC_EQ_REQ_PHASE_WAIT_FOR_FINAL_TS1 29 29
	LC_RESET_TSX_CNT_ON_RXEQEVAL 30 30
	LC_TRACK_RX_WAIT_FOR_TS1 31 31
regPCIE_LC_CNTL3 0 0x28900b5 24 0 5
	LC_SELECT_DEEMPHASIS 0 0
	LC_SELECT_DEEMPHASIS_CNTL 1 2
	LC_RCVD_DEEMPHASIS 3 3
	LC_COMP_TO_DETECT 4 4
	LC_RESET_TSX_CNT_IN_RLOCK_EN 5 5
	LC_AUTO_SPEED_CHANGE_ATTEMPTS_ALLOWED 6 7
	LC_AUTO_SPEED_CHANGE_ATTEMPT_FAILED 8 8
	LC_CLR_FAILED_AUTO_SPD_CHANGE_CNT 9 9
	LC_ENHANCED_HOT_PLUG_EN 10 10
	LC_RCVR_DET_EN_OVERRIDE 11 11
	LC_LINK_DOWN_SPD_CHG_EN 12 12
	LC_CLR_DELAY_DLLP_WHEN_NO_AUTO_EQ 13 13
	LC_MULT_AUTO_SPD_CHG_ON_LAST_RATE 14 14
	LC_RST_FAILING_SPD_CHANGE_CNT_ON_SUCCESS_EN 15 15
	LC_L1_BLOCK_RECONFIG_EN 17 17
	LC_AUTO_DISABLE_SPEED_SUPPORT_EN 18 18
	LC_AUTO_DISABLE_SPEED_SUPPORT_MAX_FAIL_SEL 19 20
	LC_FAST_L1_ENTRY_EXIT_EN 21 21
	LC_POWERDOWN_P0_WAIT_FOR_REFCLKACK_ON_L1_EXIT 22 22
	LC_DSC_DONT_ENTER_L23_AFTER_PME_ACK 23 23
	LC_HW_VOLTAGE_IF_CONTROL 24 25
	LC_VOLTAGE_TIMER_SEL 26 29
	LC_GO_TO_RECOVERY 30 30
	LC_AUTO_RECOVERY_DIS 31 31
regPCIE_LC_CNTL4 0 0x28900b6 24 0 5
	LC_TX_ENABLE_BEHAVIOUR 0 1
	LC_DIS_CONTIG_END_SET_CHECK 2 2
	LC_DIS_ASPM_L1_IN_SPEED_CHANGE 3 3
	LC_L1_POWERDOWN 4 4
	LC_P2_ENTRY 5 5
	LC_EXTEND_EIEOS 6 6
	LC_EXTEND_EIEOS_MODE 7 7
	LC_IGNORE_PARITY 8 8
	LC_DSC_CHECK_COEFFS_IN_RLOCK 10 10
	LC_DEFER_SKIP_FOR_EIEOS_EN 11 11
	LC_SEND_EIEOS_IN_RCFG 12 12
	LC_SET_QUIESCE 13 13
	LC_QUIESCE_RCVD 14 14
	LC_WAIT_FOR_TWO_EIEOS_SEQUENCE 15 15
	LC_DELAY_DETECTED_TSX_RCV_EN 16 16
	LC_DONT_CHECK_EQTS_IN_RCFG 17 17
	LC_DELAY_COEFF_UPDATE_DIS 18 18
	LC_DYNAMIC_INACTIVE_TS_SELECT 19 20
	LC_WAIT_FOR_EIEOS_IN_RLOCK 21 21
	LC_USC_DELAY_DLLPS 22 22
	LC_TX_SWING 23 23
	LC_EQ_WAIT_FOR_EVAL_DONE 24 24
	LC_8GT_SKIP_ORDER_EN 25 25
	LC_WAIT_FOR_MORE_TS_IN_RLOCK 26 31
regPCIE_LC_CNTL5 0 0x28900b7 13 0 5
	LC_LOCAL_EQ_SETTINGS_RATE 0 1
	LC_LOCAL_PRESET 2 5
	LC_LOCAL_PRE_CURSOR 6 9
	LC_LOCAL_CURSOR 10 15
	LC_LOCAL_POST_CURSOR 16 20
	LC_LOCAL_USE_PRESET 21 21
	LC_SAFE_RECOVER_CNTL 22 23
	LC_DSC_EQ_FS_LF_INVALID_TO_PRESETS 24 24
	LC_TX_SWING_OVERRIDE 25 25
	LC_ACCEPT_ALL_PRESETS 26 26
	LC_ACCEPT_ALL_PRESETS_TEST 27 27
	LC_WAIT_IN_DETECT 28 28
	LC_HOLD_TRAINING_MODE 29 31
regPCIE_LC_CNTL6 0 0x28900bb 15 0 5
	LC_SPC_MODE_2P5GT 0 1
	LC_SPC_MODE_5GT 2 3
	LC_SPC_MODE_8GT 4 5
	LC_SPC_MODE_16GT 6 7
	LC_SPC_MODE_32GT 8 9
	LC_SRIS_EN 12 12
	LC_SRNS_SKIP_IN_SRIS 13 17
	LC_SRIS_AUTODETECT_EN 20 20
	LC_SRIS_AUTODETECT_FACTOR 21 22
	LC_SRIS_AUTODETECT_MODE 23 24
	LC_SRIS_AUTODETECT_OUT_OF_RANGE 25 25
	LC_OVERRIDE_RETIMER_PRESENCE_EN 26 26
	LC_OVERRIDE_RETIMER_PRESENCE 27 28
	LC_IGNORE_RETIMER_PRESENCE 29 29
	LC_RETIMER_PRESENCE 30 31
regPCIE_LC_CNTL7 0 0x28900bc 24 0 5
	LC_EXPECTED_TS2_CFG_COMPLETE 0 0
	LC_IGNORE_NON_CONTIG_SETS_IN_RCFG 1 1
	LC_ROBUST_TRAINING_BIT_CHK_EN 2 2
	LC_RESET_TS_COUNT_ON_EI 3 3
	LC_NBIF_ASPM_INPUT_EN 4 4
	LC_CLEAR_REVERSE_ATTEMPT_IN_L0 5 5
	LC_LOCK_REVERSAL 6 6
	LC_FORCE_RX_EQ_IN_PROGRESS 7 7
	LC_EVER_IDLE_TO_RLOCK 8 8
	LC_RXEQEVAL_AFTER_TIMEOUT_EN 9 9
	LC_WAIT_FOR_LANES_IN_CONFIG 10 10
	LC_REQ_COEFFS_FOR_TXMARGIN_EN 11 11
	LC_ESM_WAIT_FOR_PLL_INIT_DONE_L1 12 12
	LC_SCHEDULED_RXEQEVAL_INTERVAL 13 20
	LC_SCHEDULED_RXEQEVAL_MODE 21 21
	LC_SCHEDULED_RXEQEVAL_UPCONFIG_EN 22 22
	LC_LINK_MANAGEMENT_EN 23 23
	LC_AUTO_REJECT_AFTER_TIMEOUT 24 24
	LC_ESM_RATES 25 26
	LC_ESM_PLL_INIT_STATE 27 27
	LC_ESM_PLL_INIT_DONE 28 28
	LC_ESM_REDO_INIT 29 29
	LC_MULTIPORT_ESM 30 30
	LC_ESM_ENTRY_MODE 31 31
regPCIE_LC_CNTL8 0 0x28900dd 13 0 5
	LC_FOM_TIME 0 1
	LC_EX_SEARCH_TRAVERSAL_MODE 2 2
	LC_LOCK_IN_EQ_RESPONSE 3 3
	LC_ESM_RATE0_TIMER_FACTOR 4 5
	LC_ESM_RATE1_TIMER_FACTOR 6 7
	LC_ESM_RATE2_TIMER_FACTOR 8 9
	LC_USC_ACCEPTABLE_PRESETS 10 19
	LC_FORCE_LOOPBACK_EQ_ON 20 20
	LC_LOOPBACK_EQ_IN_PROGRESS 21 21
	LC_FORCE_LOOPBACK_EQ_TRANSMIT_MOD_COMP_PATTERN 22 22
	LC_LOOPBACK_EQ_TRANSMIT_MOD_COMP_PATTERN 23 23
	LC_FORCE_LOOPBACK_EQ_LANE_UNDER_TEST 24 27
	LC_LOOPBACK_EQ_LANE_UNDER_TEST 28 31
regPCIE_LC_CNTL9 0 0x28900de 31 0 5
	LC_RESET_RCVR_DETECTED_ALL_ARCS 0 0
	LC_LOOPBACK_WAIT_FOR_ALL_ACTIVE_LANES 1 1
	LC_CHECK_EC_GEN3_LOOPBACK_ACTIVE 2 2
	LC_LOOPBACK_EQ_ARC_EN 3 3
	LC_LOOPBACK_EQ_TRANSMIT_MOD_COMP_PATTERN_EN 4 4
	LC_ENFORCE_SINGLE_L1_SUBSTATE_CLK_PDWN_ASSERTION_EN 5 5
	LC_EXT_ASPM_L12_COMMONMODE_COUNT_METHOD 6 6
	LC_ALT_RX_EQ_IN_PROGRESS_EN 7 7
	LC_USE_LONG_SERIAL_QUICKSIM_TIMEOUTS 8 8
	LC_ALLOW_DLLPS_OTHER_SIDE_REMOVE_SPEED 9 9
	LC_DELAY_POLL_COMP_SPD_CHG_AFTER_TXMARGIN 10 10
	LC_RESET_SKP_SELECT_16GT_ON_TRAINING_BIT 11 11
	LC_TRAINING_BITS_REQUIRED 12 13
	LC_REPEAT_RXEQEVAL_AFTER_TIMEOUT 14 14
	LC_CPM_IDLE_REFCLKREQ_CHECK 15 15
	LC_REFCLK_OFF_NO_RCVR_LANES 16 16
	LC_INDEPENDENT_CHIP_PCS_REFCLKREQ_EN 17 17
	LC_REFCLKREQ_IN_HOLD_TRAINING 18 18
	LC_DEASSERT_REFCLKREQ_IN_NON_SS_L1 19 19
	LC_HOLD_REFCLKREQ_UNTIL_L1SS_POWERDOWN 20 20
	LC_CLKGATE_WAIT_FOR_REFCLKACK 21 21
	LC_DYN_LANES_L1_SS_POWERDOWN 22 22
	LC_USE_OLD_PHYSTATUS_FOR_POWERDOWN_INACTIVE 23 23
	LC_BLOCK_L0s_FOR_POWERDOWN_CHANGE 24 24
	LC_RECOVERY_WAIT_FOR_ASPM_NAK 25 25
	LC_WAIT_FOR_NONPAD_LINK_NUM_LANE0 26 26
	LC_CLR_LINK_LANE_NUM_ON_NO_TSX_LANE 27 27
	LC_USE_NEW_EQ_SYMBOL_6_EN 28 28
	LC_DEC_FAILED_SPEED_CHANGE_COUNT_ABORT_BYPASS_TO_HIGH_RATE 29 29
	LC_CONFIG_WAIT_FOR_EIEOS 30 30
	LC_HOLD_TLP_TO_XMIT_PULSE_IN_L1 31 31
regPCIE_LC_FINE_GRAIN_CLK_GATE_OVERRIDES 0 0x28900e2 5 0 5
	LC_DISABLE_TRANSMIT_MUX_OUTPUT_GATING 0 0
	LC_DISABLE_SYMBOL_MUX_OUTPUT_GATING 1 1
	LC_DISABLE_LC_PKT_GEN_DYN_CLK_GATING 2 2
	LC_DISABLE_TRANSMIT_MUX_DYN_CLK_GATING 3 3
	LC_DISABLE_LTSSM_DYN_CLK_GATING 4 4
regPCIE_LC_FORCE_COEFF 0 0x28900b8 6 0 5
	LC_FORCE_COEFF_8GT 0 0
	LC_FORCE_PRE_CURSOR_8GT 1 6
	LC_FORCE_CURSOR_8GT 7 12
	LC_FORCE_POST_CURSOR_8GT 13 18
	LC_3X3_COEFF_SEARCH_EN_8GT 19 19
	LC_PRESET_10_EN 20 20
regPCIE_LC_FORCE_COEFF2 0 0x28900df 5 0 5
	LC_FORCE_COEFF_16GT 0 0
	LC_FORCE_PRE_CURSOR_16GT 1 6
	LC_FORCE_CURSOR_16GT 7 12
	LC_FORCE_POST_CURSOR_16GT 13 18
	LC_3X3_COEFF_SEARCH_EN_16GT 19 19
regPCIE_LC_FORCE_COEFF3 0 0x2890106 5 0 5
	LC_FORCE_COEFF_32GT 0 0
	LC_FORCE_PRE_CURSOR_32GT 1 6
	LC_FORCE_CURSOR_32GT 7 12
	LC_FORCE_POST_CURSOR_32GT 13 18
	LC_3X3_COEFF_SEARCH_EN_32GT 19 19
regPCIE_LC_FORCE_EQ_REQ_COEFF 0 0x28900ba 6 0 5
	LC_FORCE_COEFF_IN_EQ_REQ_PHASE_8GT 0 0
	LC_FORCE_PRE_CURSOR_REQ_8GT 1 6
	LC_FORCE_CURSOR_REQ_8GT 7 12
	LC_FORCE_POST_CURSOR_REQ_8GT 13 18
	LC_FS_OTHER_END_8GT 19 24
	LC_LF_OTHER_END_8GT 25 30
regPCIE_LC_FORCE_EQ_REQ_COEFF2 0 0x28900e0 6 0 5
	LC_FORCE_COEFF_IN_EQ_REQ_PHASE_16GT 0 0
	LC_FORCE_PRE_CURSOR_REQ_16GT 1 6
	LC_FORCE_CURSOR_REQ_16GT 7 12
	LC_FORCE_POST_CURSOR_REQ_16GT 13 18
	LC_FS_OTHER_END_16GT 19 24
	LC_LF_OTHER_END_16GT 25 30
regPCIE_LC_FORCE_EQ_REQ_COEFF3 0 0x2890107 6 0 5
	LC_FORCE_COEFF_IN_EQ_REQ_PHASE_32GT 0 0
	LC_FORCE_PRE_CURSOR_REQ_32GT 1 6
	LC_FORCE_CURSOR_REQ_32GT 7 12
	LC_FORCE_POST_CURSOR_REQ_32GT 13 18
	LC_FS_OTHER_END_32GT 19 24
	LC_LF_OTHER_END_32GT 25 30
regPCIE_LC_L1_PM_SUBSTATE 0 0x28900c6 20 0 5
	LC_L1_SUBSTATES_OVERRIDE_EN 0 0
	LC_PCI_PM_L1_2_OVERRIDE 1 1
	LC_PCI_PM_L1_1_OVERRIDE 2 2
	LC_ASPM_L1_2_OVERRIDE 3 3
	LC_ASPM_L1_1_OVERRIDE 4 4
	LC_CLKREQ_FILTER_EN 5 5
	LC_T_POWER_ON_SCALE 6 7
	LC_T_POWER_ON_VALUE 8 12
	T_POWER_ON_FCH_COPY_EN 13 13
	T_POWER_ON_FCH_COPY_TRIGGER 14 14
	LC_L1_2_BLOCK_EXIT_PG_COMMIT 15 15
	LC_L1_1_POWERDOWN 16 18
	LC_L1_2_POWERDOWN 20 22
	LC_DEFER_L1_2_EXIT 23 25
	LC_WAKE_FROM_ASPM_L1_ON_PM_CONTROL_CLEAR 26 26
	LC_FORCE_L1_PG_EXIT_ON_REG_WRITE 27 27
	LC_QUICK_L1_1_ABORT_IN_L1 28 28
	LC_QUICK_L1_2_ABORT_IN_L1 29 29
	LC_AUX_COUNT_REFCLK_INCREMENT_EN 30 30
	LC_AUX_COUNT_REFCLK_INCREMENT_USE_PCS_SIDEBAND 31 31
regPCIE_LC_L1_PM_SUBSTATE2 0 0x28900c7 10 0 5
	LC_CM_RESTORE_TIME 0 7
	LC_LTR_THRESHOLD_SCALE 8 10
	LC_AUX_COUNT_REFCLK_INCREMENT_INTERNAL_POWERDOWN 14 14
	LC_AUX_COUNT_REFCLK_INCREMENT_INTERNAL_P2_EDGE 15 15
	LC_LTR_THRESHOLD_VALUE 16 25
	LC_DELAY_POWERDOWN_P2_L1_2_EXIT 27 27
	LC_DELAY_REFCLK_L1_2_T_POWERON 28 28
	LC_IGNORE_RX_ELEC_IDLE_IN_L1_2 29 29
	LC_SKIP_L1_2_POWERDOWN_IN_ABORTED_ENTRY 30 30
	LC_BLOCK_NEAREND_L1_2_WAKEUP 31 31
regPCIE_LC_L1_PM_SUBSTATE3 0 0x28900c8 1 0 5
	T_POWER_ON_FCH_TARGET_ADDRESS_LO 0 31
regPCIE_LC_L1_PM_SUBSTATE4 0 0x28900c9 1 0 5
	T_POWER_ON_FCH_TARGET_ADDRESS_HI 0 31
regPCIE_LC_L1_PM_SUBSTATE5 0 0x28900ca 3 0 5
	T_POWER_ON_FCH_L12_CLKREQ_DELAY 0 7
	LC_BLOCK_EI_L1_REFCLK_OFF 30 30
	LC_IGNORE_ALL_RX_ELEC_IDLE_IN_L1SS 31 31
regPCIE_LC_LANE_CNTL 0 0x28900b4 1 0 5
	LC_CORRUPTED_LANES 0 15
regPCIE_LC_LINK_WIDTH_CNTL 0 0x28900a2 24 0 5
	LC_LINK_WIDTH 0 2
	LC_LINK_WIDTH_RD 4 6
	LC_RECONFIG_ARC_MISSING_ESCAPE 7 7
	LC_RECONFIG_NOW 8 8
	LC_RENEGOTIATION_SUPPORT 9 9
	LC_RENEGOTIATE_EN 10 10
	LC_SHORT_RECONFIG_EN 11 11
	LC_UPCONFIGURE_SUPPORT 12 12
	LC_UPCONFIGURE_DIS 13 13
	LC_UPCFG_WAIT_FOR_RCVR_DIS 14 14
	LC_UPCFG_TIMER_SEL 15 15
	LC_L1_RECONFIG_EN 17 17
	LC_DYNLINK_MST_EN 18 18
	LC_DUAL_END_RECONFIG_EN 19 19
	LC_UPCONFIGURE_CAPABLE 20 20
	LC_DYN_LANES_PWR_STATE 21 22
	LC_MULT_REVERSE_ATTEMP_EN 24 24
	LC_RESET_TSX_CNT_IN_RCONFIG_EN 25 25
	LC_WAIT_FOR_L_IDLE_IN_R_IDLE 26 26
	LC_WAIT_FOR_NON_EI_ON_RXL0S_EXIT 27 27
	LC_HOLD_EI_FOR_RSPEED_CMD_CHANGE 28 28
	LC_BYPASS_RXL0S_ON_SHORT_EI 29 29
	LC_TURN_OFF_UNUSED_LANES 30 30
	LC_BYPASS_RXSTANDBY_STATUS 31 31
regPCIE_LC_N_FTS_CNTL 0 0x28900a3 9 0 5
	LC_XMIT_N_FTS 0 7
	LC_XMIT_N_FTS_OVERRIDE_EN 8 8
	LC_XMIT_FTS_BEFORE_RECOVERY 9 9
	LC_N_EIE_SEL 10 10
	LC_XMIT_N_FTS_8GT_CNTL 12 12
	LC_XMIT_N_FTS_16GT_CNTL 13 13
	LC_XMIT_N_FTS_32GT_CNTL 14 14
	LC_XMIT_N_FTS_LIMIT 16 23
	LC_N_FTS 24 31
regPCIE_LC_PM_CNTL 0 0x28a003d 8 0 5
	LC_PORT_0_CLKREQB_MAP 0 3
	LC_PORT_1_CLKREQB_MAP 4 7
	LC_PORT_2_CLKREQB_MAP 8 11
	LC_PORT_3_CLKREQB_MAP 12 15
	LC_PORT_4_CLKREQB_MAP 16 19
	LC_PORT_5_CLKREQB_MAP 20 23
	LC_PORT_6_CLKREQB_MAP 24 27
	LC_PORT_7_CLKREQB_MAP 28 31
regPCIE_LC_PM_CNTL2 0 0x28a003e 1 0 5
	LC_PORT_8_CLKREQB_MAP 0 3
regPCIE_LC_RXRECOVER_RXSTANDBY_CNTL 0 0x2890102 1 0 5
	LC_RX_L0S_STANDBY_EN 16 16
regPCIE_LC_SAVE_RESTORE_1 0 0x28900e6 9 0 5
	LC_SAVE_RESTORE_EN 0 0
	LC_SAVE_RESTORE_DIRECTION 1 1
	LC_SAVE_RESTORE_INDEX 2 9
	LC_SAVE_RESTORE_ACKNOWLEDGE 10 10
	LC_SAVE_RESTORE_DONE 11 11
	LC_SAVE_RESTORE_FAST_RESTORE_EN 12 12
	LC_SAVE_RESTORE_EQ_SETTINGS_RESTORED 13 13
	LC_SAVE_RESTORE_SPEEDS 14 15
	LC_SAVE_RESTORE_DATA_LO 16 31
regPCIE_LC_SAVE_RESTORE_2 0 0x28900e7 1 0 5
	LC_SAVE_RESTORE_DATA_HI 0 31
regPCIE_LC_SPEED_CNTL2 0 0x2890105 25 0 5
	LC_FORCE_EN_SW_SPEED_CHANGE 0 0
	LC_FORCE_DIS_SW_SPEED_CHANGE 1 1
	LC_FORCE_EN_HW_SPEED_CHANGE 2 2
	LC_FORCE_DIS_HW_SPEED_CHANGE 3 3
	LC_INIT_SPEED_NEG_IN_L0s_EN 4 4
	LC_INIT_SPEED_NEG_IN_L1_EN 5 5
	LC_INITIATE_LINK_SPEED_CHANGE 6 6
	LC_SPEED_CHANGE_STATUS 7 7
	LC_SPEED_CHANGE_ATTEMPTS_ALLOWED 8 9
	LC_SPEED_CHANGE_ATTEMPT_FAILED 10 10
	LC_CLR_FAILED_SPD_CHANGE_CNT 11 11
	LC_MULT_UPSTREAM_AUTO_SPD_CHNG_EN 12 12
	LC_DONT_CLR_TARGET_SPD_CHANGE_STATUS 13 13
	LC_1_OR_MORE_TS2_SPEED_ARC_EN 14 14
	LC_ABORT_AUTO_EQ_AFTER_FAILED_EQ 15 15
	LC_ENFORCE_CORRECT_SPEED_FOR_EQ 16 16
	LC_ENFORCE_SOFTWARE_PERFORM_EQ 17 17
	LC_SEND_EQ_TS2_IF_OTHER_SIDE_EVER_ADVERTISED_SPEED 18 18
	LC_ENFORCE_SINGLE_EQ_PER_RECOVERY 19 19
	LC_USE_LEGACY_CLEAR_DELAY_DLLPs 20 20
	LC_DEFER_RETRAIN_LINK_UNTIL_EXIT_RECOVERY 21 21
	LC_ABORT_AUTO_EQ_ON_FAIL_SPEED_CHANGE_LIMIT 22 22
	LC_DEFER_PRIVATE_SPEED_CHANGE_UNTIL_EXIT_RECOVERY 23 24
	LC_DONT_UPDATE_GEN_SUPPORT_MID_RECOVERY 25 25
	LC_ALLOW_SET_INITIATE_SPEED_CHANGE_IN_RECOVERY_LOCK 26 26
regPCIE_LC_STATE0 0 0x28900a5 4 0 5
	LC_CURRENT_STATE 0 5
	LC_PREV_STATE1 8 13
	LC_PREV_STATE2 16 21
	LC_PREV_STATE3 24 29
regPCIE_LC_STATE1 0 0x28900a6 4 0 5
	LC_PREV_STATE4 0 5
	LC_PREV_STATE5 8 13
	LC_PREV_STATE6 16 21
	LC_PREV_STATE7 24 29
regPCIE_LC_STATE10 0 0x28a0026 4 0 5
	LC_PREV_STATE40 0 5
	LC_PREV_STATE41 8 13
	LC_PREV_STATE42 16 21
	LC_PREV_STATE43 24 29
regPCIE_LC_STATE11 0 0x28a0027 4 0 5
	LC_PREV_STATE44 0 5
	LC_PREV_STATE45 8 13
	LC_PREV_STATE46 16 21
	LC_PREV_STATE47 24 29
regPCIE_LC_STATE2 0 0x28900a7 4 0 5
	LC_PREV_STATE8 0 5
	LC_PREV_STATE9 8 13
	LC_PREV_STATE10 16 21
	LC_PREV_STATE11 24 29
regPCIE_LC_STATE3 0 0x28900a8 4 0 5
	LC_PREV_STATE12 0 5
	LC_PREV_STATE13 8 13
	LC_PREV_STATE14 16 21
	LC_PREV_STATE15 24 29
regPCIE_LC_STATE4 0 0x28900a9 4 0 5
	LC_PREV_STATE16 0 5
	LC_PREV_STATE17 8 13
	LC_PREV_STATE18 16 21
	LC_PREV_STATE19 24 29
regPCIE_LC_STATE5 0 0x28900aa 4 0 5
	LC_PREV_STATE20 0 5
	LC_PREV_STATE21 8 13
	LC_PREV_STATE22 16 21
	LC_PREV_STATE23 24 29
regPCIE_LC_STATE6 0 0x28a0022 4 0 5
	LC_PREV_STATE24 0 5
	LC_PREV_STATE25 8 13
	LC_PREV_STATE26 16 21
	LC_PREV_STATE27 24 29
regPCIE_LC_STATE7 0 0x28a0023 4 0 5
	LC_PREV_STATE28 0 5
	LC_PREV_STATE29 8 13
	LC_PREV_STATE30 16 21
	LC_PREV_STATE31 24 29
regPCIE_LC_STATE8 0 0x28a0024 4 0 5
	LC_PREV_STATE32 0 5
	LC_PREV_STATE33 8 13
	LC_PREV_STATE34 16 21
	LC_PREV_STATE35 24 29
regPCIE_LC_STATE9 0 0x28a0025 4 0 5
	LC_PREV_STATE36 0 5
	LC_PREV_STATE37 8 13
	LC_PREV_STATE38 16 21
	LC_PREV_STATE39 24 29
regPCIE_LC_STATUS1 0 0x28a0028 4 0 5
	LC_REVERSE_RCVR 0 0
	LC_REVERSE_XMIT 1 1
	LC_OPERATING_LINK_WIDTH 2 4
	LC_DETECTED_LINK_WIDTH 5 7
regPCIE_LC_STATUS2 0 0x28a0029 2 0 5
	LC_TOTAL_INACTIVE_LANES 0 15
	LC_TURN_ON_LANE 16 31
regPCIE_LC_TRAINING_CNTL 0 0x28900a1 24 0 5
	LC_TRAINING_CNTL 0 3
	LC_COMPLIANCE_RECEIVE 4 4
	LC_LOOK_FOR_MORE_NON_MATCHING_TS1 5 5
	LC_L0S_L1_TRAINING_CNTL_EN 6 6
	LC_L1_LONG_WAKE_FIX_EN 7 7
	LC_POWER_STATE 8 10
	LC_DONT_GO_TO_L0S_IF_L1_ARMED 11 11
	LC_INIT_SPD_CHG_WITH_CSR_EN 12 12
	LC_DISABLE_TRAINING_BIT_ARCH 13 13
	LC_WAIT_FOR_SETS_IN_RCFG 14 14
	LC_HOT_RESET_QUICK_EXIT_EN 15 15
	LC_EXTEND_WAIT_FOR_SKP 16 16
	LC_AUTONOMOUS_CHANGE_OFF 17 17
	LC_UPCONFIGURE_CAP_OFF 18 18
	LC_HW_LINK_DIS_EN 19 19
	LC_LINK_DIS_BY_HW 20 20
	LC_STATIC_TX_PIPE_COUNT_EN 21 21
	LC_ASPM_L1_NAK_TIMER_SEL 22 23
	LC_DONT_DEASSERT_RX_EN_IN_R_SPEED 24 24
	LC_DONT_DEASSERT_RX_EN_IN_TEST 25 25
	LC_RESET_ASPM_L1_NAK_TIMER 26 26
	LC_SHORT_RCFG_TIMEOUT 27 27
	LC_ALLOW_TX_L1_CONTROL 28 28
	LC_EXTEND_EQ_REQ_TIME 29 31
regPCIE_MST_CTRL_1 0 0x28a01c4 8 0 5
	MST_PDAT_CREDITS_ADVT 0 7
	MST_PDAT_CREDITS_OVERRIDE_EN 8 8
	MST_PHDR_CREDITS_PENDING_RESET_DIS 9 9
	CI_MSTSDP_ORIG_DISC_FIX_DIS 10 10
	MST_SDP_CREDITS_LIVE_OVERRIDE_DIS 14 14
	MST_PHDR_CREDITS_OVERRIDE_EN 15 15
	MST_PHDR_CREDITS_ADVT 16 23
	MST_IDLE_HYSTERESIS 24 31
regPCIE_PERF_CNTL_EVENT_CI_PORT_SEL 0 0x28a0094 8 0 5
	PERF0_PORT_SEL_TXCLK3 0 3
	PERF1_PORT_SEL_TXCLK3 4 7
	PERF0_PORT_SEL_TXCLK4 8 11
	PERF1_PORT_SEL_TXCLK4 12 15
	PERF0_PORT_SEL_LCLK1 16 19
	PERF1_PORT_SEL_LCLK1 20 23
	PERF0_PORT_SEL_LCLK2 24 27
	PERF1_PORT_SEL_LCLK2 28 31
regPCIE_PERF_CNTL_EVENT_LC_PORT_SEL 0 0x28a0093 4 0 5
	PERF0_PORT_SEL_TXCLK1 0 3
	PERF1_PORT_SEL_TXCLK1 4 7
	PERF0_PORT_SEL_TXCLK2 8 11
	PERF1_PORT_SEL_TXCLK2 12 15
regPCIE_PERF_CNTL_TXCLK1 0 0x28a0081 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK10 0 0x28a022b 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK2 0 0x28a0084 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK3 0 0x28a0087 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK4 0 0x28a008a 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK5 0 0x28a0096 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK6 0 0x28a0099 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK7 0 0x28a0222 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK8 0 0x28a0225 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_CNTL_TXCLK9 0 0x28a0228 4 0 5
	EVENT0_SEL 0 7
	EVENT1_SEL 8 15
	COUNTER0_FULL 16 16
	COUNTER1_FULL 17 17
regPCIE_PERF_COUNT0_TXCLK1 0 0x28a0082 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK10 0 0x28a022c 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK2 0 0x28a0085 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK3 0 0x28a0088 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK4 0 0x28a008b 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK5 0 0x28a0097 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK6 0 0x28a009a 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK7 0 0x28a0223 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK8 0 0x28a0226 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT0_TXCLK9 0 0x28a0229 1 0 5
	COUNTER0 0 31
regPCIE_PERF_COUNT1_TXCLK1 0 0x28a0083 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK10 0 0x28a022d 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK2 0 0x28a0086 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK3 0 0x28a0089 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK4 0 0x28a008c 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK5 0 0x28a0098 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK6 0 0x28a009b 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK7 0 0x28a0224 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK8 0 0x28a0227 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT1_TXCLK9 0 0x28a022a 1 0 5
	COUNTER1 0 31
regPCIE_PERF_COUNT_CNTL 0 0x28a0080 4 0 5
	GLOBAL_COUNT_EN 0 0
	GLOBAL_SHADOW_WR 1 1
	GLOBAL_COUNT_RESET 2 2
	GLOBAL_SHADOW_WR_LCLK_STATUS 31 31
regPCIE_PGMST_CNTL 0 0x28a0130 5 0 5
	CFG_PG_HYSTERESIS 0 7
	CFG_PG_EN 8 8
	CFG_IDLENESS_COUNT_EN 10 13
	CFG_FW_PG_EXIT_CNTL 14 15
	PG_EXIT_TIMER 16 23
regPCIE_PGSLV_CNTL 0 0x28a0131 1 0 5
	CFG_IDLE_HYSTERESIS 0 4
regPCIE_PRBS_CLR 0 0x28a00c8 2 0 5
	PRBS_CLR 0 15
	PRBS_POLARITY_EN 24 24
regPCIE_PRBS_ERRCNT_0 0 0x28a00d0 1 0 5
	PRBS_ERRCNT_0 0 31
regPCIE_PRBS_ERRCNT_1 0 0x28a00d1 1 0 5
	PRBS_ERRCNT_1 0 31
regPCIE_PRBS_ERRCNT_10 0 0x28a00da 1 0 5
	PRBS_ERRCNT_10 0 31
regPCIE_PRBS_ERRCNT_11 0 0x28a00db 1 0 5
	PRBS_ERRCNT_11 0 31
regPCIE_PRBS_ERRCNT_12 0 0x28a00dc 1 0 5
	PRBS_ERRCNT_12 0 31
regPCIE_PRBS_ERRCNT_13 0 0x28a00dd 1 0 5
	PRBS_ERRCNT_13 0 31
regPCIE_PRBS_ERRCNT_14 0 0x28a00de 1 0 5
	PRBS_ERRCNT_14 0 31
regPCIE_PRBS_ERRCNT_15 0 0x28a00df 1 0 5
	PRBS_ERRCNT_15 0 31
regPCIE_PRBS_ERRCNT_2 0 0x28a00d2 1 0 5
	PRBS_ERRCNT_2 0 31
regPCIE_PRBS_ERRCNT_3 0 0x28a00d3 1 0 5
	PRBS_ERRCNT_3 0 31
regPCIE_PRBS_ERRCNT_4 0 0x28a00d4 1 0 5
	PRBS_ERRCNT_4 0 31
regPCIE_PRBS_ERRCNT_5 0 0x28a00d5 1 0 5
	PRBS_ERRCNT_5 0 31
regPCIE_PRBS_ERRCNT_6 0 0x28a00d6 1 0 5
	PRBS_ERRCNT_6 0 31
regPCIE_PRBS_ERRCNT_7 0 0x28a00d7 1 0 5
	PRBS_ERRCNT_7 0 31
regPCIE_PRBS_ERRCNT_8 0 0x28a00d8 1 0 5
	PRBS_ERRCNT_8 0 31
regPCIE_PRBS_ERRCNT_9 0 0x28a00d9 1 0 5
	PRBS_ERRCNT_9 0 31
regPCIE_PRBS_FREERUN 0 0x28a00cb 1 0 5
	PRBS_FREERUN 0 15
regPCIE_PRBS_HI_BITCNT 0 0x28a00cf 1 0 5
	PRBS_HI_BITCNT 0 7
regPCIE_PRBS_LO_BITCNT 0 0x28a00ce 1 0 5
	PRBS_LO_BITCNT 0 31
regPCIE_PRBS_MISC 0 0x28a00cc 8 0 5
	PRBS_EN 0 0
	PRBS_TEST_MODE 1 3
	PRBS_USER_PATTERN_TOGGLE 4 4
	PRBS_8BIT_SEL 5 5
	PRBS_COMMA_NUM 6 7
	PRBS_LOCK_CNT 8 12
	PRBS_DATA_RATE 14 15
	PRBS_CHK_ERR_MASK 16 31
regPCIE_PRBS_STATUS1 0 0x28a00c9 2 0 5
	PRBS_ERRSTAT 0 15
	PRBS_LOCKED 16 31
regPCIE_PRBS_STATUS2 0 0x28a00ca 1 0 5
	PRBS_BITCNT_DONE 0 15
regPCIE_PRBS_USER_PATTERN 0 0x28a00cd 1 0 5
	PRBS_USER_PATTERN 0 29
regPCIE_P_BUF_STATUS 0 0x28a0041 2 0 5
	P_OVERFLOW_ERR 0 15
	P_UNDERFLOW_ERR 16 31
regPCIE_P_CNTL 0 0x28a0040 19 0 5
	P_PWRDN_EN 0 0
	P_SYMALIGN_MODE 1 1
	P_IGNORE_CRC_ERR 4 4
	P_IGNORE_LEN_ERR 5 5
	P_IGNORE_EDB_ERR 6 6
	P_IGNORE_IDL_ERR 7 7
	P_IGNORE_TOK_ERR 8 8
	P_BLK_LOCK_MODE 12 12
	P_ALWAYS_USE_FAST_TXCLK 13 13
	P_ELEC_IDLE_MODE 14 15
	ASSERT_DVALID_ON_EI_TRANS 17 17
	LC_PCLK_USE_OLD_CLOCK_CIRCUIT 18 18
	MASTER_PLL_LANE_NUM 19 22
	MASTER_PLL_LANE_REFCLKREQ_EN 23 23
	REFCLKREQ_WAIT_FOR_MASTER_PLL 24 24
	LC_FILTER_SKP_FROM_L_IDLE 25 25
	LC_TIEOFF_LANES_IGNORE_REFCLKACK 26 26
	LC_MISSING_COM_RESET_SET_TRACK 27 27
	LC_RESET_TRACK_TSX_COUNTER_NO_DATA_VLD 28 30
regPCIE_P_DECODER_STATUS 0 0x28a0042 1 0 5
	P_DECODE_ERR 0 15
regPCIE_P_MISC_STATUS 0 0x28a0043 2 0 5
	P_DESKEW_ERR 0 8
	P_SYMUNLOCK_ERR 16 31
regPCIE_P_PORT_LANE_STATUS 0 0x2890050 2 0 5
	PORT_LANE_REVERSAL 0 0
	PHY_LINK_WIDTH 1 6
regPCIE_P_RCV_L0S_FTS_DET 0 0x28a0050 2 0 5
	P_RCV_L0S_FTS_DET_MIN 0 7
	P_RCV_L0S_FTS_DET_MAX 8 15
regPCIE_RESERVED 0 0x28a0000 1 0 5
	RESERVED 0 31
regPCIE_RXMARGIN_1_SETTINGS 0 0x28a0136 4 0 5
	M_NUMVOLTAGESTEPS 0 6
	M_NUMTIMINGSTEPS 7 12
	M_MAXTIMINGOFFSET 13 19
	M_MAXVOLTAGEOFFSET 20 26
regPCIE_RXMARGIN_2_SETTINGS 0 0x28a0137 6 0 5
	M_SAMPLINGRATEVOLTAGE 0 5
	M_SAMPLINGRATETIMING 6 11
	M_SAMPLECOUNT 12 18
	M_MAXLANES 19 23
	M_ERROR_COUNT_LIMIT 24 29
	ENABLE_PRECODING 30 30
regPCIE_RXMARGIN_CONTROL_CAPABILITIES 0 0x28a0135 5 0 5
	M_VOLTAGESUPPORTED 0 0
	M_INDUPDOWNVOLTAGE 1 1
	M_INDLEFTRIGHTTIMING 2 2
	M_SAMPLEREPORTINGMETHOD 3 3
	M_INDERRORSAMPLER 4 4
regPCIE_RX_AD 0 0x28a0062 19 0 5
	RX_SWUS_DROP_PME_TO 0 0
	RX_SWUS_DROP_UNLOCK 1 1
	RX_SWUS_UR_VDM0 2 2
	RX_SWUS_DROP_VDM0 3 3
	RX_SWUS_DROP_VDM1 4 4
	RX_SWUS_UR_MSG_PREFIX_DIS 5 5
	RX_RC_DROP_VDM0 8 8
	RX_RC_UR_VDM0 9 9
	RX_RC_DROP_VDM1 10 10
	RX_RC_UR_SSPL_MSG 11 11
	RX_RC_UR_BFRC_MSG 12 12
	RX_RC_DROP_PME_TO_ACK 13 13
	RX_RC_UR_ECRC_DIS 14 14
	RX_RC_DROP_CPL_ECRC_FAILURE 15 15
	RX_SB_DROP_LTAR_VDM_EN 16 16
	RX_RC_UR_POIS_ATOP 17 17
	RX_RC_LARGE_VDM_BFRC_EN 18 18
	RC_IGNORE_ACS_ERR_ON_DRS_DIS 19 19
	RX_SWUS_IGNORE_ROUTING_ON_VDM_EN 20 20
regPCIE_RX_CNTL2 0 0x28a001d 13 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
	RX_IGNORE_EP_TRANSMRD_UR 1 1
	RX_IGNORE_EP_TRANSMWR_UR 2 2
	RX_IGNORE_EP_ATSTRANSREQ_UR 3 3
	RX_IGNORE_EP_PAGEREQMSG_UR 4 4
	RX_IGNORE_EP_INVCPL_UR 5 5
	RX_RCB_LATENCY_EN 8 8
	RX_RCB_LATENCY_SCALE 9 11
	SLVCPL_MEM_LS_EN 12 12
	SLVCPL_MEM_SD_EN 13 13
	SLVCPL_MEM_DS_EN 14 14
	RX_RCB_LATENCY_MAX_COUNT 16 25
	FLR_EXTEND_MODE 28 30
regPCIE_RX_CNTL3 0 0x2890074 9 0 5
	RX_IGNORE_RC_TRANSMRDPASID_UR 0 0
	RX_IGNORE_RC_TRANSMWRPASID_UR 1 1
	RX_IGNORE_RC_PRGRESPMSG_UR 2 2
	RX_IGNORE_RC_INVREQ_UR 3 3
	RX_IGNORE_RC_INVCPLPASID_UR 4 4
	RX_ENH_ATOMIC_EN 8 8
	RX_INGRESS_POISONED_BLOCKING_EN 9 9
	RX_SWAP_RTRC_TO_BFRC_HDR_ONLY_ENABLE 10 10
	RX_PRIV_POISON_EGRESS_BLOCK_EN 11 11
regPCIE_RX_CNTL4 0 0x28a0019 9 0 5
	RX_ENH_ATOMIC_UR_TPH_DIS 0 0
	RX_ENH_ATOMIC_UR_OPTYPE4_DIS 1 1
	RX_ENH_ATOMIC_UR_OPTYPE1_E_F_DIS 2 2
	CI_ATS_RO_DIS 3 3
	RX_CTO_CPL_REFCLK_SPEED 8 9
	RX_OVERFLOW_PRIV_MASK 10 15
	RX_PD_OVERFLOW_FIX_DISABLE 16 16
	RX_NAK_COUNTER_MODE 17 17
	RX_SF_FILTERING_END_FROM_DLLP_DIS 18 18
regPCIE_RX_CNTL5 0 0x28a0018 3 0 5
	RX_SB_ARB_MODE 0 1
	RX_SB_ARB_LOWER_LIMIT 8 13
	RX_SB_ARB_UPPER_LIMIT 16 21
regPCIE_RX_CREDITS_ALLOCATED_CPL 0 0x2890082 2 0 5
	RX_CREDITS_ALLOCATED_CPLD 0 11
	RX_CREDITS_ALLOCATED_CPLH 16 23
regPCIE_RX_CREDITS_ALLOCATED_NP 0 0x2890081 2 0 5
	RX_CREDITS_ALLOCATED_NPD 0 11
	RX_CREDITS_ALLOCATED_NPH 16 23
regPCIE_RX_CREDITS_ALLOCATED_P 0 0x2890080 2 0 5
	RX_CREDITS_ALLOCATED_PD 0 11
	RX_CREDITS_ALLOCATED_PH 16 23
regPCIE_RX_EXPECTED_SEQNUM 0 0x2890071 1 0 5
	RX_EXPECTED_SEQNUM 0 11
regPCIE_RX_LAST_TLP0 0 0x28a0031 1 0 5
	RX_LAST_TLP0 0 31
regPCIE_RX_LAST_TLP1 0 0x28a0032 1 0 5
	RX_LAST_TLP1 0 31
regPCIE_RX_LAST_TLP2 0 0x28a0033 1 0 5
	RX_LAST_TLP2 0 31
regPCIE_RX_LAST_TLP3 0 0x28a0034 1 0 5
	RX_LAST_TLP3 0 31
regPCIE_RX_NUM_NAK 0 0x28a000e 1 0 5
	RX_NUM_NAK 0 31
regPCIE_RX_NUM_NAK_GENERATED 0 0x28a000f 1 0 5
	RX_NUM_NAK_GENERATED 0 31
regPCIE_RX_VENDOR_SPECIFIC 0 0x2890072 2 0 5
	RX_VENDOR_DATA 0 23
	RX_VENDOR_STATUS 24 24
regPCIE_SCRATCH 0 0x28a0001 1 0 5
	PCIE_SCRATCH 0 31
regPCIE_SDP_CTRL 0 0x28a0063 16 0 5
	SDP_UNIT_ID 0 3
	CI_SLV_REQR_FULL_DISCONNECT_EN 4 4
	CI_SLV_REQR_PART_DISCONNECT_EN 5 5
	CI_SLAVE_TAG_STEALING_DIS 9 9
	SLAVE_PREFIX_PRELOAD_DIS 10 10
	CI_DISABLE_LTR_DROPPING 11 11
	RX_SWUS_SIDEBAND_CPLHDR_DIS 12 12
	CI_SWUS_RCVD_ERR_HANDLING_DIS 15 15
	EARLY_HW_WAKE_UP_EN 16 16
	SLV_SDP_DISCONNECT_WHEN_IN_L1_EN 17 17
	BLOCK_SLV_SDP_DISCONNECT_WHEN_EARLY_HW_WAKE_UP_EN 18 18
	CI_SLV_SDP_PARITY_CHECK_EN 19 19
	CI_VIRTUAL_WIRE_MODE 25 25
	SDP_UNIT_ID_LOWER 26 28
	CI_SDP_RECONFIG_EN 29 29
	CI_VIRTUAL_WIRE_BIT46_EN 30 30
regPCIE_SDP_CTRL2 0 0x28a0068 1 0 5
	CI_VIRTUAL_WIRE_DIS 0 0
regPCIE_SDP_SWUS_SLV_ATTR_CTRL 0 0x28a0065 9 0 5
	CI_SWUS_SLV_RO_OVERRIDE_MEMWR 0 1
	CI_SWUS_SLV_RO_OVERRIDE_MEMRD 2 3
	CI_SWUS_SLV_RO_OVERRIDE_ATOMIC 4 5
	CI_SWUS_SLV_SNR_OVERRIDE_MEMWR 6 7
	CI_SWUS_SLV_SNR_OVERRIDE_MEMRD 8 9
	CI_SWUS_SLV_SNR_OVERRIDE_ATOMIC 10 11
	CI_SWUS_SLV_IDO_OVERRIDE_MEMWR 12 13
	CI_SWUS_SLV_IDO_OVERRIDE_MEMRD 14 15
	CI_SWUS_SLV_IDO_OVERRIDE_ATOMIC 16 17
regPCIE_STRAP_F0 0 0x28a00b0 28 0 5
	STRAP_F0_EN 0 0
	STRAP_F0_LEGACY_DEVICE_TYPE_EN 1 1
	STRAP_F0_MSI_EN 2 2
	STRAP_F0_VC_EN 3 3
	STRAP_F0_DSN_EN 4 4
	STRAP_F0_AER_EN 5 5
	STRAP_F0_ACS_EN 6 6
	STRAP_F0_BAR_EN 7 7
	STRAP_F0_PWR_EN 8 8
	STRAP_F0_DPA_EN 9 9
	STRAP_F0_ATS_EN 10 10
	STRAP_F0_PAGE_REQ_EN 11 11
	STRAP_F0_PASID_EN 12 12
	STRAP_F0_ECRC_CHECK_EN 13 13
	STRAP_F0_ECRC_GEN_EN 14 14
	STRAP_F0_CPL_ABORT_ERR_EN 15 15
	STRAP_F0_POISONED_ADVISORY_NONFATAL 16 16
	STRAP_F0_MC_EN 17 17
	STRAP_F0_ATOMIC_EN 18 18
	STRAP_F0_ATOMIC_64BIT_EN 19 19
	STRAP_F0_ATOMIC_ROUTING_EN 20 20
	STRAP_F0_MSI_MULTI_CAP 21 23
	STRAP_F0_VFn_MSI_MULTI_CAP 24 26
	STRAP_F0_MSI_PERVECTOR_MASK_CAP 27 27
	STRAP_F0_NO_RO_ENABLED_P2P_PASSING 28 28
	STRAP_SWUS_ARI_EN 29 29
	STRAP_F0_SRIOV_EN 30 30
	STRAP_F0_MSI_MAP_EN 31 31
regPCIE_STRAP_I2C_BD 0 0x28a00c4 1 0 5
	STRAP_BIF_I2C_SLV_ADR 0 6
regPCIE_STRAP_MISC 0 0x28a00c0 12 0 5
	STRAP_DLF_EN 0 0
	STRAP_16GT_EN 1 1
	STRAP_MARGINING_EN 2 2
	STRAP_NPEM_EN 3 3
	STRAP_TL_ALT_BUF_EN 4 4
	STRAP_32GT_EN 5 5
	STRAP_BYPASS_SCRAMBLER 6 6
	STRAP_CLK_PM_EN 24 24
	STRAP_EXT_VC_COUNT 26 26
	STRAP_REVERSE_ALL 28 28
	STRAP_MST_ADR64_EN 29 29
	STRAP_INTERNAL_ERR_EN 31 31
regPCIE_STRAP_MISC2 0 0x28a00c1 14 0 5
	STRAP_LINK_BW_NOTIFICATION_CAP_EN 0 0
	STRAP_GEN2_COMPLIANCE 1 1
	STRAP_MSTCPL_TIMEOUT_EN 2 2
	STRAP_GEN3_COMPLIANCE 3 3
	STRAP_TPH_SUPPORTED 4 4
	STRAP_GEN4_COMPLIANCE 5 5
	STRAP_GEN5_COMPLIANCE 7 7
	STRAP_DRS_SUPPORTED 8 8
	STRAP_FRS_SUPPORTED 9 9
	STRAP_FRS_QUEUE_EN 10 10
	STRAP_RTR_EN 11 11
	STRAP_IMMEDIATE_READINESS_EN 12 12
	STRAP_RTR_RESET_TIME 13 14
	STRAP_FRS_QUEUE_MAX_DEPTH 16 17
regPCIE_STRAP_PI 0 0x28a00c2 3 0 5
	STRAP_QUICKSIM_START 0 0
	STRAP_TEST_TOGGLE_PATTERN 28 28
	STRAP_TEST_TOGGLE_MODE 29 29
regPCIE_TX_ACK_LATENCY_LIMIT 0 0x289018c 5 0 5
	TX_ACK_LATENCY_LIMIT 0 11
	TX_ACK_LATENCY_LIMIT_OVERWRITE 12 12
	TX_ACK_FC_ARB_ENABLE 13 13
	TX_ACK_LATENCY_SCALE 20 23
	TX_ACK_LATENCY_ADJUSTMENT 24 31
regPCIE_TX_CREDITS_ADVT_CPL 0 0x28901a2 2 0 5
	TX_CREDITS_ADVT_CPLD 0 13
	TX_CREDITS_ADVT_CPLH 16 25
regPCIE_TX_CREDITS_ADVT_NP 0 0x28901a1 2 0 5
	TX_CREDITS_ADVT_NPD 0 13
	TX_CREDITS_ADVT_NPH 16 25
regPCIE_TX_CREDITS_ADVT_P 0 0x28901a0 2 0 5
	TX_CREDITS_ADVT_PD 0 13
	TX_CREDITS_ADVT_PH 16 25
regPCIE_TX_CREDITS_FCU_THRESHOLD 0 0x2890190 6 0 5
	TX_FCU_THRESHOLD_P_VC0 0 2
	TX_FCU_THRESHOLD_NP_VC0 4 6
	TX_FCU_THRESHOLD_CPL_VC0 8 10
	TX_FCU_THRESHOLD_P_VC1 16 18
	TX_FCU_THRESHOLD_NP_VC1 20 22
	TX_FCU_THRESHOLD_CPL_VC1 24 26
regPCIE_TX_CREDITS_INIT_CPL 0 0x28901a5 2 0 5
	TX_CREDITS_INIT_CPLD 0 11
	TX_CREDITS_INIT_CPLH 16 23
regPCIE_TX_CREDITS_INIT_NP 0 0x28901a4 2 0 5
	TX_CREDITS_INIT_NPD 0 11
	TX_CREDITS_INIT_NPH 16 23
regPCIE_TX_CREDITS_INIT_P 0 0x28901a3 2 0 5
	TX_CREDITS_INIT_PD 0 11
	TX_CREDITS_INIT_PH 16 23
regPCIE_TX_CREDITS_STATUS 0 0x28901a6 12 0 5
	TX_CREDITS_ERR_PD 0 0
	TX_CREDITS_ERR_PH 1 1
	TX_CREDITS_ERR_NPD 2 2
	TX_CREDITS_ERR_NPH 3 3
	TX_CREDITS_ERR_CPLD 4 4
	TX_CREDITS_ERR_CPLH 5 5
	TX_CREDITS_CUR_STATUS_PD 16 16
	TX_CREDITS_CUR_STATUS_PH 17 17
	TX_CREDITS_CUR_STATUS_NPD 18 18
	TX_CREDITS_CUR_STATUS_NPH 19 19
	TX_CREDITS_CUR_STATUS_CPLD 20 20
	TX_CREDITS_CUR_STATUS_CPLH 21 21
regPCIE_TX_CTRL_4 0 0x28a018b 1 0 5
	TX_PORT_ACCESS_TIMER_SKEW 0 3
regPCIE_TX_F0_ATTR_CNTL 0 0x28a019c 7 0 5
	TX_F0_IDO_OVERRIDE_P 0 1
	TX_F0_IDO_OVERRIDE_NP 2 3
	TX_F0_IDO_OVERRIDE_CPL 4 5
	TX_F0_RO_OVERRIDE_P 6 7
	TX_F0_RO_OVERRIDE_NP 8 9
	TX_F0_SNR_OVERRIDE_P 10 11
	TX_F0_SNR_OVERRIDE_NP 12 13
regPCIE_TX_LAST_TLP0 0 0x28a0180 1 0 5
	TX_LAST_TLP0 0 31
regPCIE_TX_LAST_TLP1 0 0x28a0181 1 0 5
	TX_LAST_TLP1 0 31
regPCIE_TX_LAST_TLP2 0 0x28a0182 1 0 5
	TX_LAST_TLP2 0 31
regPCIE_TX_LAST_TLP3 0 0x28a0183 1 0 5
	TX_LAST_TLP3 0 31
regPCIE_TX_NOP_DLLP 0 0x2890195 2 0 5
	TX_NOP_DATA 0 23
	TX_NOP_SEND 24 24
regPCIE_TX_REPLAY 0 0x2890189 9 0 5
	TX_REPLAY_NUM 0 4
	TX_REPLAY_ROLLOVER_EN 5 5
	TX_REPLAY_STALL 10 10
	TX_REPLAY_DISABLE 11 11
	TX_REPLAY_ALL 12 12
	TX_REPLAY_FORCE_WRSCH_ACK 13 13
	TX_REPLAY_TIMER_DIS 14 14
	TX_REPLAY_TIMER_OVERWRITE 15 15
	TX_REPLAY_TIMER 16 31
regPCIE_TX_REQUESTER_ID 0 0x2890021 3 0 5
	TX_SWUS_REQUESTER_ID_FUNCTION 16 18
	TX_SWUS_REQUESTER_ID_DEVICE 19 23
	TX_SWUS_REQUESTER_ID_BUS 24 31
regPCIE_TX_REQUEST_NUM_CNTL 0 0x2890198 3 0 5
	TX_NUM_OUTSTANDING_NP 24 29
	TX_NUM_OUTSTANDING_NP_VC1_EN 30 30
	TX_NUM_OUTSTANDING_NP_EN 31 31
regPCIE_TX_SEQ 0 0x2890188 2 0 5
	TX_NEXT_TRANSMIT_SEQ 0 11
	TX_ACKD_SEQ 16 27
regPCIE_TX_STATUS 0 0x28a0194 16 0 5
	TX_MST_MEM_READY 0 0
	CI_MST_REQ_IDLE 1 1
	CI_NO_PENDING_MST_MRD 2 2
	CI_MST_WRRSP_IDLE 3 3
	CI_SLV_RDRSP_IDLE 4 4
	CI_MST_TX_IDLE 5 5
	CI_SLV_CLKREQ_IDLE 6 6
	CI_MST_CLKREQ_IDLE 7 7
	TX_P_HDR_EMPTY 8 8
	TX_NP_HDR_EMPTY 9 9
	TX_P_DAT_EMPTY 10 10
	TX_NP_DAT_EMPTY 11 11
	CI_P_HDR_NO_FREE_CREDITS 12 12
	CI_NP_HDR_NO_FREE_CREDITS 13 13
	CI_P_DAT_NO_FREE_CREDITS 14 14
	CI_NP_DAT_NO_FREE_CREDITS 15 15
regPCIE_TX_SWUS_ATTR_CNTL 0 0x28a019d 7 0 5
	TX_SWUS_IDO_OVERRIDE_P 0 1
	TX_SWUS_IDO_OVERRIDE_NP 2 3
	TX_SWUS_IDO_OVERRIDE_CPL 4 5
	TX_SWUS_RO_OVERRIDE_P 6 7
	TX_SWUS_RO_OVERRIDE_NP 8 9
	TX_SWUS_SNR_OVERRIDE_P 10 11
	TX_SWUS_SNR_OVERRIDE_NP 12 13
regPCIE_TX_TRACKING_ADDR_HI 0 0x28a0185 1 0 5
	TX_TRACKING_ADDR_HI 0 31
regPCIE_TX_TRACKING_ADDR_LO 0 0x28a0184 1 0 5
	TX_TRACKING_ADDR_LO 2 31
regPCIE_TX_TRACKING_CTRL_STATUS 0 0x28a0186 4 0 5
	TX_TRACKING_ENABLE 0 0
	TX_TRACKING_PORT 1 3
	TX_TRACKING_UNIT_ID 8 14
	TX_TRACKING_STATUS_VALID 15 15
regPCIE_TX_VENDOR_SPECIFIC 0 0x2890194 2 0 5
	TX_VENDOR_DATA 0 23
	TX_VENDOR_SEND 24 24
regPCIE_WPR_CNTL 0 0x28a0030 7 0 5
	WPR_RESET_HOT_RST_EN 0 0
	WPR_RESET_LNK_DWN_EN 1 1
	WPR_RESET_LNK_DIS_EN 2 2
	WPR_RESET_COR_EN 3 3
	WPR_RESET_REG_EN 4 4
	WPR_RESET_STY_EN 5 5
	WPR_RESET_PHY_EN 6 6
regPSWUSCFG0_IO_BASE_LIMIT 0 0x2880007 4 0 5
	IO_BASE_TYPE 0 3
	IO_BASE 4 7
	IO_LIMIT_TYPE 8 11
	IO_LIMIT 12 15
regPSWUSCFG0_IO_BASE_LIMIT_HI 0 0x288000c 2 0 5
	IO_BASE_31_16 0 15
	IO_LIMIT_31_16 16 31
regPSWUSCFG0_MEM_BASE_LIMIT 0 0x2880008 4 0 5
	MEM_BASE_TYPE 0 3
	MEM_BASE_31_20 4 15
	MEM_LIMIT_TYPE 16 19
	MEM_LIMIT_31_20 20 31
regPSWUSCFG0_PREF_BASE_LIMIT 0 0x2880009 4 0 5
	PREF_MEM_BASE_TYPE 0 3
	PREF_MEM_BASE_31_20 4 15
	PREF_MEM_LIMIT_TYPE 16 19
	PREF_MEM_LIMIT_31_20 20 31
regPSWUSCFG0_PREF_BASE_UPPER 0 0x288000a 1 0 5
	PREF_BASE_UPPER 0 31
regPSWUSCFG0_PREF_LIMIT_UPPER 0 0x288000b 1 0 5
	PREF_LIMIT_UPPER 0 31
regPSWUSCFG0_SECONDARY_STATUS 0 0x2880007 9 0 5
	PCI_66_CAP 5 5
	FAST_BACK_CAPABLE 7 7
	MASTER_DATA_PARITY_ERROR 8 8
	DEVSEL_TIMING 9 10
	SIGNAL_TARGET_ABORT 11 11
	RECEIVED_TARGET_ABORT 12 12
	RECEIVED_MASTER_ABORT 13 13
	RECEIVED_SYSTEM_ERROR 14 14
	PARITY_ERROR_DETECTED 15 15
regPSWUSCFG0_SSID_CAP 0 0x2880031 2 0 5
	SUBSYSTEM_VENDOR_ID 0 15
	SUBSYSTEM_ID 16 31
regPSWUSCFG0_SSID_CAP_LIST 0 0x2880030 2 0 5
	CAP_ID 0 7
	NEXT_PTR 8 15
regPSWUSCFG0_SUB_BUS_NUMBER_LATENCY 0 0x2880006 4 0 5
	PRIMARY_BUS 0 7
	SECONDARY_BUS 8 15
	SUB_BUS_NUM 16 23
	SECONDARY_LATENCY_TIMER 24 31
regPSWUSP0_PCIEP_STRAP_MISC 0 0x28900c1 7 0 5
	STRAP_REVERSE_LANES 0 0
	STRAP_E2E_PREFIX_EN 1 1
	STRAP_EXTENDED_FMT_SUPPORTED 2 2
	STRAP_OBFF_SUPPORTED 3 4
	STRAP_LTR_SUPPORTED 5 5
	STRAP_CCIX_EN 6 6
	STRAP_CCIX_OPT_TLP_FMT_SUPPORT 7 7
regPSWUSP0_PCIE_ERR_CNTL 0 0x289006a 17 0 5
	ERR_REPORTING_DIS 0 0
	STRAP_FIRST_RCVD_ERR_LOG 1 1
	RX_DROP_ECRC_FAILURES 2 2
	RX_GENERATE_LCRC_ERR 5 5
	RX_GENERATE_POIS_TLP 6 6
	RX_GENERATE_ECRC_ERR 7 7
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	AER_HDR_LOG_F1_TIMER_EXPIRED 12 12
	AER_HDR_LOG_F2_TIMER_EXPIRED 13 13
	CI_P_SLV_BUF_RD_HALT_STATUS 14 14
	CI_NP_SLV_BUF_RD_HALT_STATUS 15 15
	CI_SLV_BUF_HALT_RESET 16 16
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_PRIV_MASK_BAD_DLLP 19 19
	AER_PRIV_MASK_BAD_TLP 20 20
regPSWUSP0_PCIE_LC_CNTL2 0 0x28900b1 24 0 5
	LC_TIMED_OUT_STATE 0 5
	LC_STATE_TIMED_OUT 6 6
	LC_LOOK_FOR_BW_REDUCTION 7 7
	LC_MORE_TS2_EN 8 8
	LC_X12_NEGOTIATION_DIS 9 9
	LC_LINK_UP_REVERSAL_EN 10 10
	LC_ILLEGAL_STATE 11 11
	LC_ILLEGAL_STATE_RESTART_EN 12 12
	LC_WAIT_FOR_OTHER_LANES_MODE 13 13
	LC_ELEC_IDLE_MODE 14 15
	LC_DISABLE_INFERRED_ELEC_IDLE_DET 16 16
	LC_ALLOW_PDWN_IN_L1 17 17
	LC_ALLOW_PDWN_IN_L23 18 18
	LC_CONSECUTIVE_EIOS_RESET_EN 19 19
	LC_BLOCK_EL_IDLE_IN_L0 20 20
	LC_RCV_L0_TO_RCV_L0S_DIS 21 21
	LC_ASSERT_INACTIVE_DURING_HOLD 22 22
	LC_WAIT_FOR_LANES_IN_LW_NEG 23 24
	LC_PWR_DOWN_NEG_OFF_LANES 25 25
	LC_DISABLE_LOST_SYM_LOCK_ARCS 26 26
	LC_LINK_BW_NOTIFICATION_DIS 27 27
	LC_PMI_L1_WAIT_FOR_SLV_IDLE 28 28
	LC_TEST_TIMER_SEL 29 30
	LC_ENABLE_INFERRED_ELEC_IDLE_FOR_PI 31 31
regPSWUSP0_PCIE_LC_SPEED_CNTL 0 0x28900a4 17 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
	LC_CURRENT_DATA_RATE 5 7
	LC_DATA_RATE_ADVERTISED 8 10
	LC_TARGET_LINK_SPEED_OVERRIDE_EN 11 11
	LC_TARGET_LINK_SPEED_OVERRIDE 12 14
	LC_CHECK_DATA_RATE 21 21
	LC_OTHER_SIDE_EVER_SENT_GEN2 22 22
	LC_OTHER_SIDE_SUPPORTS_GEN2 23 23
	LC_OTHER_SIDE_EVER_SENT_GEN3 24 24
	LC_OTHER_SIDE_SUPPORTS_GEN3 25 25
	LC_OTHER_SIDE_EVER_SENT_GEN4 26 26
	LC_OTHER_SIDE_SUPPORTS_GEN4 27 27
	LC_OTHER_SIDE_EVER_SENT_GEN5 28 28
	LC_OTHER_SIDE_SUPPORTS_GEN5 29 29
regPSWUSP0_PCIE_RX_CNTL 0 0x2890070 30 0 5
	RX_IGNORE_IO_ERR 0 0
	RX_IGNORE_BE_ERR 1 1
	RX_IGNORE_MSG_ERR 2 2
	RX_IGNORE_CRC_ERR 3 3
	RX_IGNORE_CFG_ERR 4 4
	RX_IGNORE_CPL_ERR 5 5
	RX_IGNORE_EP_ERR 6 6
	RX_IGNORE_LEN_MISMATCH_ERR 7 7
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_IGNORE_CFG_UR 10 10
	RX_IGNORE_IO_UR 11 11
	RX_IGNORE_AT_ERR 12 12
	RX_NAK_IF_FIFO_FULL 13 13
	RX_GEN_ONE_NAK 14 14
	RX_RCB_CPL_TIMEOUT_L23_MODE 15 15
	RX_RCB_CPL_TIMEOUT 16 18
	RX_RCB_CPL_TIMEOUT_MODE 19 19
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_CPLPREFIX_ERR 23 23
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
	RX_RCB_FLR_TIMEOUT_DIS 27 27
	CTO_MASK_PRIV 28 28
	RX_SWAP_RTRC_TO_BFRC_ENABLE 29 29
	DPC_PRIV_TRIGGER_ON_SURPDN_EN 30 30
	DPC_PRIV_TRIGGER_3_EN 31 31
regRCC_DEV0_0_RCC_BACO_CNTL_MISC 0 0x87 2 0 2
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
regRCC_DEV0_0_RCC_BUSNUM_CNTL1 0 0xcc 1 0 2
	ID_MASK 0 7
regRCC_DEV0_0_RCC_BUSNUM_CNTL2 0 0xcf 4 0 2
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
regRCC_DEV0_0_RCC_BUSNUM_LIST0 0 0xcd 4 0 2
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
regRCC_DEV0_0_RCC_BUSNUM_LIST1 0 0xce 4 0 2
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
regRCC_DEV0_0_RCC_BUS_CNTL 0 0xc1 19 0 2
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_0_RCC_CAPTURE_HOST_BUSNUM 0 0xd0 1 0 2
	CHECK_EN 0 0
regRCC_DEV0_0_RCC_CMN_LINK_CNTL 0 0xde 5 0 2
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_0_RCC_CONFIG_APER_SIZE 0 0xc7 1 0 2
	APER_SIZE 0 31
regRCC_DEV0_0_RCC_CONFIG_CNTL 0 0xc2 3 0 2
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
regRCC_DEV0_0_RCC_CONFIG_F0_BASE 0 0xc6 1 0 2
	F0_BASE 0 31
regRCC_DEV0_0_RCC_CONFIG_REG_APER_SIZE 0 0xc8 1 0 2
	REG_APER_SIZE 0 26
regRCC_DEV0_0_RCC_CONSOLE_IOV_FIRST_VF_OFFSET 0 0x8f 1 0 2
	CONSOLE_IOV_FIRST_VF_OFFSET 0 15
regRCC_DEV0_0_RCC_CONSOLE_IOV_MODE_CNTL 0 0x8e 2 0 2
	RCC_CONSOLE_IOV_MODE_ENABLE 0 0
	MULTIOS_IH_SUPPORT_EN 1 1
regRCC_DEV0_0_RCC_CONSOLE_IOV_VF_STRIDE 0 0x8f 1 0 2
	CONSOLE_IOV_VF_STRIDE 0 15
regRCC_DEV0_0_RCC_DEV0_LINK_CNTL 0 0xdd 4 0 2
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST0 0 0xda 4 0 2
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
regRCC_DEV0_0_RCC_DEVFUNCNUM_LIST1 0 0xdb 4 0 2
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
regRCC_DEV0_0_RCC_EP_REQUESTERID_RESTORE 0 0xdf 2 0 2
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_0_RCC_ERR_INT_CNTL 0 0x86 1 0 2
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
regRCC_DEV0_0_RCC_FEATURES_CONTROL_MISC 0 0xcb 13 0 2
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_0_RCC_GPUIOV_REGION 0 0x8c 2 0 2
	LFB_REGION 0 3
	MAX_REGION 4 7
regRCC_DEV0_0_RCC_GPU_HOSTVM_EN 0 0x8d 1 0 2
	GPU_HOSTVM_EN 0 0
regRCC_DEV0_0_RCC_HOST_BUSNUM 0 0xd1 1 0 2
	HOST_ID 0 15
regRCC_DEV0_0_RCC_LTR_LSWITCH_CNTL 0 0xe0 1 0 2
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL0 0 0x8a 9 0 2
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_0_RCC_MARGIN_PARAM_CNTL1 0 0x8b 4 0 2
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_0_RCC_MH_ARB_CNTL 0 0xe1 2 0 2
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_HI 0 0xd2 1 0 2
	PEER0_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER0_FB_OFFSET_LO 0 0xd3 2 0 2
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_HI 0 0xd4 1 0 2
	PEER1_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER1_FB_OFFSET_LO 0 0xd5 2 0 2
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_HI 0 0xd6 1 0 2
	PEER2_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER2_FB_OFFSET_LO 0 0xd7 2 0 2
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_HI 0 0xd8 1 0 2
	PEER3_FB_OFFSET_HI 0 19
regRCC_DEV0_0_RCC_PEER3_FB_OFFSET_LO 0 0xd9 2 0 2
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
regRCC_DEV0_0_RCC_PEER_REG_RANGE0 0 0xbe 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_0_RCC_PEER_REG_RANGE1 0 0xbf 2 0 2
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_0_RCC_RESET_EN 0 0x88 1 0 2
	DB_APER_RESET_EN 15 15
regRCC_DEV0_0_RCC_VDM_SUPPORT 0 0x89 5 0 2
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_0_RCC_XDMA_HI 0 0xca 1 0 2
	BIF_XDMA_UPPER_BOUND 0 30
regRCC_DEV0_0_RCC_XDMA_LO 0 0xc9 2 0 2
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
regRCC_DEV0_1_RCC_BACO_CNTL_MISC 0 0x8da7 2 0 5
	BIF_ROM_REQ_DIS 0 0
	BIF_AZ_REQ_DIS 1 1
regRCC_DEV0_1_RCC_BUSNUM_CNTL1 0 0x8dec 1 0 5
	ID_MASK 0 7
regRCC_DEV0_1_RCC_BUSNUM_CNTL2 0 0x8def 4 0 5
	AUTOUPDATE_SEL 0 7
	AUTOUPDATE_EN 8 8
	HDPREG_CNTL 16 16
	ERROR_MULTIPLE_ID_MATCH 17 17
regRCC_DEV0_1_RCC_BUSNUM_LIST0 0 0x8ded 4 0 5
	ID0 0 7
	ID1 8 15
	ID2 16 23
	ID3 24 31
regRCC_DEV0_1_RCC_BUSNUM_LIST1 0 0x8dee 4 0 5
	ID4 0 7
	ID5 8 15
	ID6 16 23
	ID7 24 31
regRCC_DEV0_1_RCC_BUS_CNTL 0 0xc441 19 0 5
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_1_RCC_CAPTURE_HOST_BUSNUM 0 0x8df0 1 0 5
	CHECK_EN 0 0
regRCC_DEV0_1_RCC_CMN_LINK_CNTL 0 0xc444 5 0 5
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_1_RCC_CONFIG_APER_SIZE 0 0x8de7 1 0 5
	APER_SIZE 0 31
regRCC_DEV0_1_RCC_CONFIG_CNTL 0 0x8de2 3 0 5
	CFG_VGA_RAM_EN 0 0
	GENMO_MONO_ADDRESS_B 2 2
	GRPH_ADRSEL 3 4
regRCC_DEV0_1_RCC_CONFIG_F0_BASE 0 0x8de6 1 0 5
	F0_BASE 0 31
regRCC_DEV0_1_RCC_CONFIG_REG_APER_SIZE 0 0x8de8 1 0 5
	REG_APER_SIZE 0 26
regRCC_DEV0_1_RCC_CONSOLE_IOV_FIRST_VF_OFFSET 0 0x8daf 1 0 5
	CONSOLE_IOV_FIRST_VF_OFFSET 0 15
regRCC_DEV0_1_RCC_CONSOLE_IOV_MODE_CNTL 0 0x8dae 2 0 5
	RCC_CONSOLE_IOV_MODE_ENABLE 0 0
	MULTIOS_IH_SUPPORT_EN 1 1
regRCC_DEV0_1_RCC_CONSOLE_IOV_VF_STRIDE 0 0x8daf 1 0 5
	CONSOLE_IOV_VF_STRIDE 0 15
regRCC_DEV0_1_RCC_DEV0_LINK_CNTL 0 0xc443 4 0 5
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST0 0 0x8dfa 4 0 5
	DEVFUNC_ID0 0 7
	DEVFUNC_ID1 8 15
	DEVFUNC_ID2 16 23
	DEVFUNC_ID3 24 31
regRCC_DEV0_1_RCC_DEVFUNCNUM_LIST1 0 0x8dfb 4 0 5
	DEVFUNC_ID4 0 7
	DEVFUNC_ID5 8 15
	DEVFUNC_ID6 16 23
	DEVFUNC_ID7 24 31
regRCC_DEV0_1_RCC_EP_REQUESTERID_RESTORE 0 0xc445 2 0 5
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_1_RCC_ERR_INT_CNTL 0 0x8da6 1 0 5
	INVALID_REG_ACCESS_IN_SRIOV_INT_EN 0 0
regRCC_DEV0_1_RCC_FEATURES_CONTROL_MISC 0 0xc442 13 0 5
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_1_RCC_GPUIOV_REGION 0 0x8dac 2 0 5
	LFB_REGION 0 3
	MAX_REGION 4 7
regRCC_DEV0_1_RCC_GPU_HOSTVM_EN 0 0x8dad 1 0 5
	GPU_HOSTVM_EN 0 0
regRCC_DEV0_1_RCC_HOST_BUSNUM 0 0x8df1 1 0 5
	HOST_ID 0 15
regRCC_DEV0_1_RCC_LTR_LSWITCH_CNTL 0 0xc446 1 0 5
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL0 0 0xc448 9 0 5
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_1_RCC_MARGIN_PARAM_CNTL1 0 0xc449 4 0 5
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_1_RCC_MH_ARB_CNTL 0 0xc447 2 0 5
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_HI 0 0x8df2 1 0 5
	PEER0_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER0_FB_OFFSET_LO 0 0x8df3 2 0 5
	PEER0_FB_OFFSET_LO 0 19
	PEER0_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_HI 0 0x8df4 1 0 5
	PEER1_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER1_FB_OFFSET_LO 0 0x8df5 2 0 5
	PEER1_FB_OFFSET_LO 0 19
	PEER1_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_HI 0 0x8df6 1 0 5
	PEER2_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER2_FB_OFFSET_LO 0 0x8df7 2 0 5
	PEER2_FB_OFFSET_LO 0 19
	PEER2_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_HI 0 0x8df8 1 0 5
	PEER3_FB_OFFSET_HI 0 19
regRCC_DEV0_1_RCC_PEER3_FB_OFFSET_LO 0 0x8df9 2 0 5
	PEER3_FB_OFFSET_LO 0 19
	PEER3_FB_EN 31 31
regRCC_DEV0_1_RCC_PEER_REG_RANGE0 0 0x8dde 2 0 5
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_1_RCC_PEER_REG_RANGE1 0 0x8ddf 2 0 5
	START_ADDR 0 15
	END_ADDR 16 31
regRCC_DEV0_1_RCC_RESET_EN 0 0x8da8 1 0 5
	DB_APER_RESET_EN 15 15
regRCC_DEV0_1_RCC_VDM_SUPPORT 0 0xc440 5 0 5
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_1_RCC_XDMA_HI 0 0x8dea 1 0 5
	BIF_XDMA_UPPER_BOUND 0 30
regRCC_DEV0_1_RCC_XDMA_LO 0 0x8de9 2 0 5
	BIF_XDMA_LOWER_BOUND 0 30
	BIF_XDMA_APER_EN 31 31
regRCC_DEV0_2_RCC_BUS_CNTL 0 0x8de1 19 0 5
	PMI_IO_DIS 2 2
	PMI_MEM_DIS 3 3
	PMI_BM_DIS 4 4
	PMI_IO_DIS_DN 5 5
	PMI_MEM_DIS_DN 6 6
	PMI_IO_DIS_UP 7 7
	PMI_MEM_DIS_UP 8 8
	ROOT_ERR_LOG_ON_EVENT 12 12
	HOST_CPL_POISONED_LOG_IN_RC 13 13
	DN_SEC_SIG_CPLCA_WITH_EP_ERR 16 16
	DN_SEC_RCV_CPLCA_WITH_EP_ERR 17 17
	DN_SEC_RCV_CPLUR_WITH_EP_ERR 18 18
	DN_PRI_SIG_CPLCA_WITH_EP_ERR 19 19
	DN_PRI_RCV_CPLCA_WITH_EP_ERR 20 20
	DN_PRI_RCV_CPLUR_WITH_EP_ERR 21 21
	MAX_PAYLOAD_SIZE_MODE 24 24
	PRIV_MAX_PAYLOAD_SIZE 25 27
	MAX_READ_REQUEST_SIZE_MODE 28 28
	PRIV_MAX_READ_REQUEST_SIZE 29 31
regRCC_DEV0_2_RCC_CMN_LINK_CNTL 0 0x8dfe 5 0 5
	BLOCK_PME_ON_L0S_DIS 0 0
	BLOCK_PME_ON_L1_DIS 1 1
	BLOCK_PME_ON_LDN_DIS 2 2
	PM_L1_IDLE_CHECK_DMA_EN 3 3
	VLINK_IN_L1LTR_TIMER 16 31
regRCC_DEV0_2_RCC_DEV0_LINK_CNTL 0 0x8dfd 4 0 5
	LINK_DOWN_EXIT 0 0
	LINK_DOWN_ENTRY 8 8
	SWUS_SRB_RST_TLS_DIS 16 16
	SWUS_LDN_RST_TLS_DIS 17 17
regRCC_DEV0_2_RCC_EP_REQUESTERID_RESTORE 0 0x8dff 2 0 5
	EP_REQID_BUS 0 7
	EP_REQID_DEV 8 12
regRCC_DEV0_2_RCC_FEATURES_CONTROL_MISC 0 0x8deb 13 0 5
	INIT_PFFLR_CRS_RET_DIS 7 7
	ATC_PRG_RESP_PASID_UR_EN 8 8
	RX_IGNORE_TRANSMRD_UR 9 9
	RX_IGNORE_TRANSMWR_UR 10 10
	RX_IGNORE_ATSTRANSREQ_UR 11 11
	RX_IGNORE_PAGEREQMSG_UR 12 12
	RX_IGNORE_INVCPL_UR 13 13
	CLR_MSI_X_PENDING_WHEN_DISABLED_DIS 14 14
	CHECK_BME_ON_PENDING_PKT_GEN_DIS 15 15
	PSN_CHECK_ON_PAYLOAD_DIS 16 16
	CLR_MSI_PENDING_ON_MULTIEN_DIS 17 17
	SET_DEVICE_ERR_FOR_ECRC_EN 18 18
	HOST_POISON_FLAG_CHECK_FOR_CHAIN_DIS 19 19
regRCC_DEV0_2_RCC_LTR_LSWITCH_CNTL 0 0x8e00 1 0 5
	LSWITCH_LATENCY_VALUE 0 9
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL0 0 0x8daa 9 0 5
	MARGINING_VOLTAGE_SUPPORTED 0 0
	MARGINING_IND_LEFTRIGHT_TIMING 1 1
	MARGINING_IND_UPDOWN_VOLTAGE 2 2
	MARGINING_IND_ERROR_SAMPLER 3 3
	MARGINING_SAMPLE_REPORTING_METHOD 4 4
	MARGINING_NUM_TIMING_STEPS 5 10
	MARGINING_MAX_TIMING_OFFSET 11 17
	MARGINING_NUM_VOLTAGE_STEPS 18 24
	MARGINING_MAX_VOLTAGE_OFFSET 25 31
regRCC_DEV0_2_RCC_MARGIN_PARAM_CNTL1 0 0x8dab 4 0 5
	MARGINING_SAMPLING_RATE_VOLTAGE 0 5
	MARGINING_SAMPLING_RATE_TIMING 6 11
	MARGINING_MAX_LANES 12 16
	MARGINING_SAMPLE_COUNT 17 23
regRCC_DEV0_2_RCC_MH_ARB_CNTL 0 0x8e01 2 0 5
	MH_ARB_MODE 0 0
	MH_ARB_FIX_PRIORITY 1 14
regRCC_DEV0_2_RCC_VDM_SUPPORT 0 0x8da9 5 0 5
	MCTP_SUPPORT 0 0
	AMPTP_SUPPORT 1 1
	OTHER_VDM_SUPPORT 2 2
	ROUTE_TO_RC_CHECK_IN_RCMODE 3 3
	ROUTE_BROADCAST_CHECK_IN_RCMODE 4 4
regRCC_DEV0_EPF0_GFXMSIX_PBA 0 0x800 4 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
	MSIX_PENDING_BITS_2 2 2
	MSIX_PENDING_BITS_3 3 3
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF0_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF0_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF0_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF0_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF0_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF10_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF10_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF10_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF10_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF10_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF10_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF11_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF11_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF11_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF11_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF11_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF11_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF12_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF12_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF12_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF12_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF12_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF12_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF13_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF13_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF13_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF13_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF13_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF13_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF14_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF14_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF14_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF14_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF14_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF14_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF15_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF15_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF15_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF15_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF15_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF15_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF1_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF1_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF1_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF1_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF1_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF2_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF2_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF2_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF2_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF2_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF3_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF3_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF3_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF3_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF3_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF4_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF4_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF4_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF4_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF4_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF5_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF5_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF5_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF5_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF5_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF6_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF6_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF6_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF6_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF6_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF7_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF7_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF7_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF7_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF7_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF8_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF8_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF8_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF8_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF8_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF8_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_PBA 0 0x800 2 0 3
	MSIX_PENDING_BITS_0 0 0
	MSIX_PENDING_BITS_1 1 1
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_HI 0 0x401 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_ADDR_LO 0 0x400 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_CONTROL 0 0x403 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT0_MSG_DATA 0 0x402 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_HI 0 0x405 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_ADDR_LO 0 0x404 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_CONTROL 0 0x407 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT1_MSG_DATA 0 0x406 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_HI 0 0x409 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_ADDR_LO 0 0x408 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_CONTROL 0 0x40b 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT2_MSG_DATA 0 0x40a 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_HI 0 0x40d 1 0 3
	MSG_ADDR_HI 0 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_ADDR_LO 0 0x40c 1 0 3
	MSG_ADDR_LO 2 31
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_CONTROL 0 0x40f 1 0 3
	MASK_BIT 0 0
regRCC_DEV0_EPF0_VF9_GFXMSIX_VECT3_MSG_DATA 0 0x40e 1 0 3
	MSG_DATA 0 31
regRCC_DEV0_EPF0_VF9_RCC_CONFIG_MEMSIZE 0 0xc3 1 0 2
	CONFIG_MEMSIZE 0 31
regRCC_DEV0_EPF0_VF9_RCC_CONFIG_RESERVED 0 0xc4 1 0 2
	CONFIG_RESERVED 0 31
regRCC_DEV0_EPF0_VF9_RCC_DOORBELL_APER_EN 0 0xc0 1 0 2
	BIF_DOORBELL_APER_EN 0 0
regRCC_DEV0_EPF0_VF9_RCC_ERR_LOG 0 0x85 2 0 2
	INVALID_REG_ACCESS_IN_SRIOV_STATUS 0 0
	DOORBELL_READ_ACCESS_STATUS 1 1
regRCC_DEV0_EPF0_VF9_RCC_IOV_FUNC_IDENTIFIER 0 0xc5 2 0 2
	FUNC_IDENTIFIER 0 0
	IOV_ENABLE 31 31
regRCC_DEV0_EPF2_STRAP0 0 0xd100 7 0 5
	STRAP_DEVICE_ID_DEV0_F2 0 15
	STRAP_MAJOR_REV_ID_DEV0_F2 16 19
	STRAP_MINOR_REV_ID_DEV0_F2 20 23
	STRAP_FUNC_EN_DEV0_F2 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F2 29 29
	STRAP_D1_SUPPORT_DEV0_F2 30 30
	STRAP_D2_SUPPORT_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP10 0 0xd10a 0 0 5
regRCC_DEV0_EPF2_STRAP11 0 0xd10b 0 0 5
regRCC_DEV0_EPF2_STRAP12 0 0xd10c 0 0 5
regRCC_DEV0_EPF2_STRAP13 0 0xd10d 3 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F2 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F2 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F2 16 23
regRCC_DEV0_EPF2_STRAP14 0 0xd10e 1 0 5
	STRAP_VENDOR_ID_DEV0_F2 0 15
regRCC_DEV0_EPF2_STRAP2 0 0xd102 14 0 5
	STRAP_NO_SOFT_RESET_DEV0_F2 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F2 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F2 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F2 14 14
	STRAP_AER_EN_DEV0_F2 16 16
	STRAP_ACS_EN_DEV0_F2 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F2 20 20
	STRAP_DPA_EN_DEV0_F2 21 21
	STRAP_VC_EN_DEV0_F2 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F2 24 26
	STRAP_PASID_EN_DEV0_F2 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F2 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F2 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP20 0 0xd114 0 0 5
regRCC_DEV0_EPF2_STRAP3 0 0xd103 12 0 5
	STRAP_SUBSYS_ID_DEV0_F2 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F2 16 16
	STRAP_PWR_EN_DEV0_F2 17 17
	STRAP_MSI_EN_DEV0_F2 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F2 19 19
	STRAP_MSIX_EN_DEV0_F2 20 20
	STRAP_PMC_DSI_DEV0_F2 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F2 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F2 27 27
	STRAP_CLK_PM_EN_DEV0_F2 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F2 30 30
	STRAP_RTR_EN_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP4 0 0xd104 6 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F2 20 20
	STRAP_ATOMIC_EN_DEV0_F2 21 21
	STRAP_FLR_EN_DEV0_F2 22 22
	STRAP_PME_SUPPORT_DEV0_F2 23 27
	STRAP_INTERRUPT_PIN_DEV0_F2 28 30
	STRAP_AUXPWR_SUPPORT_DEV0_F2 31 31
regRCC_DEV0_EPF2_STRAP5 0 0xd105 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F2 0 15
	STRAP_AUX_CURRENT_DEV0_F2 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F2 30 30
regRCC_DEV0_EPF2_STRAP6 0 0xd106 1 0 5
	STRAP_APER0_EN_DEV0_F2 0 0
regRCC_DEV0_EPF2_STRAP7 0 0xd107 0 0 5
regRCC_DEV0_EPF3_STRAP0 0 0xd180 7 0 5
	STRAP_DEVICE_ID_DEV0_F3 0 15
	STRAP_MAJOR_REV_ID_DEV0_F3 16 19
	STRAP_MINOR_REV_ID_DEV0_F3 20 23
	STRAP_FUNC_EN_DEV0_F3 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F3 29 29
	STRAP_D1_SUPPORT_DEV0_F3 30 30
	STRAP_D2_SUPPORT_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP10 0 0xd18a 0 0 5
regRCC_DEV0_EPF3_STRAP11 0 0xd18b 0 0 5
regRCC_DEV0_EPF3_STRAP12 0 0xd18c 0 0 5
regRCC_DEV0_EPF3_STRAP13 0 0xd18d 3 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F3 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F3 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F3 16 23
regRCC_DEV0_EPF3_STRAP14 0 0xd18e 1 0 5
	STRAP_VENDOR_ID_DEV0_F3 0 15
regRCC_DEV0_EPF3_STRAP2 0 0xd182 14 0 5
	STRAP_NO_SOFT_RESET_DEV0_F3 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F3 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F3 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F3 14 14
	STRAP_AER_EN_DEV0_F3 16 16
	STRAP_ACS_EN_DEV0_F3 17 17
	STRAP_CPL_ABORT_ERR_EN_DEV0_F3 20 20
	STRAP_DPA_EN_DEV0_F3 21 21
	STRAP_VC_EN_DEV0_F3 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F3 24 26
	STRAP_PASID_EN_DEV0_F3 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F3 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F3 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP20 0 0xd194 0 0 5
regRCC_DEV0_EPF3_STRAP3 0 0xd183 12 0 5
	STRAP_SUBSYS_ID_DEV0_F3 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F3 16 16
	STRAP_PWR_EN_DEV0_F3 17 17
	STRAP_MSI_EN_DEV0_F3 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F3 19 19
	STRAP_MSIX_EN_DEV0_F3 20 20
	STRAP_PMC_DSI_DEV0_F3 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F3 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F3 27 27
	STRAP_CLK_PM_EN_DEV0_F3 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F3 30 30
	STRAP_RTR_EN_DEV0_F3 31 31
regRCC_DEV0_EPF3_STRAP4 0 0xd184 5 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F3 20 20
	STRAP_ATOMIC_EN_DEV0_F3 21 21
	STRAP_FLR_EN_DEV0_F3 22 22
	STRAP_PME_SUPPORT_DEV0_F3 23 27
	STRAP_INTERRUPT_PIN_DEV0_F3 28 30
regRCC_DEV0_EPF3_STRAP5 0 0xd185 3 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F3 0 15
	STRAP_AUX_CURRENT_DEV0_F3 27 29
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F3 30 30
regRCC_DEV0_EPF3_STRAP6 0 0xd186 1 0 5
	STRAP_APER0_EN_DEV0_F3 0 0
regRCC_DEV0_EPF3_STRAP7 0 0xd187 0 0 5
regRCC_DEV0_EPF4_STRAP0 0 0xd200 0 0 5
regRCC_DEV0_EPF4_STRAP13 0 0xd20d 0 0 5
regRCC_DEV0_EPF4_STRAP14 0 0xd20e 0 0 5
regRCC_DEV0_EPF4_STRAP2 0 0xd202 0 0 5
regRCC_DEV0_EPF4_STRAP3 0 0xd203 0 0 5
regRCC_DEV0_EPF4_STRAP4 0 0xd204 0 0 5
regRCC_DEV0_EPF4_STRAP5 0 0xd205 0 0 5
regRCC_DEV0_EPF4_STRAP6 0 0xd206 0 0 5
regRCC_DEV0_EPF4_STRAP7 0 0xd207 0 0 5
regRCC_DEV0_EPF5_STRAP0 0 0xd280 0 0 5
regRCC_DEV0_EPF5_STRAP13 0 0xd28d 0 0 5
regRCC_DEV0_EPF5_STRAP14 0 0xd28e 0 0 5
regRCC_DEV0_EPF5_STRAP2 0 0xd282 0 0 5
regRCC_DEV0_EPF5_STRAP3 0 0xd283 0 0 5
regRCC_DEV0_EPF5_STRAP4 0 0xd284 0 0 5
regRCC_DEV0_EPF5_STRAP5 0 0xd285 0 0 5
regRCC_DEV0_EPF5_STRAP6 0 0xd286 0 0 5
regRCC_DEV0_EPF5_STRAP7 0 0xd287 0 0 5
regRCC_DEV0_EPF6_STRAP0 0 0xd300 0 0 5
regRCC_DEV0_EPF6_STRAP13 0 0xd30d 0 0 5
regRCC_DEV0_EPF6_STRAP14 0 0xd30e 0 0 5
regRCC_DEV0_EPF6_STRAP2 0 0xd302 0 0 5
regRCC_DEV0_EPF6_STRAP3 0 0xd303 0 0 5
regRCC_DEV0_EPF6_STRAP4 0 0xd304 0 0 5
regRCC_DEV0_EPF6_STRAP5 0 0xd305 0 0 5
regRCC_DEV0_EPF6_STRAP6 0 0xd306 0 0 5
regRCC_DEV0_EPF7_STRAP0 0 0xd380 0 0 5
regRCC_DEV0_EPF7_STRAP13 0 0xd38d 0 0 5
regRCC_DEV0_EPF7_STRAP14 0 0xd38e 0 0 5
regRCC_DEV0_EPF7_STRAP2 0 0xd382 0 0 5
regRCC_DEV0_EPF7_STRAP3 0 0xd383 0 0 5
regRCC_DEV0_EPF7_STRAP4 0 0xd384 0 0 5
regRCC_DEV0_EPF7_STRAP5 0 0xd385 0 0 5
regRCC_DEV0_EPF7_STRAP6 0 0xd386 0 0 5
regRCC_DEV0_EPF7_STRAP7 0 0xd387 0 0 5
regRCC_DEV1_EPF0_STRAP0 0 0xd400 0 0 5
regRCC_DEV1_EPF0_STRAP13 0 0xd40d 0 0 5
regRCC_DEV1_EPF0_STRAP14 0 0xd40e 0 0 5
regRCC_DEV1_EPF0_STRAP2 0 0xd402 0 0 5
regRCC_DEV1_EPF0_STRAP3 0 0xd403 0 0 5
regRCC_DEV1_EPF0_STRAP4 0 0xd404 0 0 5
regRCC_DEV1_EPF0_STRAP5 0 0xd405 0 0 5
regRCC_DEV1_EPF0_STRAP6 0 0xd406 0 0 5
regRCC_DEV1_EPF0_STRAP7 0 0xd407 0 0 5
regRCC_DEV1_EPF1_STRAP0 0 0xd480 0 0 5
regRCC_DEV1_EPF1_STRAP13 0 0xd48d 0 0 5
regRCC_DEV1_EPF1_STRAP14 0 0xd48e 0 0 5
regRCC_DEV1_EPF1_STRAP2 0 0xd482 0 0 5
regRCC_DEV1_EPF1_STRAP3 0 0xd483 0 0 5
regRCC_DEV1_EPF1_STRAP4 0 0xd484 0 0 5
regRCC_DEV1_EPF1_STRAP5 0 0xd485 0 0 5
regRCC_DEV1_EPF1_STRAP6 0 0xd486 0 0 5
regRCC_DEV1_EPF1_STRAP7 0 0xd487 0 0 5
regRCC_DEV1_EPF2_STRAP0 0 0xd500 0 0 5
regRCC_DEV1_EPF2_STRAP13 0 0xd50d 0 0 5
regRCC_DEV1_EPF2_STRAP14 0 0xd50e 0 0 5
regRCC_DEV1_EPF2_STRAP2 0 0xd502 0 0 5
regRCC_DEV1_EPF2_STRAP3 0 0xd503 0 0 5
regRCC_DEV1_EPF2_STRAP4 0 0xd504 0 0 5
regRCC_DEV1_EPF2_STRAP5 0 0xd505 0 0 5
regRCC_DEV1_EPF2_STRAP6 0 0xd506 0 0 5
regRCC_DEV1_EPF3_STRAP0 0 0xd580 0 0 5
regRCC_DEV1_EPF3_STRAP13 0 0xd58d 0 0 5
regRCC_DEV1_EPF3_STRAP14 0 0xd58e 0 0 5
regRCC_DEV1_EPF3_STRAP2 0 0xd582 0 0 5
regRCC_DEV1_EPF3_STRAP3 0 0xd583 0 0 5
regRCC_DEV1_EPF3_STRAP4 0 0xd584 0 0 5
regRCC_DEV1_EPF3_STRAP5 0 0xd585 0 0 5
regRCC_DEV1_EPF3_STRAP6 0 0xd586 0 0 5
regRCC_DEV1_EPF4_STRAP0 0 0xd600 0 0 5
regRCC_DEV1_EPF4_STRAP13 0 0xd60d 0 0 5
regRCC_DEV1_EPF4_STRAP14 0 0xd60e 0 0 5
regRCC_DEV1_EPF4_STRAP2 0 0xd602 0 0 5
regRCC_DEV1_EPF4_STRAP3 0 0xd603 0 0 5
regRCC_DEV1_EPF4_STRAP4 0 0xd604 0 0 5
regRCC_DEV1_EPF4_STRAP5 0 0xd605 0 0 5
regRCC_DEV1_EPF4_STRAP6 0 0xd606 0 0 5
regRCC_DEV1_EPF5_STRAP0 0 0xd680 0 0 5
regRCC_DEV1_EPF5_STRAP13 0 0xd68d 0 0 5
regRCC_DEV1_EPF5_STRAP14 0 0xd68e 0 0 5
regRCC_DEV1_EPF5_STRAP2 0 0xd682 0 0 5
regRCC_DEV1_EPF5_STRAP3 0 0xd683 0 0 5
regRCC_DEV1_EPF5_STRAP4 0 0xd684 0 0 5
regRCC_DEV1_EPF5_STRAP5 0 0xd685 0 0 5
regRCC_DEV1_EPF5_STRAP6 0 0xd686 0 0 5
regRCC_DEV1_PORT_STRAP0 0 0xc480 0 0 5
regRCC_DEV1_PORT_STRAP1 0 0xc481 0 0 5
regRCC_DEV1_PORT_STRAP10 0 0xc48a 0 0 5
regRCC_DEV1_PORT_STRAP11 0 0xc48b 0 0 5
regRCC_DEV1_PORT_STRAP12 0 0xc48c 0 0 5
regRCC_DEV1_PORT_STRAP13 0 0xc48d 0 0 5
regRCC_DEV1_PORT_STRAP14 0 0xc48e 0 0 5
regRCC_DEV1_PORT_STRAP2 0 0xc482 0 0 5
regRCC_DEV1_PORT_STRAP3 0 0xc483 0 0 5
regRCC_DEV1_PORT_STRAP4 0 0xc484 0 0 5
regRCC_DEV1_PORT_STRAP5 0 0xc485 0 0 5
regRCC_DEV1_PORT_STRAP6 0 0xc486 0 0 5
regRCC_DEV1_PORT_STRAP7 0 0xc487 0 0 5
regRCC_DEV1_PORT_STRAP8 0 0xc488 0 0 5
regRCC_DEV1_PORT_STRAP9 0 0xc489 0 0 5
regRCC_DEV2_EPF0_STRAP0 0 0xd800 0 0 5
regRCC_DEV2_EPF0_STRAP13 0 0xd80d 0 0 5
regRCC_DEV2_EPF0_STRAP14 0 0xd80e 0 0 5
regRCC_DEV2_EPF0_STRAP2 0 0xd802 0 0 5
regRCC_DEV2_EPF0_STRAP3 0 0xd803 0 0 5
regRCC_DEV2_EPF0_STRAP4 0 0xd804 0 0 5
regRCC_DEV2_EPF0_STRAP5 0 0xd805 0 0 5
regRCC_DEV2_EPF0_STRAP6 0 0xd806 0 0 5
regRCC_DEV2_EPF0_STRAP7 0 0xd807 0 0 5
regRCC_DEV2_EPF1_STRAP0 0 0xd880 0 0 5
regRCC_DEV2_EPF1_STRAP13 0 0xd88d 0 0 5
regRCC_DEV2_EPF1_STRAP14 0 0xd88e 0 0 5
regRCC_DEV2_EPF1_STRAP2 0 0xd882 0 0 5
regRCC_DEV2_EPF1_STRAP3 0 0xd883 0 0 5
regRCC_DEV2_EPF1_STRAP4 0 0xd884 0 0 5
regRCC_DEV2_EPF1_STRAP5 0 0xd885 0 0 5
regRCC_DEV2_EPF1_STRAP6 0 0xd886 0 0 5
regRCC_DEV2_EPF2_STRAP0 0 0xd900 0 0 5
regRCC_DEV2_EPF2_STRAP13 0 0xd90d 0 0 5
regRCC_DEV2_EPF2_STRAP14 0 0xd90e 0 0 5
regRCC_DEV2_EPF2_STRAP2 0 0xd902 0 0 5
regRCC_DEV2_EPF2_STRAP3 0 0xd903 0 0 5
regRCC_DEV2_EPF2_STRAP4 0 0xd904 0 0 5
regRCC_DEV2_EPF2_STRAP5 0 0xd905 0 0 5
regRCC_DEV2_EPF2_STRAP6 0 0xd906 0 0 5
regRCC_DEV2_PORT_STRAP0 0 0xc500 0 0 5
regRCC_DEV2_PORT_STRAP1 0 0xc501 0 0 5
regRCC_DEV2_PORT_STRAP10 0 0xc50a 0 0 5
regRCC_DEV2_PORT_STRAP11 0 0xc50b 0 0 5
regRCC_DEV2_PORT_STRAP12 0 0xc50c 0 0 5
regRCC_DEV2_PORT_STRAP13 0 0xc50d 0 0 5
regRCC_DEV2_PORT_STRAP14 0 0xc50e 0 0 5
regRCC_DEV2_PORT_STRAP2 0 0xc502 0 0 5
regRCC_DEV2_PORT_STRAP3 0 0xc503 0 0 5
regRCC_DEV2_PORT_STRAP4 0 0xc504 0 0 5
regRCC_DEV2_PORT_STRAP5 0 0xc505 0 0 5
regRCC_DEV2_PORT_STRAP6 0 0xc506 0 0 5
regRCC_DEV2_PORT_STRAP7 0 0xc507 0 0 5
regRCC_DEV2_PORT_STRAP8 0 0xc508 0 0 5
regRCC_DEV2_PORT_STRAP9 0 0xc509 0 0 5
regRCC_DWNP_DEV0_0_LTR_MSG_INFO_FROM_EP 0 0x71 1 0 2
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_0_PCIEP_STRAP_MISC 0 0x70 1 0 2
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_0_PCIE_ERR_CNTL 0 0x6c 7 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_0_PCIE_LC_CNTL2 0 0x6f 2 0 2
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_0_PCIE_LC_SPEED_CNTL 0 0x6e 4 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_0_PCIE_RX_CNTL 0 0x6d 5 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_1_LTR_MSG_INFO_FROM_EP 0 0xc47a 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_1_PCIEP_STRAP_MISC 0 0xc479 1 0 5
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_1_PCIE_ERR_CNTL 0 0xc475 7 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_1_PCIE_LC_CNTL2 0 0xc478 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_1_PCIE_LC_SPEED_CNTL 0 0xc477 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_1_PCIE_RX_CNTL 0 0xc476 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWNP_DEV0_2_LTR_MSG_INFO_FROM_EP 0 0x8d91 1 0 5
	LTR_MSG_INFO_FROM_EP 0 31
regRCC_DWNP_DEV0_2_PCIEP_STRAP_MISC 0 0x8d90 1 0 5
	STRAP_MULTI_FUNC_EN 10 10
regRCC_DWNP_DEV0_2_PCIE_ERR_CNTL 0 0x8d8c 7 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	AER_HDR_LOG_F0_TIMER_EXPIRED 11 11
	SEND_ERR_MSG_IMMEDIATELY 17 17
	ERR_CORR_RCVD_CLR 18 18
	NONFATAL_ERR_RCVD_CLR 19 19
	FATAL_ERR_RCVD_CLR 20 20
regRCC_DWNP_DEV0_2_PCIE_LC_CNTL2 0 0x8d8f 2 0 5
	DL_STATE_CHANGED_NOTIFICATION_DIS 0 0
	LC_LINK_BW_NOTIFICATION_DIS 27 27
regRCC_DWNP_DEV0_2_PCIE_LC_SPEED_CNTL 0 0x8d8e 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_DWNP_DEV0_2_PCIE_RX_CNTL 0 0x8d8d 5 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR_DN 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR_DN 21 21
	RX_RCB_FLR_TIMEOUT_DIS 27 27
regRCC_DWN_DEV0_0_DN_PCIE_BUS_CNTL 0 0x66 2 0 2
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_0_DN_PCIE_CFG_CNTL 0 0x67 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_0_DN_PCIE_CNTL 0 0x63 3 0 2
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_0_DN_PCIE_CONFIG_CNTL 0 0x64 1 0 2
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_0_DN_PCIE_RESERVED 0 0x60 1 0 2
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_0_DN_PCIE_RX_CNTL2 0 0x65 1 0 2
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_0_DN_PCIE_SCRATCH 0 0x61 1 0 2
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_F0 0 0x68 3 0 2
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC 0 0x69 2 0 2
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_0_DN_PCIE_STRAP_MISC2 0 0x6a 1 0 2
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_DWN_DEV0_1_DN_PCIE_BUS_CNTL 0 0xc46e 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_1_DN_PCIE_CFG_CNTL 0 0xc46f 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_1_DN_PCIE_CNTL 0 0xc46b 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_1_DN_PCIE_CONFIG_CNTL 0 0xc46c 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_1_DN_PCIE_RESERVED 0 0xc468 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_1_DN_PCIE_RX_CNTL2 0 0xc46d 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_1_DN_PCIE_SCRATCH 0 0xc469 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_F0 0 0xc470 3 0 5
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC 0 0xc471 2 0 5
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_1_DN_PCIE_STRAP_MISC2 0 0xc472 1 0 5
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_DWN_DEV0_2_DN_PCIE_BUS_CNTL 0 0x8d86 2 0 5
	IMMEDIATE_PMI_DIS 7 7
	AER_CPL_TIMEOUT_RO_DIS_SWDN 8 8
regRCC_DWN_DEV0_2_DN_PCIE_CFG_CNTL 0 0x8d87 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_DWN_DEV0_2_DN_PCIE_CNTL 0 0x8d83 3 0 5
	HWINIT_WR_LOCK 0 0
	UR_ERR_REPORT_DIS_DN 7 7
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_DWN_DEV0_2_DN_PCIE_CONFIG_CNTL 0 0x8d84 1 0 5
	CI_EXTENDED_TAG_EN_OVERRIDE 25 26
regRCC_DWN_DEV0_2_DN_PCIE_RESERVED 0 0x8d80 1 0 5
	PCIE_RESERVED 0 31
regRCC_DWN_DEV0_2_DN_PCIE_RX_CNTL2 0 0x8d85 1 0 5
	FLR_EXTEND_MODE 28 30
regRCC_DWN_DEV0_2_DN_PCIE_SCRATCH 0 0x8d81 1 0 5
	PCIE_SCRATCH 0 31
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_F0 0 0x8d88 3 0 5
	STRAP_F0_EN 0 0
	STRAP_F0_MC_EN 17 17
	STRAP_F0_MSI_MULTI_CAP 21 23
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC 0 0x8d89 2 0 5
	STRAP_CLK_PM_EN 24 24
	STRAP_MST_ADR64_EN 29 29
regRCC_DWN_DEV0_2_DN_PCIE_STRAP_MISC2 0 0x8d8a 1 0 5
	STRAP_MSTCPL_TIMEOUT_EN 2 2
regRCC_EP_DEV0_0_EP_PCIEP_RESERVED 0 0x53 1 0 2
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_0_EP_PCIE_BUS_CNTL 0 0x46 1 0 2
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_0_EP_PCIE_CFG_CNTL 0 0x47 5 0 2
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_0_EP_PCIE_CNTL 0 0x42 3 0 2
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_0_EP_PCIE_ERR_CNTL 0 0x57 12 0 2
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CAP 0 0x4f 4 0 2
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_CNTL 0 0x50 2 0 2
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_0_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x50 1 0 2
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_0_EP_PCIE_INT_CNTL 0 0x43 6 0 2
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_0_EP_PCIE_INT_STATUS 0 0x44 7 0 2
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_0_EP_PCIE_LC_SPEED_CNTL 0 0x59 4 0 2
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_0_EP_PCIE_PME_CONTROL 0 0x52 1 0 2
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL 0 0x58 8 0 2
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_RX_CNTL2 0 0x45 1 0 2
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_0_EP_PCIE_SCRATCH 0 0x40 1 0 2
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC 0 0x4c 1 0 2
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_0_EP_PCIE_STRAP_MISC2 0 0x4d 1 0 2
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_0_EP_PCIE_TX_CNTL 0 0x55 5 0 2
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_0_EP_PCIE_TX_LTR_CNTL 0 0x49 10 0 2
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_0_EP_PCIE_TX_REQUESTER_ID 0 0x56 3 0 2
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x50 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x51 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x52 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x4a 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_0_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x4b 1 0 2
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_EP_PCIEP_RESERVED 0 0xc45d 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_1_EP_PCIE_BUS_CNTL 0 0xc452 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_1_EP_PCIE_CFG_CNTL 0 0xc453 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_1_EP_PCIE_CNTL 0 0xc44e 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_1_EP_PCIE_ERR_CNTL 0 0xc461 12 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CAP 0 0xc457 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_CNTL 0 0xc458 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_1_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0xc458 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_1_EP_PCIE_INT_CNTL 0 0xc44f 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_1_EP_PCIE_INT_STATUS 0 0xc450 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_1_EP_PCIE_LC_SPEED_CNTL 0 0xc463 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_1_EP_PCIE_PME_CONTROL 0 0xc45c 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL 0 0xc462 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_RX_CNTL2 0 0xc451 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_1_EP_PCIE_SCRATCH 0 0xc44c 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC 0 0xc455 1 0 5
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_1_EP_PCIE_STRAP_MISC2 0 0xc456 1 0 5
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_1_EP_PCIE_TX_CNTL 0 0xc45f 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_1_EP_PCIE_TX_LTR_CNTL 0 0xc454 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_1_EP_PCIE_TX_REQUESTER_ID 0 0xc460 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0xc458 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0xc459 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0xc45a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d6a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d6a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d6a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d6a 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_1_PCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d6b 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_EP_PCIEP_RESERVED 0 0x8d73 1 0 5
	PCIEP_RESERVED 0 31
regRCC_EP_DEV0_2_EP_PCIE_BUS_CNTL 0 0x8d66 1 0 5
	IMMEDIATE_PMI_DIS 7 7
regRCC_EP_DEV0_2_EP_PCIE_CFG_CNTL 0 0x8d67 5 0 5
	CFG_EN_DEC_TO_HIDDEN_REG 0 0
	CFG_EN_DEC_TO_GEN2_HIDDEN_REG 1 1
	CFG_EN_DEC_TO_GEN3_HIDDEN_REG 2 2
	CFG_EN_DEC_TO_GEN4_HIDDEN_REG 3 3
	CFG_EN_DEC_TO_GEN5_HIDDEN_REG 4 4
regRCC_EP_DEV0_2_EP_PCIE_CNTL 0 0x8d62 3 0 5
	UR_ERR_REPORT_DIS 7 7
	PCIE_MALFORM_ATOMIC_OPS 8 8
	RX_IGNORE_LTR_MSG_UR 30 30
regRCC_EP_DEV0_2_EP_PCIE_ERR_CNTL 0 0x8d77 12 0 5
	ERR_REPORTING_DIS 0 0
	AER_HDR_LOG_TIMEOUT 8 10
	SEND_ERR_MSG_IMMEDIATELY 17 17
	STRAP_POISONED_ADVISORY_NONFATAL 18 18
	AER_HDR_LOG_F0_TIMER_EXPIRED 24 24
	AER_HDR_LOG_F1_TIMER_EXPIRED 25 25
	AER_HDR_LOG_F2_TIMER_EXPIRED 26 26
	AER_HDR_LOG_F3_TIMER_EXPIRED 27 27
	AER_HDR_LOG_F4_TIMER_EXPIRED 28 28
	AER_HDR_LOG_F5_TIMER_EXPIRED 29 29
	AER_HDR_LOG_F6_TIMER_EXPIRED 30 30
	AER_HDR_LOG_F7_TIMER_EXPIRED 31 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CAP 0 0x8d6f 4 0 5
	TRANS_LAT_UNIT 8 9
	PWR_ALLOC_SCALE 12 13
	TRANS_LAT_VAL_0 16 23
	TRANS_LAT_VAL_1 24 31
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_CNTL 0 0x8d70 2 0 5
	SUBSTATE_STATUS 0 4
	DPA_COMPLIANCE_MODE 8 8
regRCC_EP_DEV0_2_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0 0x8d70 1 0 5
	TRANS_LAT_INDICATOR_BITS 0 7
regRCC_EP_DEV0_2_EP_PCIE_INT_CNTL 0 0x8d63 6 0 5
	CORR_ERR_INT_EN 0 0
	NON_FATAL_ERR_INT_EN 1 1
	FATAL_ERR_INT_EN 2 2
	USR_DETECTED_INT_EN 3 3
	MISC_ERR_INT_EN 4 4
	POWER_STATE_CHG_INT_EN 6 6
regRCC_EP_DEV0_2_EP_PCIE_INT_STATUS 0 0x8d64 7 0 5
	CORR_ERR_INT_STATUS 0 0
	NON_FATAL_ERR_INT_STATUS 1 1
	FATAL_ERR_INT_STATUS 2 2
	USR_DETECTED_INT_STATUS 3 3
	MISC_ERR_INT_STATUS 4 4
	POWER_STATE_CHG_INT_STATUS 6 6
	POWER_STATE_CHG_INT_STATUS_F0 7 7
regRCC_EP_DEV0_2_EP_PCIE_LC_SPEED_CNTL 0 0x8d79 4 0 5
	LC_GEN2_EN_STRAP 0 0
	LC_GEN3_EN_STRAP 1 1
	LC_GEN4_EN_STRAP 2 2
	LC_GEN5_EN_STRAP 3 3
regRCC_EP_DEV0_2_EP_PCIE_PME_CONTROL 0 0x8d72 1 0 5
	PME_SERVICE_TIMER 0 4
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL 0 0x8d78 8 0 5
	RX_IGNORE_MAX_PAYLOAD_ERR 8 8
	RX_IGNORE_TC_ERR 9 9
	RX_PCIE_CPL_TIMEOUT_DIS 20 20
	RX_IGNORE_SHORTPREFIX_ERR 21 21
	RX_IGNORE_MAXPREFIX_ERR 22 22
	RX_IGNORE_INVALIDPASID_ERR 24 24
	RX_IGNORE_NOT_PASID_UR 25 25
	RX_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_RX_CNTL2 0 0x8d65 1 0 5
	RX_IGNORE_EP_INVALIDPASID_UR 0 0
regRCC_EP_DEV0_2_EP_PCIE_SCRATCH 0 0x8d60 1 0 5
	PCIE_SCRATCH 0 31
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC 0 0x8d6c 1 0 5
	STRAP_MST_ADR64_EN 29 29
regRCC_EP_DEV0_2_EP_PCIE_STRAP_MISC2 0 0x8d6d 1 0 5
	STRAP_TPH_SUPPORTED 4 4
regRCC_EP_DEV0_2_EP_PCIE_TX_CNTL 0 0x8d75 5 0 5
	TX_SNR_OVERRIDE 10 11
	TX_RO_OVERRIDE 12 13
	TX_F0_TPH_DIS 24 24
	TX_F1_TPH_DIS 25 25
	TX_F2_TPH_DIS 26 26
regRCC_EP_DEV0_2_EP_PCIE_TX_LTR_CNTL 0 0x8d69 10 0 5
	LTR_PRIV_S_SHORT_VALUE 0 2
	LTR_PRIV_S_LONG_VALUE 3 5
	LTR_PRIV_S_REQUIREMENT 6 6
	LTR_PRIV_NS_SHORT_VALUE 7 9
	LTR_PRIV_NS_LONG_VALUE 10 12
	LTR_PRIV_NS_REQUIREMENT 13 13
	LTR_PRIV_MSG_DIS_IN_PM_NON_D0 14 14
	LTR_PRIV_RST_LTR_IN_DL_DOWN 15 15
	TX_CHK_FC_FOR_L1 16 16
	LTR_DSTATE_USING_WDATA_EN 17 17
regRCC_EP_DEV0_2_EP_PCIE_TX_REQUESTER_ID 0 0x8d76 3 0 5
	TX_REQUESTER_ID_FUNCTION 0 2
	TX_REQUESTER_ID_DEVICE 3 7
	TX_REQUESTER_ID_BUS 8 15
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0 0x8d70 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0 0x8d71 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0 0x8d71 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0 0x8d71 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0 0x8d71 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_EP_DEV0_2_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0 0x8d72 1 0 5
	SUBSTATE_PWR_ALLOC 0 7
regRCC_STRAP0_RCC_BIF_STRAP0 0 0x0 25 0 2
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP0_RCC_BIF_STRAP1 0 0x1 25 0 2
	ROMSTRAP_VALID 1 1
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP0_RCC_BIF_STRAP2 0 0x2 14 0 2
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP0_RCC_BIF_STRAP3 0 0x3 2 0 2
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP0_RCC_BIF_STRAP4 0 0x4 2 0 2
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP0_RCC_BIF_STRAP5 0 0x5 11 0 2
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
regRCC_STRAP0_RCC_BIF_STRAP6 0 0x6 3 0 2
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP0 0 0x16 8 0 2
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP1 0 0x17 2 0 2
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP13 0 0x18 4 0 2
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP14 0 0x19 1 0 2
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP15 0 0x1a 5 0 2
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP16 0 0x1b 2 0 2
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP17 0 0x1c 3 0 2
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP18 0 0x1d 1 0 2
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP2 0 0x1e 20 0 2
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP26 0 0x1f 1 0 2
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP3 0 0x20 14 0 2
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP4 0 0x21 7 0 2
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP5 0 0x22 2 0 2
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP8 0 0x23 13 0 2
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP0_RCC_DEV0_EPF0_STRAP9 0 0x24 7 0 2
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP0 0 0x25 7 0 2
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP2 0 0x31 16 0 2
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP20 0 0x32 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP21 0 0x33 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP22 0 0x34 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP23 0 0x35 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP24 0 0x36 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP25 0 0x37 0 0 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP3 0 0x38 12 0 2
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP4 0 0x39 5 0 2
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP5 0 0x3a 2 0 2
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP6 0 0x3b 1 0 2
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
regRCC_STRAP0_RCC_DEV0_EPF1_STRAP7 0 0x3c 0 0 2
regRCC_STRAP0_RCC_DEV0_PORT_STRAP0 0 0x7 10 0 2
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP1 0 0x8 2 0 2
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP10 0 0x9 7 0 2
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP0_RCC_DEV0_PORT_STRAP11 0 0xa 5 0 2
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP0_RCC_DEV0_PORT_STRAP12 0 0xb 1 0 2
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP0_RCC_DEV0_PORT_STRAP13 0 0xc 4 0 2
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP14 0 0xd 5 0 2
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP0_RCC_DEV0_PORT_STRAP2 0 0xe 20 0 2
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP3 0 0xf 16 0 2
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP4 0 0x10 4 0 2
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP5 0 0x11 17 0 2
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP6 0 0x12 17 0 2
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP7 0 0x13 6 0 2
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP8 0 0x14 4 0 2
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP0_RCC_DEV0_PORT_STRAP9 0 0x15 3 0 2
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regRCC_STRAP1_RCC_BIF_STRAP0 0 0xc600 25 0 5
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP1_RCC_BIF_STRAP1 0 0xc601 25 0 5
	ROMSTRAP_VALID 1 1
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP1_RCC_BIF_STRAP2 0 0xc602 14 0 5
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP1_RCC_BIF_STRAP3 0 0xc603 2 0 5
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP1_RCC_BIF_STRAP4 0 0xc604 2 0 5
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP1_RCC_BIF_STRAP5 0 0xc605 11 0 5
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
regRCC_STRAP1_RCC_BIF_STRAP6 0 0xc606 3 0 5
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP0 0 0xd000 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP1 0 0xd001 2 0 5
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP13 0 0xd00d 4 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP14 0 0xd00e 1 0 5
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP15 0 0xd00f 5 0 5
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP16 0 0xd010 2 0 5
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP17 0 0xd011 3 0 5
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP18 0 0xd012 1 0 5
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP2 0 0xd002 20 0 5
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP26 0 0xd01a 1 0 5
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP3 0 0xd003 14 0 5
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP4 0 0xd004 7 0 5
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP5 0 0xd005 2 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP8 0 0xd008 13 0 5
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP1_RCC_DEV0_EPF0_STRAP9 0 0xd009 7 0 5
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP0 0 0xd080 7 0 5
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP2 0 0xd082 16 0 5
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP20 0 0xd094 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP21 0 0xd095 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP22 0 0xd096 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP23 0 0xd097 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP24 0 0xd098 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP25 0 0xd099 0 0 5
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP3 0 0xd083 12 0 5
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP4 0 0xd084 5 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP5 0 0xd085 2 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP6 0 0xd086 1 0 5
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
regRCC_STRAP1_RCC_DEV0_EPF1_STRAP7 0 0xd087 0 0 5
regRCC_STRAP1_RCC_DEV0_PORT_STRAP0 0 0xc400 10 0 5
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP1 0 0xc401 2 0 5
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP10 0 0xc40a 7 0 5
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP1_RCC_DEV0_PORT_STRAP11 0 0xc40b 5 0 5
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP1_RCC_DEV0_PORT_STRAP12 0 0xc40c 1 0 5
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP1_RCC_DEV0_PORT_STRAP13 0 0xc40d 4 0 5
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP14 0 0xc40e 5 0 5
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP1_RCC_DEV0_PORT_STRAP2 0 0xc402 20 0 5
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP3 0 0xc403 16 0 5
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP4 0 0xc404 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP5 0 0xc405 17 0 5
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP6 0 0xc406 17 0 5
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP7 0 0xc407 6 0 5
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP8 0 0xc408 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP1_RCC_DEV0_PORT_STRAP9 0 0xc409 3 0 5
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regRCC_STRAP2_RCC_BIF_STRAP0 0 0x8d20 25 0 5
	STRAP_GEN4_DIS 0 0
	STRAP_EXPANSION_ROM_VALIDATION_SUPPORT 1 1
	STRAP_VGA_DIS_PIN 2 2
	STRAP_MEM_AP_SIZE_PIN 3 5
	STRAP_BIOS_ROM_EN_PIN 6 6
	STRAP_PX_CAPABLE 7 7
	STRAP_BIF_KILL_GEN3 8 8
	STRAP_MSI_FIRST_BE_FULL_PAYLOAD_EN 9 9
	STRAP_NBIF_IGNORE_ERR_INFLR 10 10
	STRAP_PME_SUPPORT_COMPLIANCE_EN 11 11
	STRAP_RX_IGNORE_EP_ERR 12 12
	STRAP_RX_IGNORE_MSG_ERR 13 13
	STRAP_RX_IGNORE_MAX_PAYLOAD_ERR 14 14
	STRAP_RX_IGNORE_SHORTPREFIX_ERR_DN 15 15
	STRAP_RX_IGNORE_TC_ERR 16 16
	STRAP_RX_IGNORE_TC_ERR_DN 17 17
	STRAP_AUD_PIN 18 19
	STRAP_GEN3_DIS 24 24
	STRAP_BIF_KILL_GEN4 25 25
	STRAP_QUICKSIM_START 26 26
	STRAP_NO_RO_ENABLED_P2P_PASSING 27 27
	STRAP_IGNORE_LOCAL_PREFIX_UR_SWUS 28 28
	STRAP_CFG0_RD_VF_BUSNUM_CHK_EN 29 29
	STRAP_BIGAPU_MODE 30 30
	STRAP_LINK_DOWN_RESET_EN 31 31
regRCC_STRAP2_RCC_BIF_STRAP1 0 0x8d21 25 0 5
	ROMSTRAP_VALID 1 1
	STRAP_ECRC_INTERMEDIATE_CHK_EN 3 3
	STRAP_IGNORE_E2E_PREFIX_UR_SWUS 5 5
	STRAP_MARGINING_USES_SOFTWARE 6 6
	STRAP_MARGINING_READY 7 7
	STRAP_SWUS_APER_EN 8 8
	STRAP_SWUS_64BAR_EN 9 9
	STRAP_SWUS_AP_SIZE 10 11
	STRAP_SWUS_APER_PREFETCHABLE 12 12
	STRAP_HWREV_LSB2 13 14
	STRAP_SWREV_LSB2 15 16
	STRAP_LINK_RST_CFG_ONLY 17 17
	STRAP_BIF_IOV_LKRST_DIS 18 18
	STRAP_DLF_EN 19 19
	STRAP_PHY_16GT_EN 20 20
	STRAP_MARGIN_EN 21 21
	STRAP_BIF_PSN_UR_RPT_EN 22 22
	STRAP_BIF_SLOT_POWER_SUPPORT_EN 23 23
	STRAP_S5_REGS_ACCESS_DIS 24 24
	STRAP_S5_MMREG_WR_POSTED_EN 25 25
	STRAP_GFX_FUNC_LTR_MODE 26 26
	STRAP_GSI_SMN_POSTWR_MULTI_EN 27 28
	STRAP_DLF_EN_EP 29 29
	STRAP_AP_EN 30 30
	STRAP_AP_EN_DN 31 31
regRCC_STRAP2_RCC_BIF_STRAP2 0 0x8d22 14 0 5
	STRAP_PCIESWUS_INDEX_APER_RANGE 0 0
	STRAP_SUC_IND_ACCESS_DIS 3 3
	STRAP_SUM_IND_ACCESS_DIS 4 4
	STRAP_ENDP_LINKDOWN_DROP_DMA 5 5
	STRAP_SWITCH_LINKDOWN_DROP_DMA 6 6
	STRAP_GMI_DNS_SDP_CLKREQ_TOGGLE_DIS 8 8
	STRAP_ACS_MSKSEV_EP_HIDE_DIS 9 9
	STRAP_CFG_PG_FW_INTERLOCK_EXIT_EN 10 11
	RESERVED_BIF_STRAP2 13 13
	STRAP_LTR_IN_ASPML1_DIS 14 14
	STRAP_GFXAZ_POWERSTATE_INTERLOCK_EN 15 15
	STRAP_PWRBRK_DEGLITCH_CYCLE 16 23
	STRAP_PWRBRK_DEGLITCH_BYPASS 24 24
	STRAP_VLINK_PMETO_LDN_EXIT_BY_LNKRST_DIS 31 31
regRCC_STRAP2_RCC_BIF_STRAP3 0 0x8d23 2 0 5
	STRAP_VLINK_ASPM_IDLE_TIMER 0 15
	STRAP_VLINK_PM_L1_ENTRY_TIMER 16 31
regRCC_STRAP2_RCC_BIF_STRAP4 0 0x8d24 2 0 5
	STRAP_VLINK_L0S_EXIT_TIMER 0 15
	STRAP_VLINK_L1_EXIT_TIMER 16 31
regRCC_STRAP2_RCC_BIF_STRAP5 0 0x8d25 11 0 5
	STRAP_VLINK_LDN_ENTRY_TIMER 0 15
	STRAP_VLINK_LDN_ON_SWUS_LDN_EN 16 16
	STRAP_VLINK_LDN_ON_SWUS_SECRST_EN 17 17
	STRAP_VLINK_ENTER_COMPLIANCE_DIS 18 18
	STRAP_IGNORE_PSN_ON_VDM1_DIS 19 19
	STRAP_SMN_ERR_STATUS_MASK_EN_UPS 20 20
	STRAP_SMN_ERRRSP_DATA_FORCE 22 23
	STRAP_INTERMEDIATERSP_DATA_ALLF_DATA_FORCE 24 24
	STRAP_EMER_POWER_REDUCTION_SUPPORTED 25 26
	STRAP_EMER_POWER_REDUCTION_INIT_REQ 27 27
	STRAP_PWRBRK_STATUS_TIMER 28 30
regRCC_STRAP2_RCC_BIF_STRAP6 0 0x8d26 3 0 5
	STRAP_GEN5_DIS 0 0
	STRAP_BIF_KILL_GEN5 1 1
	STRAP_PHY_32GT_EN 2 2
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP0 0 0x8d36 8 0 5
	STRAP_DEVICE_ID_DEV0_F0 0 15
	STRAP_MAJOR_REV_ID_DEV0_F0 16 19
	STRAP_MINOR_REV_ID_DEV0_F0 20 23
	STRAP_ATI_REV_ID_DEV0_F0 24 27
	STRAP_FUNC_EN_DEV0_F0 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F0 29 29
	STRAP_D1_SUPPORT_DEV0_F0 30 30
	STRAP_D2_SUPPORT_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP1 0 0x8d37 2 0 5
	STRAP_SRIOV_VF_DEVICE_ID_DEV0_F0 0 15
	STRAP_SRIOV_SUPPORTED_PAGE_SIZE_DEV0_F0 16 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP13 0 0x8d38 4 0 5
	STRAP_CLASS_CODE_PIF_DEV0_F0 0 7
	STRAP_CLASS_CODE_SUB_DEV0_F0 8 15
	STRAP_CLASS_CODE_BASE_DEV0_F0 16 23
	STRAP_SRIOV_TOTAL_VFS_DEV0_F0 24 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP14 0 0x8d39 1 0 5
	STRAP_VENDOR_ID_DEV0_F0 0 15
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP15 0 0x8d3a 5 0 5
	STRAP_RTR_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_DLUP_TIME_DEV0_F0 12 23
	STRAP_RTR_VALID_DEV0_F0 24 24
	STRAP_ATS_INVALIDATE_QUEUE_DEPTH_DEV0_F0 25 29
	STRAP_ATS_PAGE_ALIGNED_REQUEST_DEV0_F0 30 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP16 0 0x8d3b 2 0 5
	STRAP_RTR_FLR_TIME_DEV0_F0 0 11
	STRAP_RTR_D3HOTD0_TIME_DEV0_F0 12 23
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP17 0 0x8d3c 3 0 5
	STRAP_RTR_VF_RESET_TIME_DEV0_F0 0 11
	STRAP_RTR_VF_VALID_DEV0_F0 12 12
	STRAP_RTR_VF_FLR_TIME_DEV0_F0 13 24
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP18 0 0x8d3d 1 0 5
	STRAP_RTR_VF_D3HOTD0_TIME_DEV0_F0 0 11
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP2 0 0x8d3e 20 0 5
	STRAP_SRIOV_EN_DEV0_F0 0 0
	STRAP_64BAR_DIS_DEV0_F0 6 6
	STRAP_NO_SOFT_RESET_DEV0_F0 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F0 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F0 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F0 14 14
	STRAP_ARI_EN_DEV0_F0 15 15
	STRAP_AER_EN_DEV0_F0 16 16
	STRAP_ACS_EN_DEV0_F0 17 17
	STRAP_ATS_EN_DEV0_F0 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F0 20 20
	STRAP_DPA_EN_DEV0_F0 21 21
	STRAP_DSN_EN_DEV0_F0 22 22
	STRAP_VC_EN_DEV0_F0 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F0 24 26
	STRAP_PAGE_REQ_EN_DEV0_F0 27 27
	STRAP_PASID_EN_DEV0_F0 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F0 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F0 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP26 0 0x8d3f 1 0 5
	STRAP_GPUIOV_VSEC_LENGTH_DEV0_F0 0 11
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP3 0 0x8d40 14 0 5
	STRAP_SUBSYS_ID_DEV0_F0 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F0 16 16
	STRAP_PWR_EN_DEV0_F0 17 17
	STRAP_MSI_EN_DEV0_F0 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F0 19 19
	STRAP_MSIX_EN_DEV0_F0 20 20
	STRAP_MSIX_TABLE_BIR_DEV0_F0 21 23
	STRAP_PMC_DSI_DEV0_F0 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F0 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F0 27 27
	STRAP_VF_RESIZE_BAR_EN_DEV0_F0 28 28
	STRAP_CLK_PM_EN_DEV0_F0 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F0 30 30
	STRAP_RTR_EN_DEV0_F0 31 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP4 0 0x8d41 7 0 5
	STRAP_RESERVED_STRAP4_DEV0_F0 0 9
	STRAP_DOE_EN_DEV0_F0 10 10
	STRAP_ATOMIC_64BIT_EN_DEV0_F0 20 20
	STRAP_ATOMIC_EN_DEV0_F0 21 21
	STRAP_FLR_EN_DEV0_F0 22 22
	STRAP_PME_SUPPORT_DEV0_F0 23 27
	STRAP_INTERRUPT_PIN_DEV0_F0 28 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP5 0 0x8d42 2 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F0 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F0 30 30
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP8 0 0x8d43 13 0 5
	STRAP_DOORBELL_APER_SIZE_DEV0_F0 0 2
	STRAP_DOORBELL_BAR_DIS_DEV0_F0 3 3
	STRAP_ROM_AP_SIZE_DEV0_F0 4 6
	STRAP_IO_BAR_DIS_DEV0_F0 7 7
	STRAP_LFB_ERRMSG_EN_DEV0_F0 8 8
	STRAP_MEM_AP_SIZE_DEV0_F0 9 12
	STRAP_REG_AP_SIZE_DEV0_F0 13 15
	STRAP_VF_DOORBELL_APER_SIZE_DEV0_F0 16 18
	STRAP_VF_MEM_AP_SIZE_DEV0_F0 19 22
	STRAP_VF_REG_AP_SIZE_DEV0_F0 23 25
	STRAP_VGA_DIS_DEV0_F0 26 26
	STRAP_VF_MSI_MULTI_CAP_DEV0_F0 27 29
	STRAP_SRIOV_VF_MAPPING_MODE_DEV0_F0 30 31
regRCC_STRAP2_RCC_DEV0_EPF0_STRAP9 0 0x8d44 7 0 5
	STRAP_OUTSTAND_PAGE_REQ_CAP_DEV0_F0 0 15
	STRAP_BAR_COMPLIANCE_EN_DEV0_F0 18 18
	STRAP_NBIF_ROM_BAR_DIS_CHICKEN_DEV0_F0 19 19
	STRAP_VF_REG_PROT_DIS_DEV0_F0 20 20
	STRAP_FB_ALWAYS_ON_DEV0_F0 21 21
	STRAP_FB_CPL_TYPE_SEL_DEV0_F0 22 23
	STRAP_GPUIOV_VSEC_REV_DEV0_F0 24 27
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP0 0 0x8d45 7 0 5
	STRAP_DEVICE_ID_DEV0_F1 0 15
	STRAP_MAJOR_REV_ID_DEV0_F1 16 19
	STRAP_MINOR_REV_ID_DEV0_F1 20 23
	STRAP_FUNC_EN_DEV0_F1 28 28
	STRAP_LEGACY_DEVICE_TYPE_EN_DEV0_F1 29 29
	STRAP_D1_SUPPORT_DEV0_F1 30 30
	STRAP_D2_SUPPORT_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP2 0 0x8d51 16 0 5
	STRAP_NO_SOFT_RESET_DEV0_F1 7 7
	STRAP_RESIZE_BAR_EN_DEV0_F1 8 8
	STRAP_MAX_PASID_WIDTH_DEV0_F1 9 13
	STRAP_MSI_PERVECTOR_MASK_CAP_DEV0_F1 14 14
	STRAP_AER_EN_DEV0_F1 16 16
	STRAP_ACS_EN_DEV0_F1 17 17
	STRAP_ATS_EN_DEV0_F1 18 18
	STRAP_CPL_ABORT_ERR_EN_DEV0_F1 20 20
	STRAP_DPA_EN_DEV0_F1 21 21
	STRAP_DSN_EN_DEV0_F1 22 22
	STRAP_VC_EN_DEV0_F1 23 23
	STRAP_MSI_MULTI_CAP_DEV0_F1 24 26
	STRAP_PASID_EN_DEV0_F1 28 28
	STRAP_PASID_EXE_PERMISSION_SUPPORTED_DEV0_F1 29 29
	STRAP_PASID_GLOBAL_INVALIDATE_SUPPORTED_DEV0_F1 30 30
	STRAP_PASID_PRIV_MODE_SUPPORTED_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP20 0 0x8d52 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP21 0 0x8d53 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP22 0 0x8d54 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP23 0 0x8d55 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP24 0 0x8d56 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP25 0 0x8d57 0 0 5
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP3 0 0x8d58 12 0 5
	STRAP_SUBSYS_ID_DEV0_F1 0 15
	STRAP_POISONED_ADVISORY_NONFATAL_DEV0_F1 16 16
	STRAP_PWR_EN_DEV0_F1 17 17
	STRAP_MSI_EN_DEV0_F1 18 18
	STRAP_MSI_CLR_PENDING_EN_DEV0_F1 19 19
	STRAP_MSIX_EN_DEV0_F1 20 20
	STRAP_PMC_DSI_DEV0_F1 24 24
	STRAP_ALL_MSI_EVENT_SUPPORT_EN_DEV0_F1 26 26
	STRAP_SMN_ERR_STATUS_MASK_EN_EP_DEV0_F1 27 27
	STRAP_CLK_PM_EN_DEV0_F1 29 29
	STRAP_TRUE_PM_STATUS_EN_DEV0_F1 30 30
	STRAP_RTR_EN_DEV0_F1 31 31
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP4 0 0x8d59 5 0 5
	STRAP_ATOMIC_64BIT_EN_DEV0_F1 20 20
	STRAP_ATOMIC_EN_DEV0_F1 21 21
	STRAP_FLR_EN_DEV0_F1 22 22
	STRAP_PME_SUPPORT_DEV0_F1 23 27
	STRAP_INTERRUPT_PIN_DEV0_F1 28 30
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP5 0 0x8d5a 2 0 5
	STRAP_SUBSYS_VEN_ID_DEV0_F1 0 15
	STRAP_MSI_EXT_MSG_DATA_CAP_DEV0_F1 30 30
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP6 0 0x8d5b 1 0 5
	STRAP_APER0_64BAR_EN_DEV0_F1 2 2
regRCC_STRAP2_RCC_DEV0_EPF1_STRAP7 0 0x8d5c 0 0 5
regRCC_STRAP2_RCC_DEV0_PORT_STRAP0 0 0x8d27 10 0 5
	STRAP_DEVICE_ID_DN_DEV0 0 15
	STRAP_ARI_EN_DN_DEV0 16 16
	STRAP_ACS_EN_DN_DEV0 17 17
	STRAP_AER_EN_DN_DEV0 18 18
	STRAP_CPL_ABORT_ERR_EN_DN_DEV0 19 19
	STRAP_INTERRUPT_PIN_DN_DEV0 21 23
	STRAP_IGNORE_E2E_PREFIX_UR_DN_DEV0 24 24
	STRAP_MAX_PAYLOAD_SUPPORT_DN_DEV0 25 27
	STRAP_MAX_LINK_WIDTH_SUPPORT_DEV0 28 30
	STRAP_EPF0_DUMMY_EN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP1 0 0x8d28 2 0 5
	STRAP_SUBSYS_ID_DN_DEV0 0 15
	STRAP_SUBSYS_VEN_ID_DN_DEV0 16 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP10 0 0x8d29 7 0 5
	STRAP_NO_EQ_NEED_SUPPORTED_DEV0 0 0
	STRAP_NO_EQ_NEED_SUPPORTED_DN_DEV0 1 1
	STRAP_MODIFID_TS_USAGE_MODE1_SUPPORTED_DEV0 2 2
	STRAP_MODIFID_TS_USAGE_MODE2_SUPPORTED_DEV0 3 3
	STRAP_TRANSMITTER_PRECODEING_ON_DEV0 4 4
	STRAP_TRANSMITTER_PRECODE_REQUEST_DEV0 5 5
	STRAP_MODIFIED_TS_INFOR1_DEV0 6 18
regRCC_STRAP2_RCC_DEV0_PORT_STRAP11 0 0x8d2a 5 0 5
	STRAP_MODIFIED_TS_VENDOR_ID_DEV0 0 15
	STRAP_RTR_RESET_TIME_DN_DEV0 16 27
	STRAP_RTR_VALID_DN_DEV0 28 28
	STRAP_RTR_EN_DN_DEV0 29 29
	STRAP_SDPVW_REG_UPDATE_EN_DEV0 30 30
regRCC_STRAP2_RCC_DEV0_PORT_STRAP12 0 0x8d2b 1 0 5
	STRAP_MODIFIED_TS_INFOR2_DEV0 0 23
regRCC_STRAP2_RCC_DEV0_PORT_STRAP13 0 0x8d2c 4 0 5
	STRAP_ALTERNATE_PROTOCOL_COUNT_DEV0 0 7
	STRAP_ALTERNATE_PROTOCOL_SELECTIVE_ENABLE_SUPPORTED_DEV0 8 8
	STRAP_ALTERNATE_PROTOCOL_DETAILS_DEV0 9 19
	STRAP_RTR_D3HOTD0_TIME_DN_DEV0 20 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP14 0 0x8d2d 5 0 5
	STRAP_CTO_LOGGING_SUPPORT_DEV0 0 0
	STRAP_ACS_ENH_CAPABILITY_DN_DEV0 1 1
	STRAP_COMMAND_COMPLETED_DEV0 2 2
	STRAP_ERR_COR_SUBCLASS_CAPABLE_DEV0 3 3
	STRAP_DOE_EN_UP_DEV0 4 4
regRCC_STRAP2_RCC_DEV0_PORT_STRAP2 0 0x8d2e 20 0 5
	STRAP_DE_EMPHASIS_SEL_DN_DEV0 0 0
	STRAP_DSN_EN_DN_DEV0 1 1
	STRAP_E2E_PREFIX_EN_DEV0 2 2
	STRAP_ECN1P1_EN_DEV0 3 3
	STRAP_ECRC_CHECK_EN_DEV0 4 4
	STRAP_ECRC_GEN_EN_DEV0 5 5
	STRAP_ERR_REPORTING_DIS_DEV0 6 6
	STRAP_EXTENDED_FMT_SUPPORTED_DEV0 7 7
	STRAP_EXTENDED_TAG_ECN_EN_DEV0 8 8
	STRAP_EXT_VC_COUNT_DN_DEV0 9 11
	STRAP_FIRST_RCVD_ERR_LOG_DN_DEV0 12 12
	STRAP_POISONED_ADVISORY_NONFATAL_DN_DEV0 13 13
	STRAP_GEN2_COMPLIANCE_DEV0 14 14
	STRAP_GEN2_EN_DEV0 15 15
	STRAP_GEN3_COMPLIANCE_DEV0 16 16
	STRAP_GEN4_COMPLIANCE_DEV0 17 17
	STRAP_L0S_ACCEPTABLE_LATENCY_DEV0 20 22
	STRAP_L0S_EXIT_LATENCY_DEV0 23 25
	STRAP_L1_ACCEPTABLE_LATENCY_DEV0 26 28
	STRAP_L1_EXIT_LATENCY_DEV0 29 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP3 0 0x8d2f 16 0 5
	STRAP_LINK_BW_NOTIFICATION_CAP_DN_EN_DEV0 0 0
	STRAP_LTR_EN_DEV0 1 1
	STRAP_LTR_EN_DN_DEV0 2 2
	STRAP_MAX_PAYLOAD_SUPPORT_DEV0 3 5
	STRAP_MSI_EN_DN_DEV0 6 6
	STRAP_MSTCPL_TIMEOUT_EN_DEV0 7 7
	STRAP_NO_SOFT_RESET_DN_DEV0 8 8
	STRAP_OBFF_SUPPORTED_DEV0 9 10
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_RX_PRESET_HINT_DEV0 11 13
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_DOWNSTREAM_PORT_TX_PRESET_DEV0 14 17
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_RX_PRESET_HINT_DEV0 18 20
	STRAP_PCIE_LANE_EQUALIZATION_CNTL_UPSTREAM_PORT_TX_PRESET_DEV0 21 24
	STRAP_PM_SUPPORT_DEV0 25 26
	STRAP_PM_SUPPORT_DN_DEV0 27 28
	STRAP_ATOMIC_EN_DN_DEV0 29 29
	STRAP_PMC_DSI_DN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP4 0 0x8d30 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_0_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_1_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_2_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_3_DEV0 24 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP5 0 0x8d31 17 0 5
	STRAP_PWR_BUDGET_DATA_8T0_4_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_5_DEV0 8 15
	STRAP_PWR_BUDGET_SYSTEM_ALLOCATED_DEV0 16 16
	STRAP_ATOMIC_64BIT_EN_DN_DEV0 17 17
	STRAP_ATOMIC_ROUTING_EN_DEV0 18 18
	STRAP_VC_EN_DN_DEV0 19 19
	STRAP_TwoVC_EN_DEV0 20 20
	STRAP_TwoVC_EN_DN_DEV0 21 21
	STRAP_LOCAL_DLF_SUPPORTED_DEV0 22 22
	STRAP_ACS_SOURCE_VALIDATION_DN_DEV0 23 23
	STRAP_ACS_TRANSLATION_BLOCKING_DN_DEV0 24 24
	STRAP_ACS_P2P_REQUEST_REDIRECT_DN_DEV0 25 25
	STRAP_ACS_P2P_COMPLETION_REDIRECT_DN_DEV0 26 26
	STRAP_ACS_UPSTREAM_FORWARDING_DN_DEV0 27 27
	STRAP_ACS_P2P_EGRESS_CONTROL_DN_DEV0 28 28
	STRAP_ACS_DIRECT_TRANSLATED_P2P_DN_DEV0 29 29
	STRAP_SSID_EN_DEV0 31 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP6 0 0x8d32 17 0 5
	STRAP_CFG_CRS_EN_DEV0 0 0
	STRAP_SMN_ERR_STATUS_MASK_EN_DNS_DEV0 1 1
	STRAP_INTERNAL_ERR_EN_DEV0 2 2
	STRAP_RTM1_PRESENCE_DET_SUPPORT_DEV0 3 3
	STRAP_RTM2_PRESENCE_DET_SUPPORT_DEV0 4 4
	STRAP_10BIT_TAG_COMPLETER_SUPPORTED_DEV0 5 5
	STRAP_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 6 6
	STRAP_VF_10BIT_TAG_REQUESTER_SUPPORTED_DEV0 7 7
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 8 11
	STRAP_PCIE_16GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 12 15
	STRAP_TPH_CPLR_SUPPORTED_DN_DEV0 16 17
	STRAP_MSI_EXT_MSG_DATA_CAP_DN_DEV0 18 18
	STRAP_NO_COMMAND_COMPLETED_SUPPORTED_DEV0 19 19
	STRAP_GEN5_COMPLIANCE_DEV0 20 20
	STRAP_TARGET_LINK_SPEED_DEV0 21 23
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_DSP_TX_PRESET_DEV0 24 27
	STRAP_PCIE_32GT_LANE_EQUALIZATION_CNTL_USP_TX_PRESET_DEV0 28 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP7 0 0x8d33 6 0 5
	STRAP_PORT_NUMBER_DEV0 0 7
	STRAP_MAJOR_REV_ID_DN_DEV0 8 11
	STRAP_MINOR_REV_ID_DN_DEV0 12 15
	STRAP_RP_BUSNUM_DEV0 16 23
	STRAP_DN_DEVNUM_DEV0 24 28
	STRAP_DN_FUNCID_DEV0 29 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP8 0 0x8d34 4 0 5
	STRAP_PWR_BUDGET_DATA_8T0_6_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_7_DEV0 8 15
	STRAP_PWR_BUDGET_DATA_8T0_8_DEV0 16 23
	STRAP_PWR_BUDGET_DATA_8T0_9_DEV0 24 31
regRCC_STRAP2_RCC_DEV0_PORT_STRAP9 0 0x8d35 3 0 5
	STRAP_PWR_BUDGET_DATA_8T0_a_DEV0 0 7
	STRAP_PWR_BUDGET_DATA_8T0_b_DEV0 8 15
	STRAP_VENDOR_ID_DN_DEV0 16 31
regREGS_ROM_OFFSET_CTRL 0 0xcc23 1 0 5
	ROM_OFFSET 0 6
regS2A_DOORBELL_COMMON_CTRL_REG 0 0x4f7650 1 0 3
	S2A_DOORBELL_FENCE_ONCE_TRIGGER_DIS 0 0
regS2A_DOORBELL_ENTRY_0_CTRL 0 0x4f7640 8 0 3
	S2A_DOORBELL_PORT0_ENABLE 0 0
	S2A_DOORBELL_PORT0_AWID 1 5
	S2A_DOORBELL_PORT0_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT0_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT0_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT0_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT0_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT0_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_10_CTRL 0 0x4f764a 8 0 3
	S2A_DOORBELL_PORT10_ENABLE 0 0
	S2A_DOORBELL_PORT10_AWID 1 5
	S2A_DOORBELL_PORT10_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT10_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT10_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT10_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT10_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT10_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_11_CTRL 0 0x4f764b 8 0 3
	S2A_DOORBELL_PORT11_ENABLE 0 0
	S2A_DOORBELL_PORT11_AWID 1 5
	S2A_DOORBELL_PORT11_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT11_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT11_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT11_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT11_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT11_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_12_CTRL 0 0x4f764c 8 0 3
	S2A_DOORBELL_PORT12_ENABLE 0 0
	S2A_DOORBELL_PORT12_AWID 1 5
	S2A_DOORBELL_PORT12_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT12_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT12_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT12_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT12_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT12_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_13_CTRL 0 0x4f764d 8 0 3
	S2A_DOORBELL_PORT13_ENABLE 0 0
	S2A_DOORBELL_PORT13_AWID 1 5
	S2A_DOORBELL_PORT13_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT13_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT13_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT13_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT13_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT13_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_14_CTRL 0 0x4f764e 8 0 3
	S2A_DOORBELL_PORT14_ENABLE 0 0
	S2A_DOORBELL_PORT14_AWID 1 5
	S2A_DOORBELL_PORT14_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT14_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT14_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT14_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT14_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT14_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_15_CTRL 0 0x4f764f 8 0 3
	S2A_DOORBELL_PORT15_ENABLE 0 0
	S2A_DOORBELL_PORT15_AWID 1 5
	S2A_DOORBELL_PORT15_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT15_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT15_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT15_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT15_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT15_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_1_CTRL 0 0x4f7641 8 0 3
	S2A_DOORBELL_PORT1_ENABLE 0 0
	S2A_DOORBELL_PORT1_AWID 1 5
	S2A_DOORBELL_PORT1_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT1_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT1_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT1_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT1_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT1_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_2_CTRL 0 0x4f7642 8 0 3
	S2A_DOORBELL_PORT2_ENABLE 0 0
	S2A_DOORBELL_PORT2_AWID 1 5
	S2A_DOORBELL_PORT2_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT2_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT2_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT2_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT2_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT2_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_3_CTRL 0 0x4f7643 8 0 3
	S2A_DOORBELL_PORT3_ENABLE 0 0
	S2A_DOORBELL_PORT3_AWID 1 5
	S2A_DOORBELL_PORT3_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT3_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT3_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT3_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT3_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT3_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_4_CTRL 0 0x4f7644 8 0 3
	S2A_DOORBELL_PORT4_ENABLE 0 0
	S2A_DOORBELL_PORT4_AWID 1 5
	S2A_DOORBELL_PORT4_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT4_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT4_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT4_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT4_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT4_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_5_CTRL 0 0x4f7645 8 0 3
	S2A_DOORBELL_PORT5_ENABLE 0 0
	S2A_DOORBELL_PORT5_AWID 1 5
	S2A_DOORBELL_PORT5_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT5_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT5_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT5_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT5_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT5_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_6_CTRL 0 0x4f7646 8 0 3
	S2A_DOORBELL_PORT6_ENABLE 0 0
	S2A_DOORBELL_PORT6_AWID 1 5
	S2A_DOORBELL_PORT6_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT6_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT6_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT6_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT6_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT6_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_7_CTRL 0 0x4f7647 8 0 3
	S2A_DOORBELL_PORT7_ENABLE 0 0
	S2A_DOORBELL_PORT7_AWID 1 5
	S2A_DOORBELL_PORT7_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT7_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT7_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT7_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT7_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT7_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_8_CTRL 0 0x4f7648 8 0 3
	S2A_DOORBELL_PORT8_ENABLE 0 0
	S2A_DOORBELL_PORT8_AWID 1 5
	S2A_DOORBELL_PORT8_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT8_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT8_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT8_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT8_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT8_AWADDR_31_28_VALUE 28 31
regS2A_DOORBELL_ENTRY_9_CTRL 0 0x4f7649 8 0 3
	S2A_DOORBELL_PORT9_ENABLE 0 0
	S2A_DOORBELL_PORT9_AWID 1 5
	S2A_DOORBELL_PORT9_FENCE_ENABLE 6 6
	S2A_DOORBELL_PORT9_RANGE_OFFSET 7 16
	S2A_DOORBELL_PORT9_RANGE_SIZE 17 24
	S2A_DOORBELL_PORT9_64BIT_SUPPORT_DIS 25 25
	S2A_DOORBELL_PORT9_NEED_DEDUCT_RANGE_OFFSET 26 26
	S2A_DOORBELL_PORT9_AWADDR_31_28_VALUE 28 31
regSELF_SOFT_RST 0 0xe002 16 0 5
	DSPT0_CFG_RST 0 0
	DSPT0_CFG_STICKY_RST 1 1
	DSPT0_PRV_RST 2 2
	DSPT0_PRV_STICKY_RST 3 3
	EP0_CFG_RST 4 4
	EP0_CFG_STICKY_RST 5 5
	EP0_PRV_RST 6 6
	EP0_PRV_STICKY_RST 7 7
	HRPU_SDP_PORT_RST 24 24
	GSID_SDP_PORT_RST 25 25
	GMIU_SDP_PORT_RST 26 26
	GMID_SDP_PORT_RST 27 27
	SWUS_SHADOW_RST 28 28
	CORE_STICKY_RST 29 29
	RELOAD_STRAP 30 30
	CORE_RST 31 31
regSELF_SOFT_RST_2 0 0xe016 12 0 5
	DSPT3_CFG_RST 0 0
	DSPT3_CFG_STICKY_RST 1 1
	DSPT3_PRV_RST 2 2
	DSPT3_PRV_STICKY_RST 3 3
	EP3_CFG_RST 4 4
	EP3_CFG_STICKY_RST 5 5
	EP3_PRV_RST 6 6
	EP3_PRV_STICKY_RST 7 7
	GMISP0_SDP_PORT_RST 24 24
	STRAP_RST 25 25
	NBIF_S5_RST 30 30
	NBIF_S5_CDC_RST 31 31
regSHADOW_BASE_ADDR_1 0 0xc004 0 0 5
regSHADOW_BASE_ADDR_2 0 0xc005 0 0 5
regSHADOW_COMMAND 0 0xc001 0 0 5
regSHADOW_IO_BASE_LIMIT 0 0xc007 0 0 5
regSHADOW_IO_BASE_LIMIT_HI 0 0xc00c 0 0 5
regSHADOW_MEM_BASE_LIMIT 0 0xc008 0 0 5
regSHADOW_PREF_BASE_LIMIT 0 0xc009 0 0 5
regSHADOW_PREF_BASE_UPPER 0 0xc00a 0 0 5
regSHADOW_PREF_LIMIT_UPPER 0 0xc00b 0 0 5
regSHADOW_SUB_BUS_NUMBER_LATENCY 0 0xc006 0 0 5
regSHUB_GFX_DRV_VPU_RST 0 0x4f7801 1 0 3
	GFX_DRV_MODE1_RST 0 0
regSHUB_HARD_RST_CTRL 0 0x4f7810 5 0 3
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	SDP_PORT_RESET_EN 4 4
	SION_AON_RESET_EN 5 5
regSHUB_LINK_RESET 0 0x4f7802 4 0 3
	LINK_P0_RESET 0 0
	LINK_P1_RESET 1 1
	LINK_P2_RESET 2 2
	LINK_P3_RESET 3 3
regSHUB_PF_FLR_RST 0 0x4f7800 4 0 3
	DEV0_PF0_FLR_RST 0 0
	DEV0_PF1_FLR_RST 1 1
	DEV0_PF2_FLR_RST 2 2
	DEV0_PF3_FLR_RST 3 3
regSHUB_RST_MISC_TRL 0 0x4f7813 0 0 3
regSHUB_SDP_PORT_RST 0 0x4f7812 13 0 3
	NBIFSION_BIF_SDP_PORT_RST 1 1
	ATHUB_HST_SDP_PORT_RST 2 2
	ATHUB_DMA_SDP_PORT_RST 3 3
	ATDMA_NBIFSOIN_SDP_PORT_RST 4 4
	MP4SDP_SDP_PORT_RST 6 6
	GDC_HST_SDP_PORT_RST 7 7
	NTB_HST_SDP_PORT_RST 8 8
	NTB_DMA_SDP_PORT_RST 9 9
	MPDMATF_DMA_SDP_PORT_RST 10 10
	MPDMAPM_DMA_SDP_PORT_RST 11 11
	MPDMATF_HST_SDP_PORT_RST 12 12
	SHUB_CNDI_HST_SDP_PORT_RST 13 13
	SION_AON_RST 24 24
regSHUB_SOFT_RST_CTRL 0 0x4f7811 5 0 3
	COR_RESET_EN 0 0
	REG_RESET_EN 1 1
	STY_RESET_EN 2 2
	SDP_PORT_RESET_EN 4 4
	SION_AON_RESET_EN 5 5
regSLOT_CAP 0 0x1b 12 0 5
	ATTN_BUTTON_PRESENT 0 0
	PWR_CONTROLLER_PRESENT 1 1
	MRL_SENSOR_PRESENT 2 2
	ATTN_INDICATOR_PRESENT 3 3
	PWR_INDICATOR_PRESENT 4 4
	HOTPLUG_SURPRISE 5 5
	HOTPLUG_CAPABLE 6 6
	SLOT_PWR_LIMIT_VALUE 7 14
	SLOT_PWR_LIMIT_SCALE 15 16
	ELECTROMECH_INTERLOCK_PRESENT 17 17
	NO_COMMAND_COMPLETED_SUPPORTED 18 18
	PHYSICAL_SLOT_NUM 19 31
regSLOT_CAP2 0 0x23 1 0 5
	INBAND_PD_DISABLE_SUPPORTED 0 0
regSLOT_CNTL 0 0x1c 13 0 5
	ATTN_BUTTON_PRESSED_EN 0 0
	PWR_FAULT_DETECTED_EN 1 1
	MRL_SENSOR_CHANGED_EN 2 2
	PRESENCE_DETECT_CHANGED_EN 3 3
	COMMAND_COMPLETED_INTR_EN 4 4
	HOTPLUG_INTR_EN 5 5
	ATTN_INDICATOR_CNTL 6 7
	PWR_INDICATOR_CNTL 8 9
	PWR_CONTROLLER_CNTL 10 10
	ELECTROMECH_INTERLOCK_CNTL 11 11
	DL_STATE_CHANGED_EN 12 12
	AUTO_SLOT_PWR_LIMIT_DISABLE 13 13
	INBAND_PD_DISABLE 14 14
regSLOT_CNTL2 0 0x24 1 0 5
	RESERVED 0 15
regSLOT_STATUS 0 0x1c 9 0 5
	ATTN_BUTTON_PRESSED 0 0
	PWR_FAULT_DETECTED 1 1
	MRL_SENSOR_CHANGED 2 2
	PRESENCE_DETECT_CHANGED 3 3
	COMMAND_COMPLETED 4 4
	MRL_SENSOR_STATE 5 5
	PRESENCE_DETECT_STATE 6 6
	ELECTROMECH_INTERLOCK_STATUS 7 7
	DL_STATE_CHANGED 8 8
regSLOT_STATUS2 0 0x24 1 0 5
	RESERVED 0 15
regSMN_APERTURE_ID_A 0 0x28a011d 2 0 5
	SMU_APERTURE_ID 0 11
	PCS_APERTURE_ID 12 23
regSMN_APERTURE_ID_B 0 0x28a011e 2 0 5
	IOHUB_APERTURE_ID 0 11
	NBIF_APERTURE_ID 12 23
regSMN_MST_CNTL0 0 0xe889 9 0 5
	SMN_ARB_MODE 0 1
	SMN_ZERO_BE_WR_EN_UPS 8 8
	SMN_ZERO_BE_RD_EN_UPS 9 9
	SMN_POST_MASK_EN_UPS 10 10
	MULTI_SMN_TRANS_ID_DIS_UPS 11 11
	SMN_ZERO_BE_WR_EN_DNS_DEV0 16 16
	SMN_ZERO_BE_RD_EN_DNS_DEV0 20 20
	SMN_POST_MASK_EN_DNS_DEV0 24 24
	MULTI_SMN_TRANS_ID_DIS_DNS_DEV0 28 28
regSMN_MST_CNTL1 0 0xe83e 2 0 5
	SMN_ERRRSP_DATA_ALLF_DIS_UPS 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_DNS_DEV0 16 16
regSMN_MST_EP_CNTL1 0 0xe88a 8 0 5
	SMN_POST_MASK_EN_EP_DEV0_PF0 0 0
	SMN_POST_MASK_EN_EP_DEV0_PF1 1 1
	SMN_POST_MASK_EN_EP_DEV0_PF2 2 2
	SMN_POST_MASK_EN_EP_DEV0_PF3 3 3
	SMN_POST_MASK_EN_EP_DEV0_PF4 4 4
	SMN_POST_MASK_EN_EP_DEV0_PF5 5 5
	SMN_POST_MASK_EN_EP_DEV0_PF6 6 6
	SMN_POST_MASK_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL2 0 0xe88b 8 0 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF0 0 0
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF1 1 1
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF2 2 2
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF3 3 3
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF4 4 4
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF5 5 5
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF6 6 6
	MULTI_SMN_TRANS_ID_DIS_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL3 0 0xe83c 8 0 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_WR_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL4 0 0xe83d 8 0 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF0 0 0
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF1 1 1
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF2 2 2
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF3 3 3
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF4 4 4
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF5 5 5
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF6 6 6
	SMN_ZERO_BE_RD_EN_EP_DEV0_PF7 7 7
regSMN_MST_EP_CNTL5 0 0xe83f 8 0 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF0 0 0
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF1 1 1
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF2 2 2
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF3 3 3
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF4 4 4
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF5 5 5
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF6 6 6
	SMN_ERRRSP_DATA_ALLF_DIS_EP_DEV0_PF7 7 7
regSMU_INT_PIN_SHARING_PORT_INDICATOR 0 0x28a012f 2 0 5
	LINK_MANAGEMENT_INT_STATUS 0 15
	LTR_INT_STATUS 16 31
regSMU_INT_PIN_SHARING_PORT_INDICATOR_TWO 0 0x28a013a 2 0 5
	DPC_INT_STATUS 0 15
	PD_INT_STATUS 16 31
regSMU_PCIE_FENCED1_REG 0 0x28a0200 1 0 5
	MP0_PCIE_CROSSFIRE_LOCKDOWN_EN 0 0
regSMU_PCIE_FENCED2_REG 0 0x28a0201 1 0 5
	MP0_PCIE_OVERCLOCKING_EN 0 0
regSUC_DATA 0 0xc039 0 0 5
regSUC_INDEX 0 0xc038 0 0 5
regSUM_DATA 0 0xec39 0 0 5
regSUM_INDEX 0 0xec38 0 0 5
regSUM_INDEX_HI 0 0xec3b 0 0 5
regSWRST_COMMAND_0 0 0x28a0102 18 0 5
	PORT0_COR_RESET 0 0
	PORT0_CFG_RESET 8 8
	PORT1_CFG_RESET 9 9
	PORT2_CFG_RESET 10 10
	PORT3_CFG_RESET 11 11
	PORT4_CFG_RESET 12 12
	PORT5_CFG_RESET 13 13
	PORT6_CFG_RESET 14 14
	PORT7_CFG_RESET 15 15
	PORT8_CFG_RESET 16 16
	BIF0_GLOBAL_RESET 24 24
	BIF0_CALIB_RESET 25 25
	BIF0_CORE_RESET 26 26
	BIF0_REGISTER_RESET 27 27
	BIF0_PHY_RESET 28 28
	BIF0_STICKY_RESET 29 29
	BIF0_CONFIG_RESET 30 30
	BIF0_SDP_CREDIT_RESET 31 31
regSWRST_COMMAND_1 0 0x28a0103 24 0 5
	RESETPCS0 0 0
	RESETPCS1 1 1
	RESETPCS2 2 2
	RESETPCS3 3 3
	RESETPCS4 4 4
	RESETPCS5 5 5
	RESETPCS6 6 6
	RESETPCS7 7 7
	RESETPCS8 8 8
	RESETPCS9 9 9
	RESETPCS10 10 10
	RESETPCS11 11 11
	RESETPCS12 12 12
	RESETPCS13 13 13
	RESETPCS14 14 14
	RESETPCS15 15 15
	SWITCHCLK 21 21
	RESETPCFG 25 25
	RESETLNCT 26 26
	RESETMNTR 27 27
	RESETHLTR 28 28
	RESETCPM 29 29
	RESETPHY0 30 30
	TOGGLESTRAP 31 31
regSWRST_COMMAND_STATUS 0 0x28a0100 13 0 5
	RECONFIGURE 0 0
	ATOMIC_RESET 1 1
	RESET_COMPLETE 16 16
	WAIT_STATE 17 17
	PERST_ASRT 18 18
	SWUS_LINK_RESET 24 24
	SWUS_LINK_RESET_CFG_ONLY 25 25
	SWUS_LINK_RESET_PHY_CALIB 26 26
	SWDS_LINK_RESET 27 27
	SWDS_LINK_RESET_CFG_ONLY 28 28
	LINK_RESET_TYPE_HOT_RESET 29 29
	LINK_RESET_TYPE_LINK_DISABLE 30 30
	LINK_RESET_TYPE_LINK_DOWN 31 31
regSWRST_CONTROL_0 0 0x28a0104 18 0 5
	PORT0_COR_RCEN 0 0
	PORT0_CFG_RCEN 8 8
	PORT1_CFG_RCEN 9 9
	PORT2_CFG_RCEN 10 10
	PORT3_CFG_RCEN 11 11
	PORT4_CFG_RCEN 12 12
	PORT5_CFG_RCEN 13 13
	PORT6_CFG_RCEN 14 14
	PORT7_CFG_RCEN 15 15
	PORT8_CFG_RCEN 16 16
	BIF0_GLOBAL_RESETRCEN 24 24
	BIF0_CALIB_RESETRCEN 25 25
	BIF0_CORE_RESETRCEN 26 26
	BIF0_REGISTER_RESETRCEN 27 27
	BIF0_PHY_RESETRCEN 28 28
	BIF0_STICKY_RESETRCEN 29 29
	BIF0_CONFIG_RESETRCEN 30 30
	BIF0_SDP_CREDIT_RESETRCEN 31 31
regSWRST_CONTROL_1 0 0x28a0105 24 0 5
	PCSRESET0_RCEN 0 0
	PCSRESET1_RCEN 1 1
	PCSRESET2_RCEN 2 2
	PCSRESET3_RCEN 3 3
	PCSRESET4_RCEN 4 4
	PCSRESET5_RCEN 5 5
	PCSRESET6_RCEN 6 6
	PCSRESET7_RCEN 7 7
	PCSRESET8_RCEN 8 8
	PCSRESET9_RCEN 9 9
	PCSRESET10_RCEN 10 10
	PCSRESET11_RCEN 11 11
	PCSRESET12_RCEN 12 12
	PCSRESET13_RCEN 13 13
	PCSRESET14_RCEN 14 14
	PCSRESET15_RCEN 15 15
	SWITCHCLK_RCEN 21 21
	RESETPCFG_RCEN 25 25
	RESETLNCT_RCEN 26 26
	RESETMNTR_RCEN 27 27
	RESETHLTR_RCEN 28 28
	RESETCPM_RCEN 29 29
	RESETPHY0_RCEN 30 30
	STRAPVLD_RCEN 31 31
regSWRST_CONTROL_2 0 0x28a0106 18 0 5
	PORT0_COR_ATEN 0 0
	PORT0_CFG_ATEN 8 8
	PORT1_CFG_ATEN 9 9
	PORT2_CFG_ATEN 10 10
	PORT3_CFG_ATEN 11 11
	PORT4_CFG_ATEN 12 12
	PORT5_CFG_ATEN 13 13
	PORT6_CFG_ATEN 14 14
	PORT7_CFG_ATEN 15 15
	PORT8_CFG_ATEN 16 16
	BIF0_GLOBAL_RESETATEN 24 24
	BIF0_CALIB_RESETATEN 25 25
	BIF0_CORE_RESETATEN 26 26
	BIF0_REGISTER_RESETATEN 27 27
	BIF0_PHY_RESETATEN 28 28
	BIF0_STICKY_RESETATEN 29 29
	BIF0_CONFIG_RESETATEN 30 30
	BIF0_SDP_CREDIT_RESETATEN 31 31
regSWRST_CONTROL_3 0 0x28a0107 24 0 5
	PCSRESET0_ATEN 0 0
	PCSRESET1_ATEN 1 1
	PCSRESET2_ATEN 2 2
	PCSRESET3_ATEN 3 3
	PCSRESET4_ATEN 4 4
	PCSRESET5_ATEN 5 5
	PCSRESET6_ATEN 6 6
	PCSRESET7_ATEN 7 7
	PCSRESET8_ATEN 8 8
	PCSRESET9_ATEN 9 9
	PCSRESET10_ATEN 10 10
	PCSRESET11_ATEN 11 11
	PCSRESET12_ATEN 12 12
	PCSRESET13_ATEN 13 13
	PCSRESET14_ATEN 14 14
	PCSRESET15_ATEN 15 15
	SWITCHCLK_ATEN 21 21
	RESETPCFG_ATEN 25 25
	RESETLNCT_ATEN 26 26
	RESETMNTR_ATEN 27 27
	RESETHLTR_ATEN 28 28
	RESETCPM_ATEN 29 29
	RESETPHY0_ATEN 30 30
	STRAPVLD_ATEN 31 31
regSWRST_CONTROL_4 0 0x28a0108 18 0 5
	PORT0_COR_WREN 0 0
	PORT0_CFG_WREN 8 8
	PORT1_CFG_WREN 9 9
	PORT2_CFG_WREN 10 10
	PORT3_CFG_WREN 11 11
	PORT4_CFG_WREN 12 12
	PORT5_CFG_WREN 13 13
	PORT6_CFG_WREN 14 14
	PORT7_CFG_WREN 15 15
	PORT8_CFG_WREN 16 16
	BIF0_GLOBAL_WRRESETEN 24 24
	BIF0_CALIB_WRRESETEN 25 25
	BIF0_CORE_WRRESETEN 26 26
	BIF0_REGISTER_WRRESETEN 27 27
	BIF0_PHY_WRRESETEN 28 28
	BIF0_STICKY_WRRESETEN 29 29
	BIF0_CONFIG_WRRESETEN 30 30
	BIF0_SDP_CREDIT_WRRESETEN 31 31
regSWRST_CONTROL_5 0 0x28a0109 24 0 5
	PCSRESET0_WREN 0 0
	PCSRESET1_WREN 1 1
	PCSRESET2_WREN 2 2
	PCSRESET3_WREN 3 3
	PCSRESET4_WREN 4 4
	PCSRESET5_WREN 5 5
	PCSRESET6_WREN 6 6
	PCSRESET7_WREN 7 7
	PCSRESET8_WREN 8 8
	PCSRESET9_WREN 9 9
	PCSRESET10_WREN 10 10
	PCSRESET11_WREN 11 11
	PCSRESET12_WREN 12 12
	PCSRESET13_WREN 13 13
	PCSRESET14_WREN 14 14
	PCSRESET15_WREN 15 15
	WRSWITCHCLK_EN 21 21
	WRRESETPCFG_EN 25 25
	WRRESETLNCT_EN 26 26
	WRRESETMNTR_EN 27 27
	WRRESETHLTR_EN 28 28
	WRRESETCPM_EN 29 29
	WRRESETPHY0_EN 30 30
	WRSTRAPVLD_EN 31 31
regSWRST_CONTROL_6 0 0x28a010a 11 0 5
	HOLD_TRAINING_A 0 0
	HOLD_TRAINING_B 1 1
	HOLD_TRAINING_C 2 2
	HOLD_TRAINING_D 3 3
	HOLD_TRAINING_E 4 4
	HOLD_TRAINING_F 5 5
	HOLD_TRAINING_G 6 6
	HOLD_TRAINING_H 7 7
	HOLD_TRAINING_I 8 8
	HOLD_TRAINING_J 9 9
	HOLD_TRAINING_K 10 10
regSWRST_EP_COMMAND_0 0 0x28a010b 4 0 5
	EP_CFG_RESET_ONLY 0 0
	EP_HOT_RESET 8 8
	EP_LNKDWN_RESET 9 9
	EP_LNKDIS_RESET 10 10
regSWRST_EP_CONTROL_0 0 0x28a010c 4 0 5
	EP_CFG_RESET_ONLY_EN 0 0
	EP_HOT_RESET_EN 8 8
	EP_LNKDWN_RESET_EN 9 9
	EP_LNKDIS_RESET_EN 10 10
regSWRST_GENERAL_CONTROL 0 0x28a0101 11 0 5
	RECONFIGURE_EN 0 0
	ATOMIC_RESET_EN 1 1
	RESET_PERIOD 2 4
	WAIT_LINKUP 8 8
	FORCE_REGIDLE 9 9
	BLOCK_ON_IDLE 10 10
	CONFIG_XFER_MODE 12 12
	BYPASS_PCS_HOLD 17 17
	MP1_PCIE_CROSSFIRE_LOCKDOWN_EN 24 24
	IGNORE_SDP_RESET 25 25
	WAIT_FOR_SDP_CREDITS 26 26
