I Dr M A Raheem from MJCET Hyderabad, I extend my sincere gratitude to Kunal Ghosh and the entire team at VLSI System Design (VSD) for providing me the opportunity to be part of this groundbreaking RISC-V SoC Tapeout Program.

I also acknowledge the invaluable support of RISC-V International, India Semiconductor Mission (ISM), VLSI Society of India (VSI), and Efabless whose collaboration has made this initiative possible.


