UVM_INFO <removed>@ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ...
Started building...
Ended building...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'run'
UVM_INFO @ 0: env.bus.sqr@@seq [STARTING_SEQ] 

Starting seq sequence...

UVM_INFO <removed> @ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.Ra in map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h1 : updated value = 'h1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h1 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_reset'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'reset'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h2 : updated value = 'h2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'reset'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h2 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_reset'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_reset'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h4 : updated value = 'h4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h4 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_configure'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'configure'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h8 : updated value = 'h8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h8 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'configure'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_configure'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h10 : updated value = 'h10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_configure'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h10 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_main'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_main'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h20 : updated value = 'h20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'main'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h20 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'main'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #6
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_main'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h40 : updated value = 'h40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h40 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_main'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #7
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h80 : updated value = 'h80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'pre_shutdown'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h80 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'shutdown'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'shutdown'
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h100 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x100
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h100 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x100
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h200 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x200
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h200 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x200
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h400 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x400
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h400 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x400
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h800 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x800
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h800 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x800
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h1000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x1000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h1000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x1000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h2000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x2000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h2000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x2000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h4000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x4000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h4000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x4000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h8000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x8000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h8000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x8000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #16
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h10000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x10000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h10000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x10000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #17
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h20000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x20000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h20000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x20000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #18
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h40000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x40000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h40000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x40000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #19
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h80000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x80000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h80000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x80000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h100000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x100000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h100000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x100000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #21
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h200000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x200000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h200000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x200000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #22
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h400000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x400000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h400000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x400000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #23
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h800000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x800000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h800000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x800000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h1000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x1000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h1000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x1000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h2000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x2000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h2000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x2000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h4000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x4000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h4000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x4000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h8000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x8000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h8000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x8000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h10000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x10000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h10000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x10000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h20000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x20000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h20000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x20000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h40000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x40000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h40000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x40000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h80000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x80000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='h80000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0x80000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=0
UVM_INFO <removed> @ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] Verifying bits in register regmodel.Rb in map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h1 : updated value = 'h1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h1 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #1
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h2 : updated value = 'h2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h2 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #2
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h4 : updated value = 'h4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h4 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h8 : updated value = 'h8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h8 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #4
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h10 : updated value = 'h10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h10 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h20 : updated value = 'h20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h20 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #6
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h40 : updated value = 'h40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h40 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=40
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #7
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h80 : updated value = 'h80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h80 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=80
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #8
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h100 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x100
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h100 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x100
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #9
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h200 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x200
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h200 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x200
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #10
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h400 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x400
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h400 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x400
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #11
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h800 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x800
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h800 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x800
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #12
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h1000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x1000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h1000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x1000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #13
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h2000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x2000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h2000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x2000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #14
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h4000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x4000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h4000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x4000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #15
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h8000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x8000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h8000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x8000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #16
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h10000 : updated value = 'h10000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x10000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h10000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h10000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=10000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #17
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h20000 : updated value = 'h20000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x20000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h20000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h20000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=20000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #18
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h40000 : updated value = 'h40000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x40000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h40000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h40000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=40000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #19
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h80000 : updated value = 'h80000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x80000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h80000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h80000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=80000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #20
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h100000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h100000 : updated value = 'h100000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h100000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x100000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h100000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h100000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=100000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #21
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h200000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h200000 : updated value = 'h200000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h200000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x200000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h200000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h200000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=200000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #22
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h400000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h400000 : updated value = 'h400000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h400000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x400000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h400000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h400000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=400000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RW bit #23
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h800000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h800000 : updated value = 'h800000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h800000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x800000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h800000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h800000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=800000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h0 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h0 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #24
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h1000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x1000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h1000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h1000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h1000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x1000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #25
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h2000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x2000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h2000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x2000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #26
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h4000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x4000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h4000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h4000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h4000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x4000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #27
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h8000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x8000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h8000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h8000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h8000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x8000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #28
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h10000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x10000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h10000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h10000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h10000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x10000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #29
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h20000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x20000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h20000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h20000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h20000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x20000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #30
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h40000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x40000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h40000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h40000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h40000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x40000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed>@ 0: env.bus.sqr@@seq.reg_single_bit_bash_seq [uvm_reg_bit_bash_seq] ...Bashing RO bit #31
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h80000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x80000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h80000000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h80000000 : updated value = 'h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h80000000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x80000000
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h0
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h0 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=0
UVM_INFO tb_run.sv(61) @ 0: test [Test] Verifying aliasing...
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'hdeadbeef at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='hdeadbeef : updated value = 'hef
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'hdeadbeef at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Ra=0xdeadbeef
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='hef
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'hef at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=ef
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='hef
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'hef at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=ef
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h87654320 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h87654320 : updated value = 'h650020
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h87654320 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Wrote register via map regmodel.uvm_reg_map: regmodel.Rb=0x87654320
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h650020
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h650020 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=650020
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h650020
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h650020 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=650020
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'ha5 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='ha5 : updated value = 'h6500a5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'ha5 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h6500a5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h6500a5 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=6500a5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h6500a5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h6500a5 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=6500a5
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'hc3 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='hc3 : updated value = 'h6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'hc3 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h6500c3 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h6500c3 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'hbd0000 at 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Ra: value='hbd0000 : updated value = 'h6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'hbd0000 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h6500c3 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h6500c3 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=6500c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Writing 'h2a0000 at 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed>@ 0: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.Rb: value='h2a0000 : updated value = 'h2a00c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Wrote 'h2a0000 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h0 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Ra: value='h2a00c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h2a00c3 at 'h0 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Ra=2a00c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Reading address 'h100 via map "regmodel.uvm_reg_map"...
UVM_INFO <removed> @ 0: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.Rb: value='h2a00c3
UVM_INFO <removed> @ 0: reporter [uvm_reg_map] Read 'h2a00c3 at 'h100 via map "regmodel.uvm_reg_map": UVM_IS_OK...
UVM_INFO @ 0: reporter [RegModel] Read  register via map regmodel.uvm_reg_map: regmodel.Rb=2a00c3
UVM_INFO <removed> @ 0: reporter [TEST_DONE] All end-of-test objections have been dropped. Calling stop tasks
UVM_INFO <removed> @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'run'
UVM_INFO <removed> @ 0: env.bus.sqr [PHASESEQ] No default sequence to kill for phase 'post_shutdown'
UVM_INFO <removed> @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

Quit count :     0 of    10
** Report counts by severity
UVM_INFO : 1190
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[PHASESEQ]    26
[REG_PREDICT]   274
[RNTST]     1
[RegModel]   270
[STARTING_SEQ]     1
[TEST_DONE]     2
[Test]     1
[UVM/RELNOTES]     1
[uvm_reg_bit_bash_seq]    66
[uvm_reg_map]   548

Simulation complete via $finish(1) at time 0 FS + 485
/home/nlv17015/sld_workareas/uvm12_test/work/uvm-1.2/src/base/uvm_root.svh:517     $finish;

