
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.972793                       # Number of seconds simulated
sim_ticks                                1972793254000                       # Number of ticks simulated
final_tick                               1972793254000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1473469                       # Simulator instruction rate (inst/s)
host_op_rate                                  2360239                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3120009625                       # Simulator tick rate (ticks/s)
host_mem_usage                                 621652                       # Number of bytes of host memory used
host_seconds                                   632.30                       # Real time elapsed on the host
sim_insts                                   931679912                       # Number of instructions simulated
sim_ops                                    1492387794                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1098496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        48384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           48384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                756                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             556823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                568566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           24526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                24526                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           24526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            556823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               593092                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684107                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342491                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455639                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3945586508                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679912                       # Number of instructions committed
system.cpu.committedOps                    1492387794                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881082                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881082                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935078                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026595                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342490                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3945586508                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024160     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387794                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.894440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.397085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.894440                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180231                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577441                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322122                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899563                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899563                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899563                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106666                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20369                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3127035                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3127035                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3127035                       # number of overall misses
system.cpu.dcache.overall_misses::total       3127035                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86139305000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86139305000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1231889000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1231889000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87371194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87371194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87371194000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87371194000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026598                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026598                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026598                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000362                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007123                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007123                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27727.250049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27727.250049                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60478.619471                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60478.619471                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27940.587170                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27940.587170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27940.587170                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27940.587170                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1428956                       # number of writebacks
system.cpu.dcache.writebacks::total           1428956                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106666                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20369                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3127035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3127035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3127035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3127035                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83032639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83032639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1211520000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1211520000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84244159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84244159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84244159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84244159000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26727.250049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26727.250049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59478.619471                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59478.619471                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26940.587170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26940.587170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26940.587170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26940.587170                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126523                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.958838                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455639                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3992990.741047                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.958838                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.544841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.544841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911641                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455276                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455276                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455276                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           363                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          363                       # number of overall misses
system.cpu.icache.overall_misses::total           363                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67224000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67224000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67224000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67224000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67224000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67224000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455639                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455639                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455639                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 185190.082645                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 185190.082645                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 185190.082645                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 185190.082645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 185190.082645                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 185190.082645                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          363                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66861000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66861000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66861000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66861000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66861000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 184190.082645                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 184190.082645                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 184190.082645                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 184190.082645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 184190.082645                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 184190.082645                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.632509                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253978                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.656068                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.007457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.516866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.108187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51742399                       # Number of tag accesses
system.l2.tags.data_accesses                 51742399                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1428956                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1428956                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3377                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413466                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1416843                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416844                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1416843                       # number of overall hits
system.l2.overall_hits::total                 1416844                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              362                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693200                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693200                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 362                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710192                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710554                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                362                       # number of overall misses
system.l2.overall_misses::cpu.data            1710192                       # number of overall misses
system.l2.overall_misses::total               1710554                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1145507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1145507500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66304500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66304500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63531246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63531246500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66304500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64676754000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64743058500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66304500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64676754000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64743058500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1428956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1428956                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               363                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127398                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              363                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127398                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.834209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834209                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997245                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545022                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546905                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.546958                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546905                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.546958                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 67414.518597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67414.518597                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 183161.602210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 183161.602210                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37521.407099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37521.407099                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 183161.602210                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37818.416880                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37849.175472                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 183161.602210                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37818.416880                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37849.175472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708084                       # number of writebacks
system.l2.writebacks::total                   1708084                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693200                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693200                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710554                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710554                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    975587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    975587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62684500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62684500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46599246500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46599246500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62684500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47574834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47637518500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62684500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47574834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47637518500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.834209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545022                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.546958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.546958                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 57414.518597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57414.518597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 173161.602210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 173161.602210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27521.407099                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27521.407099                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 173161.602210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27818.416880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27849.175472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 173161.602210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27818.416880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27849.175472                       # average overall mshr miss latency
system.l2.replacements                        1708527                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14362.269337                       # Cycle average of tags in use
system.l3.tags.total_refs                     3418791                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17526                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.069668                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        249.172895                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14113.096442                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.015208                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.861395                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.876603                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16277                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  54718182                       # Number of tag accesses
system.l3.tags.data_accesses                 54718182                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708083                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708083                       # number of WritebackDirty hits
system.l3.ReadSharedReq_hits::cpu.data        1693028                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693028                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693028                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693028                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693028                       # number of overall hits
system.l3.overall_hits::total                 1693028                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          362                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          172                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             534                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 362                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17164                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17526                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                362                       # number of overall misses
system.l3.overall_misses::cpu.data              17164                       # number of overall misses
system.l3.overall_misses::total                 17526                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    788675500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     788675500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58702500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     39084500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     97787000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58702500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     827760000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        886462500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58702500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    827760000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       886462500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708083                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708083                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          362                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693200                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693562                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               362                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710192                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710554                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              362                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710192                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710554                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000102                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000315                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010036                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010246                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010036                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010246                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 46414.518597                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 46414.518597                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 162161.602210                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 227235.465116                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 183121.722846                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 162161.602210                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 48226.520625                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 50579.852790                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 162161.602210                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 48226.520625                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 50579.852790                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  756                       # number of writebacks
system.l3.writebacks::total                       756                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          362                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          172                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          534                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            362                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17164                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17526                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           362                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17164                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17526                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    516803500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    516803500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52910500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     36332500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     89243000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52910500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    553136000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    606046500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52910500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    553136000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    606046500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000102                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010036                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010246                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010036                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010246                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 30414.518597                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 30414.518597                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 146161.602210                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 211235.465116                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 167121.722846                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 146161.602210                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 32226.520625                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 34579.852790                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 146161.602210                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 32226.520625                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 34579.852790                       # average overall mshr miss latency
system.l3.replacements                           1142                       # number of replacements
system.membus.snoop_filter.tot_requests         18388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          756                       # Transaction distribution
system.membus.trans_dist::CleanEvict              106                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           534                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1170048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1170048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1170048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17526                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21414500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87632500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            569                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          569                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3137796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1698396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9380593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9381376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291583424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291610304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709669                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109365760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000118                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010845                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836498     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    569      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4556002000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            544500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690552500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1972793254000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693562                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1708839                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             540                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693562                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5129345                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218792768                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1142                       # Total snoops (count)
system.tol3bus.snoopTraffic                     48384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3419933                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000334                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.018271                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3418791     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1142      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3419933                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3417478500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2565831000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
