# UVM Verification Project (Ongoing)

This repository contains an ongoing SystemVerilog UVM verification
environment developed as part of structured learning and upskilling.

The EDA playground link has the latest code that can be simulated.

EDA Playground link: https://edaplayground.com/x/SGa6

## Project Overview/Plan
- UVM-based verification environment
- APB agent (driver, monitor, sequencer, coverage)
- Environment with scoreboard, coverage, model
- Register access tests
- Randomized stimulus
- Built and simulated using EDA Playground

## Status
Work in progress

## Tools
- SystemVerilog
- UVM 1.2
- EDA Playground 

## Author
Sidhartha Jain
