# 🛠️ VeriLearn : Where Verilog meets vibess

Welcome to **VeriLearn**, where I'll be sharing my  journey of verilog coding, a curated collection of simple and well-structured Verilog design examples. This repository is made for **beginners**, **students**, and **enthusiasts** who want to gain hands-on experience with digital design using **Verilog HDL**.

---

## 🔍 About

This repo includes a variety of basic Verilog modules that are:

- ✅ Easy to understand  
- 💬 Well-commented  
- 🎓 Educational  
- 🧪 Paired with testbenches  
- 🚀 Ideal for learning and practice  

Each design comes with:
- A brief description of its functionality
- A testbench to validate behavior
- Clear modular coding style
- waveform analysis

---

## 📂 Repository Structure
---

## 🧠 Topics Covered

- Logic Gates (AND, OR, NOT, etc.)
- Multiplexers
- Encoders & Decoders
- Flip-Flops & Latches
- Counters (up/down, synchronous/asynchronous)
- Finite State Machines (FSMs)
- Simple ALUs
- More coming soon...

---

## 🤝 Contributing

Pull requests are welcome! If you'd like to add a new module, improve comments, or fix any issue, feel free to fork the repo and create a PR.

---

## 🙋‍♂️ Connect With Me

📇 **LinkedIn**: [Chandrashekar Dappin](https://www.linkedin.com/in/chandrashekar-dappin)

---

Happy Coding! 🚀  
