command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4265734	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_rot_rm_T1_1.c								
ANR	4265735	Function	gen_rot_rm_T1	1:0:0:3017							
ANR	4265736	FunctionDef	"gen_rot_rm_T1 (DisasContext * s , int ot , int op1 , int is_right)"		4265735	0					
ANR	4265737	CompoundStatement		3:0:75:3017	4265735	0					
ANR	4265738	IdentifierDeclStatement	target_ulong mask = ( ot == OT_QUAD ? 0x3f : 0x1f ) ;	5:4:82:131	4265735	0	True				
ANR	4265739	IdentifierDecl	mask = ( ot == OT_QUAD ? 0x3f : 0x1f )		4265735	0					
ANR	4265740	IdentifierDeclType	target_ulong		4265735	0					
ANR	4265741	Identifier	mask		4265735	1					
ANR	4265742	AssignmentExpression	mask = ( ot == OT_QUAD ? 0x3f : 0x1f )		4265735	2		=			
ANR	4265743	Identifier	mask		4265735	0					
ANR	4265744	ConditionalExpression	ot == OT_QUAD ? 0x3f : 0x1f		4265735	1					
ANR	4265745	Condition	ot == OT_QUAD		4265735	0					
ANR	4265746	EqualityExpression	ot == OT_QUAD		4265735	0		==			
ANR	4265747	Identifier	ot		4265735	0					
ANR	4265748	Identifier	OT_QUAD		4265735	1					
ANR	4265749	PrimaryExpression	0x3f		4265735	1					
ANR	4265750	PrimaryExpression	0x1f		4265735	2					
ANR	4265751	IdentifierDeclStatement	"TCGv_i32 t0 , t1 ;"	7:4:138:153	4265735	1	True				
ANR	4265752	IdentifierDecl	t0		4265735	0					
ANR	4265753	IdentifierDeclType	TCGv_i32		4265735	0					
ANR	4265754	Identifier	t0		4265735	1					
ANR	4265755	IdentifierDecl	t1		4265735	1					
ANR	4265756	IdentifierDeclType	TCGv_i32		4265735	0					
ANR	4265757	Identifier	t1		4265735	1					
ANR	4265758	IfStatement	if ( op1 == OR_TMP0 )		4265735	2					
ANR	4265759	Condition	op1 == OR_TMP0	13:8:182:195	4265735	0	True				
ANR	4265760	EqualityExpression	op1 == OR_TMP0		4265735	0		==			
ANR	4265761	Identifier	op1		4265735	0					
ANR	4265762	Identifier	OR_TMP0		4265735	1					
ANR	4265763	CompoundStatement		11:24:122:122	4265735	1					
ANR	4265764	ExpressionStatement	gen_op_ld_T0_A0 ( ot + s -> mem_index )	15:8:209:243	4265735	0	True				
ANR	4265765	CallExpression	gen_op_ld_T0_A0 ( ot + s -> mem_index )		4265735	0					
ANR	4265766	Callee	gen_op_ld_T0_A0		4265735	0					
ANR	4265767	Identifier	gen_op_ld_T0_A0		4265735	0					
ANR	4265768	ArgumentList	ot + s -> mem_index		4265735	1					
ANR	4265769	Argument	ot + s -> mem_index		4265735	0					
ANR	4265770	AdditiveExpression	ot + s -> mem_index		4265735	0		+			
ANR	4265771	Identifier	ot		4265735	0					
ANR	4265772	PtrMemberAccess	s -> mem_index		4265735	1					
ANR	4265773	Identifier	s		4265735	0					
ANR	4265774	Identifier	mem_index		4265735	1					
ANR	4265775	ElseStatement	else		4265735	0					
ANR	4265776	CompoundStatement		15:11:181:181	4265735	0					
ANR	4265777	ExpressionStatement	"gen_op_mov_TN_reg ( ot , 0 , op1 )"	19:8:268:297	4265735	0	True				
ANR	4265778	CallExpression	"gen_op_mov_TN_reg ( ot , 0 , op1 )"		4265735	0					
ANR	4265779	Callee	gen_op_mov_TN_reg		4265735	0					
ANR	4265780	Identifier	gen_op_mov_TN_reg		4265735	0					
ANR	4265781	ArgumentList	ot		4265735	1					
ANR	4265782	Argument	ot		4265735	0					
ANR	4265783	Identifier	ot		4265735	0					
ANR	4265784	Argument	0		4265735	1					
ANR	4265785	PrimaryExpression	0		4265735	0					
ANR	4265786	Argument	op1		4265735	2					
ANR	4265787	Identifier	op1		4265735	0					
ANR	4265788	ExpressionStatement	"tcg_gen_andi_tl ( cpu_T [ 1 ] , cpu_T [ 1 ] , mask )"	25:4:313:354	4265735	3	True				
ANR	4265789	CallExpression	"tcg_gen_andi_tl ( cpu_T [ 1 ] , cpu_T [ 1 ] , mask )"		4265735	0					
ANR	4265790	Callee	tcg_gen_andi_tl		4265735	0					
ANR	4265791	Identifier	tcg_gen_andi_tl		4265735	0					
ANR	4265792	ArgumentList	cpu_T [ 1 ]		4265735	1					
ANR	4265793	Argument	cpu_T [ 1 ]		4265735	0					
ANR	4265794	ArrayIndexing	cpu_T [ 1 ]		4265735	0					
ANR	4265795	Identifier	cpu_T		4265735	0					
ANR	4265796	PrimaryExpression	1		4265735	1					
ANR	4265797	Argument	cpu_T [ 1 ]		4265735	1					
ANR	4265798	ArrayIndexing	cpu_T [ 1 ]		4265735	0					
ANR	4265799	Identifier	cpu_T		4265735	0					
ANR	4265800	PrimaryExpression	1		4265735	1					
ANR	4265801	Argument	mask		4265735	2					
ANR	4265802	Identifier	mask		4265735	0					
ANR	4265803	SwitchStatement	switch ( ot )		4265735	4					
ANR	4265804	Condition	ot	29:12:371:372	4265735	0	True				
ANR	4265805	Identifier	ot		4265735	0					
ANR	4265806	CompoundStatement		27:16:299:299	4265735	1					
ANR	4265807	Label	case OT_BYTE :	31:4:382:394	4265735	0	True				
ANR	4265808	Identifier	OT_BYTE		4265735	0					
ANR	4265809	ExpressionStatement	"tcg_gen_ext8u_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] )"	35:8:478:514	4265735	1	True				
ANR	4265810	CallExpression	"tcg_gen_ext8u_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] )"		4265735	0					
ANR	4265811	Callee	tcg_gen_ext8u_tl		4265735	0					
ANR	4265812	Identifier	tcg_gen_ext8u_tl		4265735	0					
ANR	4265813	ArgumentList	cpu_T [ 0 ]		4265735	1					
ANR	4265814	Argument	cpu_T [ 0 ]		4265735	0					
ANR	4265815	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265816	Identifier	cpu_T		4265735	0					
ANR	4265817	PrimaryExpression	0		4265735	1					
ANR	4265818	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4265819	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265820	Identifier	cpu_T		4265735	0					
ANR	4265821	PrimaryExpression	0		4265735	1					
ANR	4265822	ExpressionStatement	"tcg_gen_muli_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , 0x01010101 )"	37:8:525:572	4265735	2	True				
ANR	4265823	CallExpression	"tcg_gen_muli_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , 0x01010101 )"		4265735	0					
ANR	4265824	Callee	tcg_gen_muli_tl		4265735	0					
ANR	4265825	Identifier	tcg_gen_muli_tl		4265735	0					
ANR	4265826	ArgumentList	cpu_T [ 0 ]		4265735	1					
ANR	4265827	Argument	cpu_T [ 0 ]		4265735	0					
ANR	4265828	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265829	Identifier	cpu_T		4265735	0					
ANR	4265830	PrimaryExpression	0		4265735	1					
ANR	4265831	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4265832	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265833	Identifier	cpu_T		4265735	0					
ANR	4265834	PrimaryExpression	0		4265735	1					
ANR	4265835	Argument	0x01010101		4265735	2					
ANR	4265836	PrimaryExpression	0x01010101		4265735	0					
ANR	4265837	GotoStatement	goto do_long ;	39:8:583:595	4265735	3	True				
ANR	4265838	Identifier	do_long		4265735	0					
ANR	4265839	Label	case OT_WORD :	41:4:602:614	4265735	4	True				
ANR	4265840	Identifier	OT_WORD		4265735	0					
ANR	4265841	ExpressionStatement	"tcg_gen_deposit_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_T [ 0 ] , 16 , 16 )"	45:8:699:755	4265735	5	True				
ANR	4265842	CallExpression	"tcg_gen_deposit_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_T [ 0 ] , 16 , 16 )"		4265735	0					
ANR	4265843	Callee	tcg_gen_deposit_tl		4265735	0					
ANR	4265844	Identifier	tcg_gen_deposit_tl		4265735	0					
ANR	4265845	ArgumentList	cpu_T [ 0 ]		4265735	1					
ANR	4265846	Argument	cpu_T [ 0 ]		4265735	0					
ANR	4265847	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265848	Identifier	cpu_T		4265735	0					
ANR	4265849	PrimaryExpression	0		4265735	1					
ANR	4265850	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4265851	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265852	Identifier	cpu_T		4265735	0					
ANR	4265853	PrimaryExpression	0		4265735	1					
ANR	4265854	Argument	cpu_T [ 0 ]		4265735	2					
ANR	4265855	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265856	Identifier	cpu_T		4265735	0					
ANR	4265857	PrimaryExpression	0		4265735	1					
ANR	4265858	Argument	16		4265735	3					
ANR	4265859	PrimaryExpression	16		4265735	0					
ANR	4265860	Argument	16		4265735	4					
ANR	4265861	PrimaryExpression	16		4265735	0					
ANR	4265862	GotoStatement	goto do_long ;	47:8:766:778	4265735	6	True				
ANR	4265863	Identifier	do_long		4265735	0					
ANR	4265864	Label	do_long :	49:4:785:792	4265735	7	True				
ANR	4265865	Identifier	do_long		4265735	0					
ANR	4265866	Label	case OT_LONG :	53:4:821:833	4265735	8	True				
ANR	4265867	Identifier	OT_LONG		4265735	0					
ANR	4265868	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( cpu_tmp2_i32 , cpu_T [ 0 ] )"	55:8:844:888	4265735	9	True				
ANR	4265869	CallExpression	"tcg_gen_trunc_tl_i32 ( cpu_tmp2_i32 , cpu_T [ 0 ] )"		4265735	0					
ANR	4265870	Callee	tcg_gen_trunc_tl_i32		4265735	0					
ANR	4265871	Identifier	tcg_gen_trunc_tl_i32		4265735	0					
ANR	4265872	ArgumentList	cpu_tmp2_i32		4265735	1					
ANR	4265873	Argument	cpu_tmp2_i32		4265735	0					
ANR	4265874	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4265875	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4265876	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265877	Identifier	cpu_T		4265735	0					
ANR	4265878	PrimaryExpression	0		4265735	1					
ANR	4265879	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( cpu_tmp3_i32 , cpu_T [ 1 ] )"	57:8:899:943	4265735	10	True				
ANR	4265880	CallExpression	"tcg_gen_trunc_tl_i32 ( cpu_tmp3_i32 , cpu_T [ 1 ] )"		4265735	0					
ANR	4265881	Callee	tcg_gen_trunc_tl_i32		4265735	0					
ANR	4265882	Identifier	tcg_gen_trunc_tl_i32		4265735	0					
ANR	4265883	ArgumentList	cpu_tmp3_i32		4265735	1					
ANR	4265884	Argument	cpu_tmp3_i32		4265735	0					
ANR	4265885	Identifier	cpu_tmp3_i32		4265735	0					
ANR	4265886	Argument	cpu_T [ 1 ]		4265735	1					
ANR	4265887	ArrayIndexing	cpu_T [ 1 ]		4265735	0					
ANR	4265888	Identifier	cpu_T		4265735	0					
ANR	4265889	PrimaryExpression	1		4265735	1					
ANR	4265890	IfStatement	if ( is_right )		4265735	11					
ANR	4265891	Condition	is_right	59:12:958:965	4265735	0	True				
ANR	4265892	Identifier	is_right		4265735	0					
ANR	4265893	CompoundStatement		57:22:892:892	4265735	1					
ANR	4265894	ExpressionStatement	"tcg_gen_rotr_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , cpu_tmp3_i32 )"	61:12:983:1041	4265735	0	True				
ANR	4265895	CallExpression	"tcg_gen_rotr_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , cpu_tmp3_i32 )"		4265735	0					
ANR	4265896	Callee	tcg_gen_rotr_i32		4265735	0					
ANR	4265897	Identifier	tcg_gen_rotr_i32		4265735	0					
ANR	4265898	ArgumentList	cpu_tmp2_i32		4265735	1					
ANR	4265899	Argument	cpu_tmp2_i32		4265735	0					
ANR	4265900	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4265901	Argument	cpu_tmp2_i32		4265735	1					
ANR	4265902	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4265903	Argument	cpu_tmp3_i32		4265735	2					
ANR	4265904	Identifier	cpu_tmp3_i32		4265735	0					
ANR	4265905	ElseStatement	else		4265735	0					
ANR	4265906	CompoundStatement		61:15:983:983	4265735	0					
ANR	4265907	ExpressionStatement	"tcg_gen_rotl_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , cpu_tmp3_i32 )"	65:12:1074:1132	4265735	0	True				
ANR	4265908	CallExpression	"tcg_gen_rotl_i32 ( cpu_tmp2_i32 , cpu_tmp2_i32 , cpu_tmp3_i32 )"		4265735	0					
ANR	4265909	Callee	tcg_gen_rotl_i32		4265735	0					
ANR	4265910	Identifier	tcg_gen_rotl_i32		4265735	0					
ANR	4265911	ArgumentList	cpu_tmp2_i32		4265735	1					
ANR	4265912	Argument	cpu_tmp2_i32		4265735	0					
ANR	4265913	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4265914	Argument	cpu_tmp2_i32		4265735	1					
ANR	4265915	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4265916	Argument	cpu_tmp3_i32		4265735	2					
ANR	4265917	Identifier	cpu_tmp3_i32		4265735	0					
ANR	4265918	ExpressionStatement	"tcg_gen_extu_i32_tl ( cpu_T [ 0 ] , cpu_tmp2_i32 )"	69:8:1154:1197	4265735	12	True				
ANR	4265919	CallExpression	"tcg_gen_extu_i32_tl ( cpu_T [ 0 ] , cpu_tmp2_i32 )"		4265735	0					
ANR	4265920	Callee	tcg_gen_extu_i32_tl		4265735	0					
ANR	4265921	Identifier	tcg_gen_extu_i32_tl		4265735	0					
ANR	4265922	ArgumentList	cpu_T [ 0 ]		4265735	1					
ANR	4265923	Argument	cpu_T [ 0 ]		4265735	0					
ANR	4265924	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265925	Identifier	cpu_T		4265735	0					
ANR	4265926	PrimaryExpression	0		4265735	1					
ANR	4265927	Argument	cpu_tmp2_i32		4265735	1					
ANR	4265928	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4265929	BreakStatement	break ;	71:8:1208:1213	4265735	13	True				
ANR	4265930	Label	default :	75:4:1228:1235	4265735	14	True				
ANR	4265931	Identifier	default		4265735	0					
ANR	4265932	IfStatement	if ( is_right )		4265735	15					
ANR	4265933	Condition	is_right	77:12:1250:1257	4265735	0	True				
ANR	4265934	Identifier	is_right		4265735	0					
ANR	4265935	CompoundStatement		75:22:1184:1184	4265735	1					
ANR	4265936	ExpressionStatement	"tcg_gen_rotr_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_T [ 1 ] )"	79:12:1275:1320	4265735	0	True				
ANR	4265937	CallExpression	"tcg_gen_rotr_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_T [ 1 ] )"		4265735	0					
ANR	4265938	Callee	tcg_gen_rotr_tl		4265735	0					
ANR	4265939	Identifier	tcg_gen_rotr_tl		4265735	0					
ANR	4265940	ArgumentList	cpu_T [ 0 ]		4265735	1					
ANR	4265941	Argument	cpu_T [ 0 ]		4265735	0					
ANR	4265942	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265943	Identifier	cpu_T		4265735	0					
ANR	4265944	PrimaryExpression	0		4265735	1					
ANR	4265945	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4265946	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265947	Identifier	cpu_T		4265735	0					
ANR	4265948	PrimaryExpression	0		4265735	1					
ANR	4265949	Argument	cpu_T [ 1 ]		4265735	2					
ANR	4265950	ArrayIndexing	cpu_T [ 1 ]		4265735	0					
ANR	4265951	Identifier	cpu_T		4265735	0					
ANR	4265952	PrimaryExpression	1		4265735	1					
ANR	4265953	ElseStatement	else		4265735	0					
ANR	4265954	CompoundStatement		79:15:1262:1262	4265735	0					
ANR	4265955	ExpressionStatement	"tcg_gen_rotl_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_T [ 1 ] )"	83:12:1353:1398	4265735	0	True				
ANR	4265956	CallExpression	"tcg_gen_rotl_tl ( cpu_T [ 0 ] , cpu_T [ 0 ] , cpu_T [ 1 ] )"		4265735	0					
ANR	4265957	Callee	tcg_gen_rotl_tl		4265735	0					
ANR	4265958	Identifier	tcg_gen_rotl_tl		4265735	0					
ANR	4265959	ArgumentList	cpu_T [ 0 ]		4265735	1					
ANR	4265960	Argument	cpu_T [ 0 ]		4265735	0					
ANR	4265961	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265962	Identifier	cpu_T		4265735	0					
ANR	4265963	PrimaryExpression	0		4265735	1					
ANR	4265964	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4265965	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4265966	Identifier	cpu_T		4265735	0					
ANR	4265967	PrimaryExpression	0		4265735	1					
ANR	4265968	Argument	cpu_T [ 1 ]		4265735	2					
ANR	4265969	ArrayIndexing	cpu_T [ 1 ]		4265735	0					
ANR	4265970	Identifier	cpu_T		4265735	0					
ANR	4265971	PrimaryExpression	1		4265735	1					
ANR	4265972	BreakStatement	break ;	87:8:1420:1425	4265735	16	True				
ANR	4265973	IfStatement	if ( op1 == OR_TMP0 )		4265735	5					
ANR	4265974	Condition	op1 == OR_TMP0	95:8:1462:1475	4265735	0	True				
ANR	4265975	EqualityExpression	op1 == OR_TMP0		4265735	0		==			
ANR	4265976	Identifier	op1		4265735	0					
ANR	4265977	Identifier	OR_TMP0		4265735	1					
ANR	4265978	CompoundStatement		93:24:1402:1402	4265735	1					
ANR	4265979	ExpressionStatement	gen_op_st_T0_A0 ( ot + s -> mem_index )	97:8:1489:1523	4265735	0	True				
ANR	4265980	CallExpression	gen_op_st_T0_A0 ( ot + s -> mem_index )		4265735	0					
ANR	4265981	Callee	gen_op_st_T0_A0		4265735	0					
ANR	4265982	Identifier	gen_op_st_T0_A0		4265735	0					
ANR	4265983	ArgumentList	ot + s -> mem_index		4265735	1					
ANR	4265984	Argument	ot + s -> mem_index		4265735	0					
ANR	4265985	AdditiveExpression	ot + s -> mem_index		4265735	0		+			
ANR	4265986	Identifier	ot		4265735	0					
ANR	4265987	PtrMemberAccess	s -> mem_index		4265735	1					
ANR	4265988	Identifier	s		4265735	0					
ANR	4265989	Identifier	mem_index		4265735	1					
ANR	4265990	ElseStatement	else		4265735	0					
ANR	4265991	CompoundStatement		97:11:1461:1461	4265735	0					
ANR	4265992	ExpressionStatement	"gen_op_mov_reg_T0 ( ot , op1 )"	101:8:1548:1574	4265735	0	True				
ANR	4265993	CallExpression	"gen_op_mov_reg_T0 ( ot , op1 )"		4265735	0					
ANR	4265994	Callee	gen_op_mov_reg_T0		4265735	0					
ANR	4265995	Identifier	gen_op_mov_reg_T0		4265735	0					
ANR	4265996	ArgumentList	ot		4265735	1					
ANR	4265997	Argument	ot		4265735	0					
ANR	4265998	Identifier	ot		4265735	0					
ANR	4265999	Argument	op1		4265735	1					
ANR	4266000	Identifier	op1		4265735	0					
ANR	4266001	ExpressionStatement	gen_compute_eflags ( s )	109:4:1645:1666	4265735	6	True				
ANR	4266002	CallExpression	gen_compute_eflags ( s )		4265735	0					
ANR	4266003	Callee	gen_compute_eflags		4265735	0					
ANR	4266004	Identifier	gen_compute_eflags		4265735	0					
ANR	4266005	ArgumentList	s		4265735	1					
ANR	4266006	Argument	s		4265735	0					
ANR	4266007	Identifier	s		4265735	0					
ANR	4266008	IfStatement	if ( is_right )		4265735	7					
ANR	4266009	Condition	is_right	121:8:1927:1934	4265735	0	True				
ANR	4266010	Identifier	is_right		4265735	0					
ANR	4266011	CompoundStatement		119:18:1861:1861	4265735	1					
ANR	4266012	ExpressionStatement	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask - 1 )"	123:8:1948:1996	4265735	0	True				
ANR	4266013	CallExpression	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask - 1 )"		4265735	0					
ANR	4266014	Callee	tcg_gen_shri_tl		4265735	0					
ANR	4266015	Identifier	tcg_gen_shri_tl		4265735	0					
ANR	4266016	ArgumentList	cpu_cc_src2		4265735	1					
ANR	4266017	Argument	cpu_cc_src2		4265735	0					
ANR	4266018	Identifier	cpu_cc_src2		4265735	0					
ANR	4266019	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4266020	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4266021	Identifier	cpu_T		4265735	0					
ANR	4266022	PrimaryExpression	0		4265735	1					
ANR	4266023	Argument	mask - 1		4265735	2					
ANR	4266024	AdditiveExpression	mask - 1		4265735	0		-			
ANR	4266025	Identifier	mask		4265735	0					
ANR	4266026	PrimaryExpression	1		4265735	1					
ANR	4266027	ExpressionStatement	"tcg_gen_shri_tl ( cpu_cc_dst , cpu_T [ 0 ] , mask )"	125:8:2007:2050	4265735	1	True				
ANR	4266028	CallExpression	"tcg_gen_shri_tl ( cpu_cc_dst , cpu_T [ 0 ] , mask )"		4265735	0					
ANR	4266029	Callee	tcg_gen_shri_tl		4265735	0					
ANR	4266030	Identifier	tcg_gen_shri_tl		4265735	0					
ANR	4266031	ArgumentList	cpu_cc_dst		4265735	1					
ANR	4266032	Argument	cpu_cc_dst		4265735	0					
ANR	4266033	Identifier	cpu_cc_dst		4265735	0					
ANR	4266034	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4266035	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4266036	Identifier	cpu_T		4265735	0					
ANR	4266037	PrimaryExpression	0		4265735	1					
ANR	4266038	Argument	mask		4265735	2					
ANR	4266039	Identifier	mask		4265735	0					
ANR	4266040	ElseStatement	else		4265735	0					
ANR	4266041	CompoundStatement		126:11:1989:1989	4265735	0					
ANR	4266042	ExpressionStatement	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask )"	130:8:2076:2120	4265735	0	True				
ANR	4266043	CallExpression	"tcg_gen_shri_tl ( cpu_cc_src2 , cpu_T [ 0 ] , mask )"		4265735	0					
ANR	4266044	Callee	tcg_gen_shri_tl		4265735	0					
ANR	4266045	Identifier	tcg_gen_shri_tl		4265735	0					
ANR	4266046	ArgumentList	cpu_cc_src2		4265735	1					
ANR	4266047	Argument	cpu_cc_src2		4265735	0					
ANR	4266048	Identifier	cpu_cc_src2		4265735	0					
ANR	4266049	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4266050	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4266051	Identifier	cpu_T		4265735	0					
ANR	4266052	PrimaryExpression	0		4265735	1					
ANR	4266053	Argument	mask		4265735	2					
ANR	4266054	Identifier	mask		4265735	0					
ANR	4266055	ExpressionStatement	"tcg_gen_andi_tl ( cpu_cc_dst , cpu_T [ 0 ] , 1 )"	132:8:2131:2171	4265735	1	True				
ANR	4266056	CallExpression	"tcg_gen_andi_tl ( cpu_cc_dst , cpu_T [ 0 ] , 1 )"		4265735	0					
ANR	4266057	Callee	tcg_gen_andi_tl		4265735	0					
ANR	4266058	Identifier	tcg_gen_andi_tl		4265735	0					
ANR	4266059	ArgumentList	cpu_cc_dst		4265735	1					
ANR	4266060	Argument	cpu_cc_dst		4265735	0					
ANR	4266061	Identifier	cpu_cc_dst		4265735	0					
ANR	4266062	Argument	cpu_T [ 0 ]		4265735	1					
ANR	4266063	ArrayIndexing	cpu_T [ 0 ]		4265735	0					
ANR	4266064	Identifier	cpu_T		4265735	0					
ANR	4266065	PrimaryExpression	0		4265735	1					
ANR	4266066	Argument	1		4265735	2					
ANR	4266067	PrimaryExpression	1		4265735	0					
ANR	4266068	ExpressionStatement	"tcg_gen_andi_tl ( cpu_cc_src2 , cpu_cc_src2 , 1 )"	136:4:2185:2229	4265735	8	True				
ANR	4266069	CallExpression	"tcg_gen_andi_tl ( cpu_cc_src2 , cpu_cc_src2 , 1 )"		4265735	0					
ANR	4266070	Callee	tcg_gen_andi_tl		4265735	0					
ANR	4266071	Identifier	tcg_gen_andi_tl		4265735	0					
ANR	4266072	ArgumentList	cpu_cc_src2		4265735	1					
ANR	4266073	Argument	cpu_cc_src2		4265735	0					
ANR	4266074	Identifier	cpu_cc_src2		4265735	0					
ANR	4266075	Argument	cpu_cc_src2		4265735	1					
ANR	4266076	Identifier	cpu_cc_src2		4265735	0					
ANR	4266077	Argument	1		4265735	2					
ANR	4266078	PrimaryExpression	1		4265735	0					
ANR	4266079	ExpressionStatement	"tcg_gen_xor_tl ( cpu_cc_src2 , cpu_cc_src2 , cpu_cc_dst )"	138:4:2236:2288	4265735	9	True				
ANR	4266080	CallExpression	"tcg_gen_xor_tl ( cpu_cc_src2 , cpu_cc_src2 , cpu_cc_dst )"		4265735	0					
ANR	4266081	Callee	tcg_gen_xor_tl		4265735	0					
ANR	4266082	Identifier	tcg_gen_xor_tl		4265735	0					
ANR	4266083	ArgumentList	cpu_cc_src2		4265735	1					
ANR	4266084	Argument	cpu_cc_src2		4265735	0					
ANR	4266085	Identifier	cpu_cc_src2		4265735	0					
ANR	4266086	Argument	cpu_cc_src2		4265735	1					
ANR	4266087	Identifier	cpu_cc_src2		4265735	0					
ANR	4266088	Argument	cpu_cc_dst		4265735	2					
ANR	4266089	Identifier	cpu_cc_dst		4265735	0					
ANR	4266090	ExpressionStatement	t0 = tcg_const_i32 ( 0 )	150:4:2562:2583	4265735	10	True				
ANR	4266091	AssignmentExpression	t0 = tcg_const_i32 ( 0 )		4265735	0		=			
ANR	4266092	Identifier	t0		4265735	0					
ANR	4266093	CallExpression	tcg_const_i32 ( 0 )		4265735	1					
ANR	4266094	Callee	tcg_const_i32		4265735	0					
ANR	4266095	Identifier	tcg_const_i32		4265735	0					
ANR	4266096	ArgumentList	0		4265735	1					
ANR	4266097	Argument	0		4265735	0					
ANR	4266098	PrimaryExpression	0		4265735	0					
ANR	4266099	ExpressionStatement	t1 = tcg_temp_new_i32 ( )	152:4:2590:2613	4265735	11	True				
ANR	4266100	AssignmentExpression	t1 = tcg_temp_new_i32 ( )		4265735	0		=			
ANR	4266101	Identifier	t1		4265735	0					
ANR	4266102	CallExpression	tcg_temp_new_i32 ( )		4265735	1					
ANR	4266103	Callee	tcg_temp_new_i32		4265735	0					
ANR	4266104	Identifier	tcg_temp_new_i32		4265735	0					
ANR	4266105	ArgumentList			4265735	1					
ANR	4266106	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( t1 , cpu_T [ 1 ] )"	154:4:2620:2654	4265735	12	True				
ANR	4266107	CallExpression	"tcg_gen_trunc_tl_i32 ( t1 , cpu_T [ 1 ] )"		4265735	0					
ANR	4266108	Callee	tcg_gen_trunc_tl_i32		4265735	0					
ANR	4266109	Identifier	tcg_gen_trunc_tl_i32		4265735	0					
ANR	4266110	ArgumentList	t1		4265735	1					
ANR	4266111	Argument	t1		4265735	0					
ANR	4266112	Identifier	t1		4265735	0					
ANR	4266113	Argument	cpu_T [ 1 ]		4265735	1					
ANR	4266114	ArrayIndexing	cpu_T [ 1 ]		4265735	0					
ANR	4266115	Identifier	cpu_T		4265735	0					
ANR	4266116	PrimaryExpression	1		4265735	1					
ANR	4266117	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_tmp2_i32 , CC_OP_ADCOX )"	156:4:2661:2704	4265735	13	True				
ANR	4266118	CallExpression	"tcg_gen_movi_i32 ( cpu_tmp2_i32 , CC_OP_ADCOX )"		4265735	0					
ANR	4266119	Callee	tcg_gen_movi_i32		4265735	0					
ANR	4266120	Identifier	tcg_gen_movi_i32		4265735	0					
ANR	4266121	ArgumentList	cpu_tmp2_i32		4265735	1					
ANR	4266122	Argument	cpu_tmp2_i32		4265735	0					
ANR	4266123	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4266124	Argument	CC_OP_ADCOX		4265735	1					
ANR	4266125	Identifier	CC_OP_ADCOX		4265735	0					
ANR	4266126	ExpressionStatement	"tcg_gen_movi_i32 ( cpu_tmp3_i32 , CC_OP_EFLAGS )"	158:4:2712:2756	4265735	14	True				
ANR	4266127	CallExpression	"tcg_gen_movi_i32 ( cpu_tmp3_i32 , CC_OP_EFLAGS )"		4265735	0					
ANR	4266128	Callee	tcg_gen_movi_i32		4265735	0					
ANR	4266129	Identifier	tcg_gen_movi_i32		4265735	0					
ANR	4266130	ArgumentList	cpu_tmp3_i32		4265735	1					
ANR	4266131	Argument	cpu_tmp3_i32		4265735	0					
ANR	4266132	Identifier	cpu_tmp3_i32		4265735	0					
ANR	4266133	Argument	CC_OP_EFLAGS		4265735	1					
ANR	4266134	Identifier	CC_OP_EFLAGS		4265735	0					
ANR	4266135	ExpressionStatement	"tcg_gen_movcond_i32 ( TCG_COND_NE , cpu_cc_op , t1 , t0 , cpu_tmp2_i32 , cpu_tmp3_i32 )"	160:4:2763:2867	4265735	15	True				
ANR	4266136	CallExpression	"tcg_gen_movcond_i32 ( TCG_COND_NE , cpu_cc_op , t1 , t0 , cpu_tmp2_i32 , cpu_tmp3_i32 )"		4265735	0					
ANR	4266137	Callee	tcg_gen_movcond_i32		4265735	0					
ANR	4266138	Identifier	tcg_gen_movcond_i32		4265735	0					
ANR	4266139	ArgumentList	TCG_COND_NE		4265735	1					
ANR	4266140	Argument	TCG_COND_NE		4265735	0					
ANR	4266141	Identifier	TCG_COND_NE		4265735	0					
ANR	4266142	Argument	cpu_cc_op		4265735	1					
ANR	4266143	Identifier	cpu_cc_op		4265735	0					
ANR	4266144	Argument	t1		4265735	2					
ANR	4266145	Identifier	t1		4265735	0					
ANR	4266146	Argument	t0		4265735	3					
ANR	4266147	Identifier	t0		4265735	0					
ANR	4266148	Argument	cpu_tmp2_i32		4265735	4					
ANR	4266149	Identifier	cpu_tmp2_i32		4265735	0					
ANR	4266150	Argument	cpu_tmp3_i32		4265735	5					
ANR	4266151	Identifier	cpu_tmp3_i32		4265735	0					
ANR	4266152	ExpressionStatement	tcg_temp_free_i32 ( t0 )	164:4:2874:2895	4265735	16	True				
ANR	4266153	CallExpression	tcg_temp_free_i32 ( t0 )		4265735	0					
ANR	4266154	Callee	tcg_temp_free_i32		4265735	0					
ANR	4266155	Identifier	tcg_temp_free_i32		4265735	0					
ANR	4266156	ArgumentList	t0		4265735	1					
ANR	4266157	Argument	t0		4265735	0					
ANR	4266158	Identifier	t0		4265735	0					
ANR	4266159	ExpressionStatement	tcg_temp_free_i32 ( t1 )	166:4:2902:2923	4265735	17	True				
ANR	4266160	CallExpression	tcg_temp_free_i32 ( t1 )		4265735	0					
ANR	4266161	Callee	tcg_temp_free_i32		4265735	0					
ANR	4266162	Identifier	tcg_temp_free_i32		4265735	0					
ANR	4266163	ArgumentList	t1		4265735	1					
ANR	4266164	Argument	t1		4265735	0					
ANR	4266165	Identifier	t1		4265735	0					
ANR	4266166	ExpressionStatement	"set_cc_op ( s , CC_OP_DYNAMIC )"	172:4:2987:3014	4265735	18	True				
ANR	4266167	CallExpression	"set_cc_op ( s , CC_OP_DYNAMIC )"		4265735	0					
ANR	4266168	Callee	set_cc_op		4265735	0					
ANR	4266169	Identifier	set_cc_op		4265735	0					
ANR	4266170	ArgumentList	s		4265735	1					
ANR	4266171	Argument	s		4265735	0					
ANR	4266172	Identifier	s		4265735	0					
ANR	4266173	Argument	CC_OP_DYNAMIC		4265735	1					
ANR	4266174	Identifier	CC_OP_DYNAMIC		4265735	0					
ANR	4266175	ReturnType	static void		4265735	1					
ANR	4266176	Identifier	gen_rot_rm_T1		4265735	2					
ANR	4266177	ParameterList	"DisasContext * s , int ot , int op1 , int is_right"		4265735	3					
ANR	4266178	Parameter	DisasContext * s	1:26:26:40	4265735	0	True				
ANR	4266179	ParameterType	DisasContext *		4265735	0					
ANR	4266180	Identifier	s		4265735	1					
ANR	4266181	Parameter	int ot	1:43:43:48	4265735	1	True				
ANR	4266182	ParameterType	int		4265735	0					
ANR	4266183	Identifier	ot		4265735	1					
ANR	4266184	Parameter	int op1	1:51:51:57	4265735	2	True				
ANR	4266185	ParameterType	int		4265735	0					
ANR	4266186	Identifier	op1		4265735	1					
ANR	4266187	Parameter	int is_right	1:60:60:71	4265735	3	True				
ANR	4266188	ParameterType	int		4265735	0					
ANR	4266189	Identifier	is_right		4265735	1					
ANR	4266190	CFGEntryNode	ENTRY		4265735		True				
ANR	4266191	CFGExitNode	EXIT		4265735		True				
ANR	4266192	Symbol	s -> mem_index		4265735						
ANR	4266193	Symbol	CC_OP_EFLAGS		4265735						
ANR	4266194	Symbol	cpu_cc_src2		4265735						
ANR	4266195	Symbol	TCG_COND_NE		4265735						
ANR	4266196	Symbol	ot		4265735						
ANR	4266197	Symbol	OT_QUAD		4265735						
ANR	4266198	Symbol	tcg_temp_new_i32		4265735						
ANR	4266199	Symbol	cpu_tmp2_i32		4265735						
ANR	4266200	Symbol	OR_TMP0		4265735						
ANR	4266201	Symbol	* cpu_T		4265735						
ANR	4266202	Symbol	tcg_const_i32		4265735						
ANR	4266203	Symbol	op1		4265735						
ANR	4266204	Symbol	CC_OP_ADCOX		4265735						
ANR	4266205	Symbol	s		4265735						
ANR	4266206	Symbol	CC_OP_DYNAMIC		4265735						
ANR	4266207	Symbol	cpu_cc_op		4265735						
ANR	4266208	Symbol	cpu_T		4265735						
ANR	4266209	Symbol	is_right		4265735						
ANR	4266210	Symbol	t0		4265735						
ANR	4266211	Symbol	cpu_tmp3_i32		4265735						
ANR	4266212	Symbol	t1		4265735						
ANR	4266213	Symbol	* s		4265735						
ANR	4266214	Symbol	cpu_cc_dst		4265735						
ANR	4266215	Symbol	mask		4265735						
