

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5'
================================================================
* Date:           Mon Jul  8 10:50:18 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.072 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_98_5  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%refPixel_1 = alloca i32 1"   --->   Operation 5 'alloca' 'refPixel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%refPixel_1_3 = alloca i32 1"   --->   Operation 6 'alloca' 'refPixel_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %in_stream_V_dest_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %in_stream_V_id_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_last_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_user_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_strb_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %in_stream_V_keep_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc45"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.51ns)   --->   "%icmp_ln98 = icmp_eq  i2 %i_1, i2 2" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 18 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.62ns)   --->   "%add_ln98 = add i2 %i_1, i2 1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 20 'add' 'add_ln98' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc45.split, void %for.end47.exitStub" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 21 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%refPixel_1_load_1 = load i32 %refPixel_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103]   --->   Operation 22 'load' 'refPixel_1_load_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%refPixel_1_3_load_1 = load i32 %refPixel_1_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103]   --->   Operation 23 'load' 'refPixel_1_3_load_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:99]   --->   Operation 24 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_18 = read i55 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i4P0A.i1P0A.i5P0A.i5P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i5 %in_stream_V_dest_V"   --->   Operation 25 'read' 'empty_18' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i55 %empty_18"   --->   Operation 26 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_data_V, i32 31"   --->   Operation 27 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V, i32 23, i32 30"   --->   Operation 28 'partselect' 'xs_exp_V' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %tmp_data_V"   --->   Operation 29 'trunc' 'p_Result_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 30 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 31 'zext' 'zext_ln15' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 32 'zext' 'zext_ln346' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.90ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 33 'add' 'add_ln346' <Predicate = (!icmp_ln98)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 34 'bitselect' 'isNeg' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.90ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 35 'sub' 'sub_ln1512' <Predicate = (!icmp_ln98)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 36 'sext' 'sext_ln1512' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.45ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 37 'select' 'ush' <Predicate = (!icmp_ln98)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 38 'sext' 'sext_ln1488' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 39 'zext' 'zext_ln1488' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 40 'lshr' 'r_V' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 41 'shl' 'r_V_1' <Predicate = (!icmp_ln98)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 43 'zext' 'zext_ln818' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 44 'partselect' 'tmp_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.45ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_9"   --->   Operation 45 'select' 'val' <Predicate = (!icmp_ln98)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.20ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 46 'sub' 'result_V_2' <Predicate = (!icmp_ln98)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.52ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 47 'select' 'result_V' <Predicate = (!icmp_ln98)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i2 %i_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103]   --->   Operation 48 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.52ns)   --->   "%refPixel_1_5 = select i1 %trunc_ln103, i32 %result_V, i32 %refPixel_1_3_load_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103]   --->   Operation 49 'select' 'refPixel_1_5' <Predicate = (!icmp_ln98)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.52ns)   --->   "%refPixel_1_6 = select i1 %trunc_ln103, i32 %refPixel_1_load_1, i32 %result_V" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103]   --->   Operation 50 'select' 'refPixel_1_6' <Predicate = (!icmp_ln98)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %refPixel_1_5, i32 %refPixel_1_3" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 51 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %refPixel_1_6, i32 %refPixel_1" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 52 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.48ns)   --->   "%store_ln98 = store i2 %add_ln98, i2 %i" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 53 'store' 'store_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc45" [../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:98]   --->   Operation 54 'br' 'br_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%refPixel_1_load = load i32 %refPixel_1"   --->   Operation 55 'load' 'refPixel_1_load' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%refPixel_1_3_load = load i32 %refPixel_1_3"   --->   Operation 56 'load' 'refPixel_1_3_load' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %refPixel_1_049_out, i32 %refPixel_1_3_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %refPixel_0_048_out, i32 %refPixel_1_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.07ns
The critical path consists of the following:
	axis read operation ('empty_18') on port 'in_stream_V_data_V' [33]  (0 ns)
	'sub' operation ('sub_ln1512') [43]  (0.907 ns)
	'select' operation ('ush') [45]  (0.458 ns)
	'lshr' operation ('r.V') [48]  (0 ns)
	'select' operation ('val') [53]  (1.45 ns)
	'sub' operation ('result.V') [54]  (1.2 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [55]  (0.525 ns)
	'select' operation ('refPixel[1]', ../Archivos_Fuente/Hyperspectral/hyperspectral_accel.cpp:103) [57]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
