<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-06-05T02:29:19Z</updated>
  <subtitle>Weekly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>The-OpenROAD-Project/OpenLane</title>
    <updated>2022-06-05T02:29:19Z</updated>
    <id>tag:github.com,2022-06-05:/The-OpenROAD-Project/OpenLane</id>
    <link href="https://github.com/The-OpenROAD-Project/OpenLane" rel="alternate"></link>
    <summary type="html">&lt;p&gt;OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>EttusResearch/uhd</title>
    <updated>2022-06-05T02:29:19Z</updated>
    <id>tag:github.com,2022-06-05:/EttusResearch/uhd</id>
    <link href="https://github.com/EttusResearch/uhd" rel="alternate"></link>
    <summary type="html">&lt;p&gt;The USRPâ„¢ Hardware Driver Repository&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>alexforencich/verilog-ethernet</title>
    <updated>2022-06-05T02:29:19Z</updated>
    <id>tag:github.com,2022-06-05:/alexforencich/verilog-ethernet</id>
    <link href="https://github.com/alexforencich/verilog-ethernet" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Verilog Ethernet components for FPGA implementation&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>