m255
K3
13
cModel Technology
Z0 d/filespace/people/a/asplund/ECE555/cadence/cad3/Verilog
T_opt
VOdmMP0LGILLWRkVlId;R[1
04 14 4 work TB_Adder_16bit fast 0
=1-2c27d71ab9be-4ed81755-b78a6-4818
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OE;O;10.0c_1;49
Z1 d/filespace/people/a/asplund/ECE555/cadence/cad3/Verilog
vAdder_16bit
IY:H]RlCTC6Acz:ZgRWo;i2
VT[LN9;]1cYAO43;Q^13KZ1
Z2 d/filespace/people/a/asplund/ECE555/cadence/Project/Verilog
Z3 w1323646912
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit.v
L0 6
Z4 OE;L;10.0c_1;49
r1
31
Z5 !s102 -nocovercells
Z6 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@adder_16bit
!s100 S];Md1kGe]2U6RloMKGm[2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit.v|
!s108 1323647875.125385
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit.v|
!s85 0
vAdder_16bit_nlogic
I0:;N=LkSJLQ9E:jB>OMTg3
VcU`9[9a>WnF;dIRFg6AlQ1
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit_nlogic.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit_nlogic.v
L0 6
R4
r1
31
R5
R6
n@adder_16bit_nlogic
!s100 mYR^[S<fO42QTUOI;2K^E1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit_nlogic.v|
!s108 1323647875.265210
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_16bit_nlogic.v|
!s85 0
vAdder_32bit_nlogic
V6gJXPV23`968;OAdWAU]72
r1
31
I4U[6CjUM8;6jfB5HW]C]71
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_32bit_nlogic.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_32bit_nlogic.v
L0 6
R4
R5
R6
n@adder_32bit_nlogic
!s100 dXA2>oSB9KJ`Xd1J_aEa?1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_32bit_nlogic.v|
!s108 1323647875.425264
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Adder_32bit_nlogic.v|
!s85 0
vAND_OR_NOT
VOdiI79?h33b7VSX7;82<E1
r1
31
I?Wh_HH5_]A?3FjNl_H;iK3
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/AND_OR_NOT.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/AND_OR_NOT.v
L0 6
R4
R5
R6
n@a@n@d_@o@r_@n@o@t
!s100 N@=nMTm?K@R7f`9EEKj0C3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/AND_OR_NOT.v|
!s108 1323647875.756547
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/AND_OR_NOT.v|
!s85 0
vBLACK_CELL
Ib2bI?8WaFd3[_jR[@?QU^3
V^JYb@=R1jjWTXD9DnN;H^3
d/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog
w1322869917
8/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v
F/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v
L0 6
R4
r1
31
R5
R6
n@b@l@a@c@k_@c@e@l@l
!s100 jSAm=2J`?>C7kVP6V`jD>2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v|
!s108 1322869921.249324
!s107 /filespace/people/a/asplund/ECE555/cadence/ECE555-Project/Verilog/BLACK_CELL.v|
!s85 0
vBLACK_CELL_n
VofdgDY`j=ceZPdaSMGAMj3
r1
31
I@Knj;EH=aGjJB1@gJi1OR0
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/BLACK_CELL_n.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/BLACK_CELL_n.v
L0 6
R4
R5
R6
n@b@l@a@c@k_@c@e@l@l_n
!s100 XZC8`;Un`DRiWGbG>eJRG3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/BLACK_CELL_n.v|
!s108 1323647875.864858
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/BLACK_CELL_n.v|
!s85 0
vBuffer
VQ=jV82XzkBZ9ZDF5bD@hD0
r1
31
IJ^KY2XP[JBE^mmA9`0C>B0
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer.v
L0 6
R4
R5
R6
n@buffer
!s100 0>YBjPnIL[Hf35UTMJhm41
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer.v|
!s108 1323647875.933454
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer.v|
!s85 0
vBuffer_1bit
VI]F:kR;G0<X72?Ln7eO^C0
r1
31
IR8z99dA<dAP01NV:GcMUV3
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer_1bit.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer_1bit.v
L0 6
R4
R5
R6
n@buffer_1bit
!s100 =J;W>O@J>58dJe8AY0>^61
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer_1bit.v|
!s108 1323647875.999204
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Buffer_1bit.v|
!s85 0
vGREY_CELL
VL<JW:B^zdNj=`85fXTNVh3
r1
31
InK7mFbo=n=VzWikS75=JA3
R2
R3
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL.v
L0 6
R4
R5
R6
n@g@r@e@y_@c@e@l@l
!s100 J0dQ?V_Vih2`DfQOY895Q1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL.v|
!s108 1323647876.113109
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL.v|
!s85 0
vGREY_CELL_n
VZlSZNS?n0DZOi8VFC5]MU0
r1
31
I_=E0M7<hd2:GJ0I9^9QRG2
R2
Z7 w1323646913
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL_n.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL_n.v
L0 6
R4
R5
R6
n@g@r@e@y_@c@e@l@l_n
!s100 `<:[MY>814<WI7C`@;gUW1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL_n.v|
!s108 1323647876.219794
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/GREY_CELL_n.v|
!s85 0
vINV_2bit_540_270
V:38X=e@Q4M<Of]f`Hb1mG2
r1
31
IGm^b>ABI^gmD0ZQakCA6G3
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_2bit_540_270.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_2bit_540_270.v
L0 6
R4
R5
R6
n@i@n@v_2bit_540_270
!s100 oIDF<ghZMWWeZA?Q7V@;o3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_2bit_540_270.v|
!s108 1323647876.335972
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_2bit_540_270.v|
!s85 0
vINV_540_270
V>Aa?;F6UJKmCO>]:AgMjQ0
r1
31
I;Xi7Y:M8QT70NYC=ElmEf1
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_540_270.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_540_270.v
L0 6
R4
R5
R6
n@i@n@v_540_270
!s100 mljfhC=bMWL0SX>_NDW2U3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_540_270.v|
!s108 1323647876.479226
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/INV_540_270.v|
!s85 0
vn_BLACK_CELL
VmdLYZ0?IZ?31U1:O2_d2=2
r1
31
Ii64L8LCC`PaDSaS4^UdC50
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_BLACK_CELL.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_BLACK_CELL.v
L0 6
R4
R5
R6
nn_@b@l@a@c@k_@c@e@l@l
!s100 =zgc0IWK6N<@^8ZLDgEAk2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_BLACK_CELL.v|
!s108 1323647876.625776
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_BLACK_CELL.v|
!s85 0
vn_GREY_CELL
V`I>k?JXYiH03b=6J7;Yo[1
r1
31
I8dT]ZK6]cV=3@zB8idDQW1
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_GREY_CELL.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_GREY_CELL.v
L0 6
R4
R5
R6
nn_@g@r@e@y_@c@e@l@l
!s100 m71TLjzmRbHmN2gI^=^kO3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_GREY_CELL.v|
!s108 1323647876.692522
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/n_GREY_CELL.v|
!s85 0
vNAND
VP5?I>UF83`VeGg?5b2?nR3
r1
31
IKnPf8^1BVSFbz3K0hjA>:0
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NAND.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NAND.v
L0 6
R4
R5
R6
n@n@a@n@d
!s100 VM[5[_`E4>_UlBDTcLnOh2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NAND.v|
!s108 1323647876.793436
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NAND.v|
!s85 0
vNOR
V_^lmXzW9Ca>ZTj2Qe8T2A3
r1
31
IZmK^bc42fK>Yagl^VQRin3
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NOR.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NOR.v
L0 6
R4
R5
R6
n@n@o@r
!s100 4k3`A1_eozeah:H@bj^[G1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NOR.v|
!s108 1323647876.881392
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/NOR.v|
!s85 0
vOR_AND_NOT
VDZJI4JHk4BTD<6eNY`gCo3
r1
31
I`3=:JUXCiR0llG=`X:gW`1
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/OR_AND_NOT.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/OR_AND_NOT.v
L0 6
R4
R5
R6
n@o@r_@a@n@d_@n@o@t
!s100 8B]S01V7i;Hk8UoOPE`A02
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/OR_AND_NOT.v|
!s108 1323647876.986995
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/OR_AND_NOT.v|
!s85 0
vProp_Gen
VijzngSU[^9R9DNXB4<3::0
r1
31
IZ=R]8c__e4D[KD7kYTSAB2
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Prop_Gen.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Prop_Gen.v
L0 6
R4
R5
R6
n@prop_@gen
!s100 ]hM?XFKUAZO8G4cmDlb^I2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Prop_Gen.v|
!s108 1323647877.095394
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Prop_Gen.v|
!s85 0
vSum
VH@Q8[H1NQCUF`119:BX1G2
r1
31
IQkUd4dD1LkB@L^V6R@BnJ3
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Sum.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Sum.v
L0 6
R4
R5
R6
n@sum
!s100 e:VhcdlT4:;fj0Z?2oXIZ3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Sum.v|
!s108 1323647877.179829
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/Sum.v|
!s85 0
vTB_Adder_16bit
I3Unf<Cm4Gg9BCIVnJW5zY1
VHZ^]:7Lhn?5AlX@<3LaPH3
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_16bit.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_16bit.v
L0 2
R4
r1
31
R5
R6
n@t@b_@adder_16bit
!s100 `6kAjoDQ9`F8eQ]D0D7IM2
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_16bit.v|
!s108 1323647877.335277
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_16bit.v|
!s85 0
vTB_Adder_32bit
VZG1G8lEGU?8;`EQK[?Kj;1
r1
!s85 0
31
Iob4D<3YSMm<^o2DT^czE[0
R2
w1323648544
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_32bit.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_32bit.v
L0 1
R4
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_32bit.v|
R5
R6
n@t@b_@adder_32bit
!s100 gbW[VT0_Ei5XG50VnAQ1:0
!s108 1323648544.934743
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/TB_Adder_32bit.v|
vXOR
VARXS1k^HNSL_984?[o_TW0
r1
31
Iz_Ce]Nz40><gh<2`dVO6F2
R2
R7
8/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/XOR.v
F/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/XOR.v
L0 6
R4
R5
R6
n@x@o@r
!s100 fZhI1iNedLz<dlmgYYMG>0
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|/filespace/people/a/asplund/ECE555/cadence/Project/Verilog/XOR.v|
!s108 1323647877.516935
!s107 /filespace/people/a/asplund/ECE555/cadence/Project/Verilog/XOR.v|
!s85 0
