
*** Running vivado
    with args -log VGA_pattern.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source VGA_pattern.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source VGA_pattern.tcl -notrace
Command: link_design -top VGA_pattern -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 2486 ; free virtual = 6645
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'iClk'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iClk'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports iClk]'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'iSwitch0'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iSwitch1'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oLED'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iPush_up'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iPush_right'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iPush_down'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iPush_left'. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sims0702/DDC_project-main/lab3.srcs/constrs_1/imports/Documents/PYNQ-Z2 v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 2392 ; free virtual = 6551
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.086 ; gain = 0.137 ; free physical = 2395 ; free virtual = 6554
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2384 ; free virtual = 6543

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2bd77f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2324.934 ; gain = 181.953 ; free physical = 2011 ; free virtual = 6171

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e2bd77f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e2bd77f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a48037df

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a48037df

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1a48037df

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a48037df

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005
Ending Logic Optimization Task | Checksum: 2392ebfd9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1846 ; free virtual = 6005

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2392ebfd9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1845 ; free virtual = 6005

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2392ebfd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1845 ; free virtual = 6005

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1845 ; free virtual = 6005
Ending Netlist Obfuscation Task | Checksum: 2392ebfd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.902 ; gain = 0.000 ; free physical = 1845 ; free virtual = 6005
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2489.902 ; gain = 410.816 ; free physical = 1845 ; free virtual = 6005
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2529.922 ; gain = 0.000 ; free physical = 1842 ; free virtual = 6003
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGA_pattern_drc_opted.rpt -pb VGA_pattern_drc_opted.pb -rpx VGA_pattern_drc_opted.rpx
Command: report_drc -file VGA_pattern_drc_opted.rpt -pb VGA_pattern_drc_opted.pb -rpx VGA_pattern_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1801 ; free virtual = 5960
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 141d10efc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1801 ; free virtual = 5960
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1801 ; free virtual = 5961

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12087ebb4

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1784 ; free virtual = 5947

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17b5a9688

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1785 ; free virtual = 5948

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17b5a9688

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1785 ; free virtual = 5948
Phase 1 Placer Initialization | Checksum: 17b5a9688

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1784 ; free virtual = 5947

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b5a9688

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2633.609 ; gain = 0.000 ; free physical = 1783 ; free virtual = 5946

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 12f77cdc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1752 ; free virtual = 5916
Phase 2 Global Placement | Checksum: 12f77cdc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1752 ; free virtual = 5916

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12f77cdc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14838f761

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18307db36

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18307db36

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5917

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1752 ; free virtual = 5916

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916
Phase 3 Detail Placement | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.586 ; gain = 0.000 ; free physical = 1753 ; free virtual = 5916
Phase 4.4 Final Placement Cleanup | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24df97911

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916
Ending Placer Task | Checksum: 14fe73814

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2652.586 ; gain = 18.977 ; free physical = 1753 ; free virtual = 5916
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.586 ; gain = 0.000 ; free physical = 1769 ; free virtual = 5934
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file VGA_pattern_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2652.586 ; gain = 0.000 ; free physical = 1755 ; free virtual = 5919
INFO: [runtcl-4] Executing : report_utilization -file VGA_pattern_utilization_placed.rpt -pb VGA_pattern_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file VGA_pattern_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2652.586 ; gain = 0.000 ; free physical = 1770 ; free virtual = 5934
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2652.586 ; gain = 0.000 ; free physical = 1741 ; free virtual = 5907
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7c044a4a ConstDB: 0 ShapeSum: d3e2edca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13fbf7578

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2756.879 ; gain = 16.008 ; free physical = 1637 ; free virtual = 5802
Post Restoration Checksum: NetGraph: 7a054e2d NumContArr: c5ba274b Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13fbf7578

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2756.879 ; gain = 16.008 ; free physical = 1603 ; free virtual = 5769

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13fbf7578

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2756.879 ; gain = 16.008 ; free physical = 1603 ; free virtual = 5769
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1503a23a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2759.910 ; gain = 19.039 ; free physical = 1598 ; free virtual = 5764

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 120
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 120
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 158b8efa1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1596 ; free virtual = 5761

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1596 ; free virtual = 5761
Phase 4 Rip-up And Reroute | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1596 ; free virtual = 5761

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1596 ; free virtual = 5761

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1596 ; free virtual = 5761
Phase 6 Post Hold Fix | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1596 ; free virtual = 5761

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.178938 %
  Global Horizontal Routing Utilization  = 0.157708 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2768.289 ; gain = 27.418 ; free physical = 1595 ; free virtual = 5761

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 8efd0797

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2771.289 ; gain = 30.418 ; free physical = 1595 ; free virtual = 5761

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b554a7ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2771.289 ; gain = 30.418 ; free physical = 1594 ; free virtual = 5760
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2771.289 ; gain = 30.418 ; free physical = 1628 ; free virtual = 5794

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2771.289 ; gain = 118.703 ; free physical = 1628 ; free virtual = 5794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2779.293 ; gain = 0.000 ; free physical = 1632 ; free virtual = 5799
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file VGA_pattern_drc_routed.rpt -pb VGA_pattern_drc_routed.pb -rpx VGA_pattern_drc_routed.rpx
Command: report_drc -file VGA_pattern_drc_routed.rpt -pb VGA_pattern_drc_routed.pb -rpx VGA_pattern_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file VGA_pattern_methodology_drc_routed.rpt -pb VGA_pattern_methodology_drc_routed.pb -rpx VGA_pattern_methodology_drc_routed.rpx
Command: report_methodology -file VGA_pattern_methodology_drc_routed.rpt -pb VGA_pattern_methodology_drc_routed.pb -rpx VGA_pattern_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sims0702/DDC_project-main/lab3.runs/impl_1/VGA_pattern_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file VGA_pattern_power_routed.rpt -pb VGA_pattern_power_summary_routed.pb -rpx VGA_pattern_power_routed.rpx
Command: report_power -file VGA_pattern_power_routed.rpt -pb VGA_pattern_power_summary_routed.pb -rpx VGA_pattern_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 11 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file VGA_pattern_route_status.rpt -pb VGA_pattern_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file VGA_pattern_timing_summary_routed.rpt -pb VGA_pattern_timing_summary_routed.pb -rpx VGA_pattern_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file VGA_pattern_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file VGA_pattern_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file VGA_pattern_bus_skew_routed.rpt -pb VGA_pattern_bus_skew_routed.pb -rpx VGA_pattern_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force VGA_pattern.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 74 out of 88 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: iBlue[3:0], iCountH[9:0], iCountV[9:0], iGreen[3:0], iRed[3:0], iShapeX[9:0], iShapeY[9:0], iShape_sizeX[9:0], iShape_sizeY[9:0], iHS, and iVS.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 74 out of 88 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: iBlue[3:0], iCountH[9:0], iCountV[9:0], iGreen[3:0], iRed[3:0], iShapeX[9:0], iShapeY[9:0], iShape_sizeX[9:0], iShape_sizeY[9:0], iHS, and iVS.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 13 Warnings, 9 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2940.676 ; gain = 0.000 ; free physical = 1607 ; free virtual = 5774
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 17:27:35 2023...
