// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_engine_64 (
        ap_ready,
        b_V,
        w_V,
        ap_return
);


output   ap_ready;
input  [63:0] b_V;
input  [63:0] w_V;
output  [5:0] ap_return;

wire   [31:0] trunc_ln769_fu_120_p1;
wire   [63:0] xor_ln769_fu_124_p2;
wire   [31:0] trunc_ln769_1_fu_130_p1;
wire   [31:0] xor_ln769_1_fu_134_p2;
wire   [31:0] xor_ln769_3_fu_146_p2;
wire   [0:0] tmp_fu_152_p3;
wire   [0:0] tmp_272_fu_160_p3;
wire   [0:0] tmp_273_fu_168_p3;
wire   [0:0] tmp_274_fu_176_p3;
wire   [0:0] tmp_275_fu_184_p3;
wire   [0:0] tmp_276_fu_192_p3;
wire   [0:0] tmp_277_fu_200_p3;
wire   [0:0] tmp_278_fu_208_p3;
wire   [0:0] tmp_279_fu_216_p3;
wire   [0:0] tmp_280_fu_224_p3;
wire   [0:0] tmp_281_fu_232_p3;
wire   [0:0] tmp_282_fu_240_p3;
wire   [0:0] tmp_283_fu_248_p3;
wire   [0:0] tmp_284_fu_256_p3;
wire   [0:0] tmp_285_fu_264_p3;
wire   [0:0] tmp_286_fu_272_p3;
wire   [30:0] ret_V_fu_280_p32;
wire   [63:0] r_V_2_fu_140_p2;
wire   [63:0] zext_ln1355_fu_346_p1;
wire   [63:0] x_V_4_fu_350_p2;
wire   [1:0] tmp_s_fu_360_p4;
wire   [1:0] tmp_271_fu_370_p4;
wire   [1:0] tmp_287_fu_380_p4;
wire   [1:0] tmp_288_fu_390_p4;
wire   [1:0] tmp_289_fu_400_p4;
wire   [1:0] tmp_290_fu_410_p4;
wire   [1:0] tmp_291_fu_420_p4;
wire   [1:0] trunc_ln1355_fu_356_p1;
wire   [29:0] ret_V_1_fu_430_p16;
wire   [1:0] tmp_292_fu_478_p4;
wire   [1:0] tmp_293_fu_488_p4;
wire   [1:0] tmp_294_fu_498_p4;
wire   [1:0] tmp_295_fu_508_p4;
wire   [1:0] tmp_296_fu_518_p4;
wire   [1:0] tmp_297_fu_528_p4;
wire   [1:0] tmp_298_fu_538_p4;
wire   [1:0] trunc_ln1355_1_fu_468_p4;
wire   [29:0] ret_V_2_fu_548_p16;
wire   [30:0] zext_ln1355_2_fu_582_p1;
wire   [30:0] zext_ln1355_1_fu_464_p1;
wire   [27:0] trunc_ln209_2_fu_626_p15;
wire   [27:0] trunc_ln209_1_fu_594_p15;
wire   [30:0] x_V_fu_664_p2;
wire   [26:0] tmp_299_fu_676_p4;
wire   [29:0] add_ln209_1_fu_658_p2;
wire   [27:0] zext_ln209_2_fu_686_p1;
wire   [27:0] add_ln209_2_fu_670_p2;
wire   [3:0] trunc_ln4_fu_690_p4;
wire   [3:0] zext_ln209_1_fu_590_p1;
wire   [3:0] zext_ln209_fu_586_p1;
wire   [3:0] add_ln209_4_fu_706_p2;
wire   [27:0] add_ln209_fu_700_p2;
wire   [3:0] tmp_300_fu_718_p4;
wire   [3:0] tmp_301_fu_728_p4;
wire   [3:0] tmp_302_fu_738_p4;
wire   [3:0] trunc_ln209_fu_748_p1;
wire   [19:0] r_V_4_fu_770_p6;
wire   [3:0] add_ln209_3_fu_712_p2;
wire   [27:0] x_V_3_fu_752_p8;
wire   [27:0] r_V_fu_784_p1;
wire   [27:0] add_ln700_fu_800_p2;
wire   [5:0] zext_ln700_fu_788_p1;
wire   [5:0] trunc_ln5_fu_792_p3;
wire   [5:0] add_ln214_1_fu_816_p2;
wire   [5:0] trunc_ln700_1_fu_806_p4;

assign add_ln209_1_fu_658_p2 = (ret_V_1_fu_430_p16 + ret_V_2_fu_548_p16);

assign add_ln209_2_fu_670_p2 = (trunc_ln209_2_fu_626_p15 + trunc_ln209_1_fu_594_p15);

assign add_ln209_3_fu_712_p2 = (zext_ln209_fu_586_p1 + add_ln209_4_fu_706_p2);

assign add_ln209_4_fu_706_p2 = (trunc_ln4_fu_690_p4 + zext_ln209_1_fu_590_p1);

assign add_ln209_fu_700_p2 = (zext_ln209_2_fu_686_p1 + add_ln209_2_fu_670_p2);

assign add_ln214_1_fu_816_p2 = (zext_ln700_fu_788_p1 + trunc_ln5_fu_792_p3);

assign add_ln700_fu_800_p2 = (x_V_3_fu_752_p8 + r_V_fu_784_p1);

assign ap_ready = 1'b1;

assign ap_return = (add_ln214_1_fu_816_p2 + trunc_ln700_1_fu_806_p4);

assign r_V_2_fu_140_p2 = (xor_ln769_fu_124_p2 ^ b_V);

assign r_V_4_fu_770_p6 = {{{{{tmp_300_fu_718_p4}, {4'd0}}, {tmp_301_fu_728_p4}}, {4'd0}}, {tmp_302_fu_738_p4}};

assign r_V_fu_784_p1 = r_V_4_fu_770_p6;

assign ret_V_1_fu_430_p16 = {{{{{{{{{{{{{{{tmp_s_fu_360_p4}, {2'd0}}, {tmp_271_fu_370_p4}}, {2'd0}}, {tmp_287_fu_380_p4}}, {2'd0}}, {tmp_288_fu_390_p4}}, {2'd0}}, {tmp_289_fu_400_p4}}, {2'd0}}, {tmp_290_fu_410_p4}}, {2'd0}}, {tmp_291_fu_420_p4}}, {2'd0}}, {trunc_ln1355_fu_356_p1}};

assign ret_V_2_fu_548_p16 = {{{{{{{{{{{{{{{tmp_292_fu_478_p4}, {2'd0}}, {tmp_293_fu_488_p4}}, {2'd0}}, {tmp_294_fu_498_p4}}, {2'd0}}, {tmp_295_fu_508_p4}}, {2'd0}}, {tmp_296_fu_518_p4}}, {2'd0}}, {tmp_297_fu_528_p4}}, {2'd0}}, {tmp_298_fu_538_p4}}, {2'd0}}, {trunc_ln1355_1_fu_468_p4}};

assign ret_V_fu_280_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_fu_152_p3}, {1'd0}}, {tmp_272_fu_160_p3}}, {1'd0}}, {tmp_273_fu_168_p3}}, {1'd0}}, {tmp_274_fu_176_p3}}, {1'd0}}, {tmp_275_fu_184_p3}}, {1'd0}}, {tmp_276_fu_192_p3}}, {1'd0}}, {tmp_277_fu_200_p3}}, {1'd0}}, {tmp_278_fu_208_p3}}, {1'd0}}, {tmp_279_fu_216_p3}}, {1'd0}}, {tmp_280_fu_224_p3}}, {1'd0}}, {tmp_281_fu_232_p3}}, {1'd0}}, {tmp_282_fu_240_p3}}, {1'd0}}, {tmp_283_fu_248_p3}}, {1'd0}}, {tmp_284_fu_256_p3}}, {1'd0}}, {tmp_285_fu_264_p3}}, {1'd0}}, {tmp_286_fu_272_p3}};

assign tmp_271_fu_370_p4 = {{x_V_4_fu_350_p2[25:24]}};

assign tmp_272_fu_160_p3 = xor_ln769_3_fu_146_p2[32'd29];

assign tmp_273_fu_168_p3 = xor_ln769_3_fu_146_p2[32'd27];

assign tmp_274_fu_176_p3 = xor_ln769_3_fu_146_p2[32'd25];

assign tmp_275_fu_184_p3 = xor_ln769_3_fu_146_p2[32'd23];

assign tmp_276_fu_192_p3 = xor_ln769_3_fu_146_p2[32'd21];

assign tmp_277_fu_200_p3 = xor_ln769_3_fu_146_p2[32'd19];

assign tmp_278_fu_208_p3 = xor_ln769_3_fu_146_p2[32'd17];

assign tmp_279_fu_216_p3 = xor_ln769_3_fu_146_p2[32'd15];

assign tmp_280_fu_224_p3 = xor_ln769_3_fu_146_p2[32'd13];

assign tmp_281_fu_232_p3 = xor_ln769_3_fu_146_p2[32'd11];

assign tmp_282_fu_240_p3 = xor_ln769_3_fu_146_p2[32'd9];

assign tmp_283_fu_248_p3 = xor_ln769_3_fu_146_p2[32'd7];

assign tmp_284_fu_256_p3 = xor_ln769_3_fu_146_p2[32'd5];

assign tmp_285_fu_264_p3 = xor_ln769_3_fu_146_p2[32'd3];

assign tmp_286_fu_272_p3 = xor_ln769_3_fu_146_p2[32'd1];

assign tmp_287_fu_380_p4 = {{x_V_4_fu_350_p2[21:20]}};

assign tmp_288_fu_390_p4 = {{x_V_4_fu_350_p2[17:16]}};

assign tmp_289_fu_400_p4 = {{x_V_4_fu_350_p2[13:12]}};

assign tmp_290_fu_410_p4 = {{x_V_4_fu_350_p2[9:8]}};

assign tmp_291_fu_420_p4 = {{x_V_4_fu_350_p2[5:4]}};

assign tmp_292_fu_478_p4 = {{x_V_4_fu_350_p2[31:30]}};

assign tmp_293_fu_488_p4 = {{x_V_4_fu_350_p2[27:26]}};

assign tmp_294_fu_498_p4 = {{x_V_4_fu_350_p2[23:22]}};

assign tmp_295_fu_508_p4 = {{x_V_4_fu_350_p2[19:18]}};

assign tmp_296_fu_518_p4 = {{x_V_4_fu_350_p2[15:14]}};

assign tmp_297_fu_528_p4 = {{x_V_4_fu_350_p2[11:10]}};

assign tmp_298_fu_538_p4 = {{x_V_4_fu_350_p2[7:6]}};

assign tmp_299_fu_676_p4 = {{x_V_fu_664_p2[30:4]}};

assign tmp_300_fu_718_p4 = {{add_ln209_fu_700_p2[27:24]}};

assign tmp_301_fu_728_p4 = {{add_ln209_fu_700_p2[19:16]}};

assign tmp_302_fu_738_p4 = {{add_ln209_fu_700_p2[11:8]}};

assign tmp_fu_152_p3 = xor_ln769_3_fu_146_p2[32'd31];

assign tmp_s_fu_360_p4 = {{x_V_4_fu_350_p2[29:28]}};

assign trunc_ln1355_1_fu_468_p4 = {{x_V_4_fu_350_p2[3:2]}};

assign trunc_ln1355_fu_356_p1 = x_V_4_fu_350_p2[1:0];

assign trunc_ln209_1_fu_594_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_293_fu_488_p4}}}, {2'd0}}}, {tmp_294_fu_498_p4}}}, {2'd0}}}, {tmp_295_fu_508_p4}}}, {2'd0}}}, {tmp_296_fu_518_p4}}}, {2'd0}}}, {tmp_297_fu_528_p4}}}, {2'd0}}}, {tmp_298_fu_538_p4}}}, {2'd0}}}, {trunc_ln1355_1_fu_468_p4}};

assign trunc_ln209_2_fu_626_p15 = {{{{{{{{{{{{{{{{{{{{{{{{{{2'd0}, {tmp_271_fu_370_p4}}}, {2'd0}}}, {tmp_287_fu_380_p4}}}, {2'd0}}}, {tmp_288_fu_390_p4}}}, {2'd0}}}, {tmp_289_fu_400_p4}}}, {2'd0}}}, {tmp_290_fu_410_p4}}}, {2'd0}}}, {tmp_291_fu_420_p4}}}, {2'd0}}}, {trunc_ln1355_fu_356_p1}};

assign trunc_ln209_fu_748_p1 = add_ln209_fu_700_p2[3:0];

assign trunc_ln4_fu_690_p4 = {{add_ln209_1_fu_658_p2[7:4]}};

assign trunc_ln5_fu_792_p3 = {{2'd0}, {tmp_302_fu_738_p4}};

assign trunc_ln700_1_fu_806_p4 = {{add_ln700_fu_800_p2[21:16]}};

assign trunc_ln769_1_fu_130_p1 = b_V[31:0];

assign trunc_ln769_fu_120_p1 = w_V[31:0];

assign x_V_3_fu_752_p8 = {{{{{{{tmp_300_fu_718_p4}, {4'd0}}, {tmp_301_fu_728_p4}}, {4'd0}}, {tmp_302_fu_738_p4}}, {4'd0}}, {trunc_ln209_fu_748_p1}};

assign x_V_4_fu_350_p2 = (r_V_2_fu_140_p2 - zext_ln1355_fu_346_p1);

assign x_V_fu_664_p2 = (zext_ln1355_2_fu_582_p1 + zext_ln1355_1_fu_464_p1);

assign xor_ln769_1_fu_134_p2 = (trunc_ln769_fu_120_p1 ^ 32'd2863311530);

assign xor_ln769_3_fu_146_p2 = (xor_ln769_1_fu_134_p2 ^ trunc_ln769_1_fu_130_p1);

assign xor_ln769_fu_124_p2 = (w_V ^ 64'd18446744073709551615);

assign zext_ln1355_1_fu_464_p1 = ret_V_1_fu_430_p16;

assign zext_ln1355_2_fu_582_p1 = ret_V_2_fu_548_p16;

assign zext_ln1355_fu_346_p1 = ret_V_fu_280_p32;

assign zext_ln209_1_fu_590_p1 = trunc_ln1355_fu_356_p1;

assign zext_ln209_2_fu_686_p1 = tmp_299_fu_676_p4;

assign zext_ln209_fu_586_p1 = trunc_ln1355_1_fu_468_p4;

assign zext_ln700_fu_788_p1 = add_ln209_3_fu_712_p2;

endmodule //compute_engine_64
