<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_BIST_PK_TXContentFrame3.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Expression Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z000274.htm">U_FPGA_TOP_SIM</a>/<a href="z001133.htm">U_BIST_PK_TX</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="missing"><a name="cvg1185"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#514" z="            r_PK_TX_REQ                 &lt;= s_ST_INI_WR | s_ST_R..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_ST_INI_WR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_ST_REG_WR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_ST_REG_RD" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_ST_RAM_WR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_ST_RAM_RD" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_ST_DDR_WR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_ST_DDR_RD" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_ST_INI_WR_0" k1="1185_0$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="2" z="s_ST_INI_WR_1" h1="0" t="e" c1="{ 1000000 }"/>
  <tr n="3" z="s_ST_REG_WR_0" k1="1185_2$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="4" z="s_ST_REG_WR_1" h1="0" t="e" c1="{ 0100000 }"/>
  <tr n="5" z="s_ST_REG_RD_0" k1="1185_4$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="6" z="s_ST_REG_RD_1" h1="0" t="e" c1="{ 0010000 }"/>
  <tr n="7" z="s_ST_RAM_WR_0" k1="1185_6$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="8" z="s_ST_RAM_WR_1" h1="0" t="e" c1="{ 0001000 }"/>
  <tr n="9" z="s_ST_RAM_RD_0" k1="1185_8$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="10" z="s_ST_RAM_RD_1" h1="0" t="e" c1="{ 0000100 }"/>
  <tr n="11" z="s_ST_DDR_WR_0" k1="1185_10$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="12" z="s_ST_DDR_WR_1" h1="0" t="e" c1="{ 0000010 }"/>
  <tr n="13" z="s_ST_DDR_RD_0" k1="1185_12$001133" h1="19394" t="e" c1="{ 0000000 }"/>
  <tr n="14" z="s_ST_DDR_RD_1" h1="0" t="e" c1="{ 0000001 }"/>
  </table>
</div><div class="missing"><a name="cvg1187"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#528" z="            r_INI_WR_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_INI_WR" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_INI_WR_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_INI_WR_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1189"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#529" z="            r_REG_WR_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_REG_WR" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_REG_WR_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_REG_WR_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1191"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#530" z="            r_REG_RD_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_REG_RD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_REG_RD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_REG_RD_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1193"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#531" z="            r_RAM_WR_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_RAM_WR" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_RAM_WR_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_RAM_WR_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1195"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#532" z="            r_RAM_RD_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_RAM_RD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_RAM_RD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_RAM_RD_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1197"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#533" z="            r_DDR_WR_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_DDR_WR" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_DDR_WR_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_DDR_WR_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1199"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#534" z="            r_DDR_RD_START              &lt;= BIST_PK_TX_ACK &amp; s_S..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="BIST_PK_TX_ACK" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="s_ST_DDR_RD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="BIST_PK_TX_ACK_0" h1="0" t="e" c1="{ 01 }"/>
  <tr n="2" z="BIST_PK_TX_ACK_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_ST_DDR_RD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_ST_DDR_RD_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg1201"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#949" z="    assign s_RAM_WR_DATA_FRBS32[7]             = r_RAM_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_WR_TX_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_WR_TX_DATA[6]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_WR_TX_DATA[31]_0" t="e" k1="1201_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_TX_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_WR_TX_DATA[6]_0" t="e" k1="1201_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_WR_TX_DATA[6]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1203"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#950" z="    assign s_RAM_WR_DATA_FRBS32[6]             = r_RAM_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_WR_TX_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_WR_TX_DATA[5]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_WR_TX_DATA[31]_0" t="e" k1="1203_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_TX_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_WR_TX_DATA[5]_0" t="e" k1="1203_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_WR_TX_DATA[5]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1205"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#952" z="    assign s_RAM_WR_DATA_FRBS32[2]             = r_RAM_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_WR_TX_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_WR_TX_DATA[1]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_WR_TX_DATA[31]_0" t="e" k1="1205_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_TX_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_WR_TX_DATA[1]_0" t="e" k1="1205_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_WR_TX_DATA[1]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1207"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#957" z="    assign s_RAM_WR_DATA_FRBS32[39]            = r_RAM_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_WR_TX_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_WR_TX_DATA[38]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_WR_TX_DATA[63]_0" t="e" k1="1207_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_TX_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_WR_TX_DATA[38]_0" t="e" k1="1207_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_WR_TX_DATA[38]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1209"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#958" z="    assign s_RAM_WR_DATA_FRBS32[38]            = r_RAM_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_WR_TX_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_WR_TX_DATA[37]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_WR_TX_DATA[63]_0" t="e" k1="1209_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_TX_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_WR_TX_DATA[37]_0" t="e" k1="1209_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_WR_TX_DATA[37]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1211"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#960" z="    assign s_RAM_WR_DATA_FRBS32[34]            = r_RAM_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_WR_TX_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_WR_TX_DATA[33]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_WR_TX_DATA[63]_0" t="e" k1="1211_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_TX_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_WR_TX_DATA[33]_0" t="e" k1="1211_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_WR_TX_DATA[33]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1213"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1156" z="    assign s_DDR_WR_DATA_FRBS32[7]             = r_DDR_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_WR_TX_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_WR_TX_DATA[6]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_WR_TX_DATA[31]_0" t="e" k1="1213_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_TX_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_WR_TX_DATA[6]_0" t="e" k1="1213_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_WR_TX_DATA[6]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1215"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1157" z="    assign s_DDR_WR_DATA_FRBS32[6]             = r_DDR_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_WR_TX_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_WR_TX_DATA[5]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_WR_TX_DATA[31]_0" t="e" k1="1215_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_TX_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_WR_TX_DATA[5]_0" t="e" k1="1215_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_WR_TX_DATA[5]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1217"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1159" z="    assign s_DDR_WR_DATA_FRBS32[2]             = r_DDR_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_WR_TX_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_WR_TX_DATA[1]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_WR_TX_DATA[31]_0" t="e" k1="1217_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_TX_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_WR_TX_DATA[1]_0" t="e" k1="1217_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_WR_TX_DATA[1]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1219"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1164" z="    assign s_DDR_WR_DATA_FRBS32[39]            = r_DDR_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_WR_TX_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_WR_TX_DATA[38]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_WR_TX_DATA[63]_0" t="e" k1="1219_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_TX_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_WR_TX_DATA[38]_0" t="e" k1="1219_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_WR_TX_DATA[38]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1221"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1165" z="    assign s_DDR_WR_DATA_FRBS32[38]            = r_DDR_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_WR_TX_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_WR_TX_DATA[37]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_WR_TX_DATA[63]_0" t="e" k1="1221_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_TX_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_WR_TX_DATA[37]_0" t="e" k1="1221_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_WR_TX_DATA[37]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1223"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1167" z="    assign s_DDR_WR_DATA_FRBS32[34]            = r_DDR_WR_TX_DA..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_WR_TX_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_WR_TX_DATA[33]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_WR_TX_DATA[63]_0" t="e" k1="1223_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_TX_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_WR_TX_DATA[33]_0" t="e" k1="1223_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_WR_TX_DATA[33]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1225"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1319" z="    assign s_RAM_EXP_DATA_FRBS32[7]             = r_RAM_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_EXP_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_EXP_DATA[6]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_EXP_DATA[31]_0" t="e" k1="1225_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_EXP_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_EXP_DATA[6]_0" t="e" k1="1225_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_EXP_DATA[6]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1227"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1320" z="    assign s_RAM_EXP_DATA_FRBS32[6]             = r_RAM_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_EXP_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_EXP_DATA[5]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_EXP_DATA[31]_0" t="e" k1="1227_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_EXP_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_EXP_DATA[5]_0" t="e" k1="1227_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_EXP_DATA[5]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1229"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1322" z="    assign s_RAM_EXP_DATA_FRBS32[2]             = r_RAM_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_EXP_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_EXP_DATA[1]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_EXP_DATA[31]_0" t="e" k1="1229_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_EXP_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_EXP_DATA[1]_0" t="e" k1="1229_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_EXP_DATA[1]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1231"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1327" z="    assign s_RAM_EXP_DATA_FRBS32[39]            = r_RAM_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_EXP_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_EXP_DATA[38]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_EXP_DATA[63]_0" t="e" k1="1231_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_EXP_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_EXP_DATA[38]_0" t="e" k1="1231_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_EXP_DATA[38]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1233"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1328" z="    assign s_RAM_EXP_DATA_FRBS32[38]            = r_RAM_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_EXP_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_EXP_DATA[37]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_EXP_DATA[63]_0" t="e" k1="1233_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_EXP_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_EXP_DATA[37]_0" t="e" k1="1233_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_EXP_DATA[37]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1235"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1330" z="    assign s_RAM_EXP_DATA_FRBS32[34]            = r_RAM_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_RAM_EXP_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_RAM_EXP_DATA[33]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_RAM_EXP_DATA[63]_0" t="e" k1="1235_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_RAM_EXP_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_RAM_EXP_DATA[33]_0" t="e" k1="1235_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_RAM_EXP_DATA[33]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1237"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1417" z="    assign s_DDR_EXP_DATA_FRBS32[7]             = r_DDR_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_EXP_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_EXP_DATA[6]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_EXP_DATA[31]_0" t="e" k1="1237_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_EXP_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_EXP_DATA[6]_0" t="e" k1="1237_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_EXP_DATA[6]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1239"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1418" z="    assign s_DDR_EXP_DATA_FRBS32[6]             = r_DDR_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_EXP_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_EXP_DATA[5]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_EXP_DATA[31]_0" t="e" k1="1239_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_EXP_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_EXP_DATA[5]_0" t="e" k1="1239_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_EXP_DATA[5]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1241"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1420" z="    assign s_DDR_EXP_DATA_FRBS32[2]             = r_DDR_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_EXP_DATA[31]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_EXP_DATA[1]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_EXP_DATA[31]_0" t="e" k1="1241_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_EXP_DATA[31]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_EXP_DATA[1]_0" t="e" k1="1241_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_EXP_DATA[1]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1243"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1425" z="    assign s_DDR_EXP_DATA_FRBS32[39]            = r_DDR_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_EXP_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_EXP_DATA[38]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_EXP_DATA[63]_0" t="e" k1="1243_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_EXP_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_EXP_DATA[38]_0" t="e" k1="1243_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_EXP_DATA[38]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1245"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1426" z="    assign s_DDR_EXP_DATA_FRBS32[38]            = r_DDR_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_EXP_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_EXP_DATA[37]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_EXP_DATA[63]_0" t="e" k1="1245_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_EXP_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_EXP_DATA[37]_0" t="e" k1="1245_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_EXP_DATA[37]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1247"/><hr/><table>
  <tr s="5" x="FE" lnk="__HDL_srcfile_14.htm#1428" z="    assign s_DDR_EXP_DATA_FRBS32[34]            = r_DDR_EXP_DAT..." c="R" p="0.00" F="2"/>
  <tr/>
  <tr z="r_DDR_EXP_DATA[63]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr z="r_DDR_EXP_DATA[33]" c="r" r="'_0' hit but '_1' is not hit" i="Hit '_1' for output ->1"/>
  <tr/>
  <tr n="1" z="r_DDR_EXP_DATA[63]_0" t="e" k1="1247_0$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 01 }"/>
  <tr n="2" z="r_DDR_EXP_DATA[63]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 10 }"/>
  <tr n="3" z="r_DDR_EXP_DATA[33]_0" t="e" k1="1247_4$001133" h1="8" h2="0" c1="{ 00 }" c2="{ 10 }"/>
  <tr n="4" z="r_DDR_EXP_DATA[33]_1" t="e" h1="0" h2="0" c1="{ 11 }" c2="{ 01 }"/>
  </table>
</div><div class="missing"><a name="cvg1249"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#1467" z="            r_REG_BIST_ERR              &lt;= r_REG_RD_ERR  | r_RA..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_REG_RD_ERR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_RAM_RD_ERR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_DDR_RD_ERR" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_REG_RD_ERR_0" k1="1249_0$001133" h1="19394" t="e" c1="{ 000 }"/>
  <tr n="2" z="r_REG_RD_ERR_1" h1="0" t="e" c1="{ 100 }"/>
  <tr n="3" z="r_RAM_RD_ERR_0" k1="1249_2$001133" h1="19394" t="e" c1="{ 000 }"/>
  <tr n="4" z="r_RAM_RD_ERR_1" h1="0" t="e" c1="{ 010 }"/>
  <tr n="5" z="r_DDR_RD_ERR_0" k1="1249_4$001133" h1="19394" t="e" c1="{ 000 }"/>
  <tr n="6" z="r_DDR_RD_ERR_1" h1="0" t="e" c1="{ 001 }"/>
  </table>
</div><div class="missing"><a name="cvg1251"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_14.htm#1468" z="            r_REG_BIST_END              &lt;= r_REG_CHK_END | r_RA..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_REG_CHK_END" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_RAM_CHK_END" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_DDR_CHK_END" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_INI_WR_END" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_REG_CHK_END_0" k1="1251_0$001133" h1="19394" t="e" c1="{ 0000 }"/>
  <tr n="2" z="r_REG_CHK_END_1" h1="0" t="e" c1="{ 1000 }"/>
  <tr n="3" z="r_RAM_CHK_END_0" k1="1251_2$001133" h1="19394" t="e" c1="{ 0000 }"/>
  <tr n="4" z="r_RAM_CHK_END_1" h1="0" t="e" c1="{ 0100 }"/>
  <tr n="5" z="r_DDR_CHK_END_0" k1="1251_4$001133" h1="19394" t="e" c1="{ 0000 }"/>
  <tr n="6" z="r_DDR_CHK_END_1" h1="0" t="e" c1="{ 0010 }"/>
  <tr n="7" z="r_INI_WR_END_0" k1="1251_6$001133" h1="19394" t="e" c1="{ 0000 }"/>
  <tr n="8" z="r_INI_WR_END_1" h1="0" t="e" c1="{ 0001 }"/>
  </table>
</div><script type="text/javascript" src="../scripts/buildecpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
