// ***************
// Filename: crc32.sv
// Author: Paul Barcelona
// Description: CRC-32 IEEE 802.3 (polynomial 0x04C11DB7, reflected, init
//   and final XOR 0xFFFFFFFF). Version 1.0.0. Thin wrapper around crc_core
//   with the standard CRC32 parameters as defaults (POLY, INIT, reflection
//   and final XOR are overridable for other 32-bit CRCs). Bytes are
//   consumed little-endian, DATA_W bits per clock, keep_i marks valid
//   bytes of a partial last word. Clock - clk. Reset - synchronous active
//   low, register = INIT. Latency - crc_o updates 1 clock after valid_i.
//   Check value - CRC of the ASCII string 123456789 is 0xCBF43926. Errors
//   - invalid widths rejected at elaboration by crc_core.
// Date: 2026-09-29

module crc32 #(
  parameter int DATA_W = 8,
  parameter logic [31:0] POLY   = 32'h04C11DB7,
  parameter logic [31:0] INIT   = 32'hFFFFFFFF,
  parameter bit REFIN  = 1'b1,
  parameter bit REFOUT = 1'b1,
  parameter logic [31:0] XOROUT = 32'hFFFFFFFF
) (
  input  logic                 clk,
  input  logic                 rst_n,
  input  logic                 init_i,
  input  logic                 valid_i,
  input  logic [DATA_W-1:0]    data_i,
  input  logic [DATA_W/8-1:0]  keep_i,
  output logic [31:0]           crc_o
);
