<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2018.2-->
<!-- ##TE Last Modification:2018.08.16-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0712_200_2i" display_name="Artix-7 TE0712_200_2I. SPRT PCB: REV02, REV01" url="trenz.org/te0712-info" preset_file="preset.xml">
  <images>
    <image name="te0712_board.png" display_name="TE0712 BOARD" sub_type="board">
      <description>TE0712 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="1">0.2</revision>
    <revision id="0">0.1</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Artix-7 TE0712_200_2I Board (form factor 4x5cm) with 1GB DDR3, 100MBit Ethernet, speed grade -2 and industrial temperature grade. Supported PCB Revisions: REV02, REV01.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="Artix-7 TE0712_200_2I" type="fpga" part_name="xc7a200tfbg484-2" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="master" name="DDR3_SDRAM" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
          <description>DDR3 board interface, it can use MIG IP for connection.</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
        </interface> 

        <interface mode="master" name="ETH0_RMII" type="xilinx.com:interface:rmii_rtl:1.0" of_component="rmii0" preset_proc="rmii_preset">
          <description>Primary interface to communicate with ethernet phy in MII mode. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mii_to_rmii" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TXD" physical_port="rmii0_txd" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RMII0_TXD0"/>
                <pin_map port_index="1" component_pin="RMII0_TXD1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TX_EN" physical_port="rmii0_tx_en" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="RMII0_TXEN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CRS_DV" physical_port="rmii0_crs_dv" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RMII0_CRSDV"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RXD" physical_port="rmii0_rxd" dir="in" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="RMII0_RXD0"/>
                <pin_map port_index="1" component_pin="RMII0_RXD1"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	

        <interface mode="master" name="ETH0_MDIO_IO" type="xilinx.com:interface:mdio_io:1.0" of_component="mdio_io0">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as MII,GMII,1000BaseX. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="IO" physical_port="mdio_io" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdio_io_mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="ETH0_MDIO_MDC" type="xilinx.com:interface:mdio_rtl:1.0" of_component="mdio_mdc0">
          <description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="MDIO_I" physical_port="mdio" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_O" physical_port="mdio" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDIO_T" physical_port="mdio" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="MDC" physical_port="mdc" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="PHY0_MDC"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		
        <interface mode="master" name="phy_reset_out" type="xilinx.com:signal:reset_rtl:1.0" of_component="phy_reset_out">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="phy_rst_out" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="phy_rst_out"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		
			

		
		
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="RESET" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RESET"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>

        <interface mode="master" name="UART0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart0" preset_proc="uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart0_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_85"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart0_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_92"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>


	      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash" preset_proc="spi_flash_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>

            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>

            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="sysdiff_clkp" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_diff_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="sysdiff_clkn" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_diff_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="50000000" />
          </parameters>
        </interface>
		
        <interface mode="slave" name="mgt_clk0" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_clk0" preset_proc="mgt_diff_clk_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_clk0p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_diff_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="mgt_clk0n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_diff_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>	
			
       
	      <interface mode="master" name="PLL_I2C" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main0_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main0_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main0_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main0_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main0_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main0_scl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_scl_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
			
		
        <interface mode="master" name="onboard_LEDS" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds" preset_proc="leds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_tri_o" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led2"/> 
                <pin_map port_index="1" component_pin="sys_led"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>	

        <interface mode="master" name="onboard_LED2" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led2" preset_proc="green_led_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led2_tri_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="onboard_SYS_LED" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sys_led" preset_proc="red_led_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="sys_led_tri_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_led"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		

        <interface mode="master" name="p0" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p0" preset_proc="p0_preset">
          <preferred_ips>
                  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p0_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_92"/>
                <pin_map port_index="7" component_pin="J1_85"/>
               </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p0_tri_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_92"/>
                <pin_map port_index="7" component_pin="J1_85"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p0_tri_i" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_92"/>
                <pin_map port_index="7" component_pin="J1_85"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p0_6bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p0_6bits" preset_proc="p0_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p0_6bits_tri_o" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p0_6bits_tri_t" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p0_6bits_tri_i" dir="in" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1a" preset_proc="p1a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1a_tri_o" dir="out" left="21" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_31"/>
                <pin_map port_index="1" component_pin="J1_33"/>
                <pin_map port_index="2" component_pin="J1_35"/>
                <pin_map port_index="3" component_pin="J1_37"/>
                <pin_map port_index="4" component_pin="J1_41"/>
                <pin_map port_index="5" component_pin="J1_43"/>
                <pin_map port_index="6" component_pin="J1_45"/>
                <pin_map port_index="7" component_pin="J1_47"/>
                <pin_map port_index="8" component_pin="J1_49"/>
                <pin_map port_index="9" component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_55"/>
                <pin_map port_index="11" component_pin="J1_57"/>
                <pin_map port_index="12" component_pin="J1_59"/>
                <pin_map port_index="13" component_pin="J1_61"/>
                <pin_map port_index="14" component_pin="J1_65"/>
                <pin_map port_index="15" component_pin="J1_67"/>
                <pin_map port_index="16" component_pin="J1_69"/>
                <pin_map port_index="17" component_pin="J1_71"/>
                <pin_map port_index="18" component_pin="J1_75"/>
                <pin_map port_index="19" component_pin="J1_77"/>
                <pin_map port_index="20" component_pin="J1_81"/>
                <pin_map port_index="21" component_pin="J1_83"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1a_tri_t" dir="out" left="21" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_31"/>
                <pin_map port_index="1" component_pin="J1_33"/>
                <pin_map port_index="2" component_pin="J1_35"/>
                <pin_map port_index="3" component_pin="J1_37"/>
                <pin_map port_index="4" component_pin="J1_41"/>
                <pin_map port_index="5" component_pin="J1_43"/>
                <pin_map port_index="6" component_pin="J1_45"/>
                <pin_map port_index="7" component_pin="J1_47"/>
                <pin_map port_index="8" component_pin="J1_49"/>
                <pin_map port_index="9" component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_55"/>
                <pin_map port_index="11" component_pin="J1_57"/>
                <pin_map port_index="12" component_pin="J1_59"/>
                <pin_map port_index="13" component_pin="J1_61"/>
                <pin_map port_index="14" component_pin="J1_65"/>
                <pin_map port_index="15" component_pin="J1_67"/>
                <pin_map port_index="16" component_pin="J1_69"/>
                <pin_map port_index="17" component_pin="J1_71"/>
                <pin_map port_index="18" component_pin="J1_75"/>
                <pin_map port_index="19" component_pin="J1_77"/>
                <pin_map port_index="20" component_pin="J1_81"/>
                <pin_map port_index="21" component_pin="J1_83"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1a_tri_i" dir="in" left="21" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_31"/>
                <pin_map port_index="1" component_pin="J1_33"/>
                <pin_map port_index="2" component_pin="J1_35"/>
                <pin_map port_index="3" component_pin="J1_37"/>
                <pin_map port_index="4" component_pin="J1_41"/>
                <pin_map port_index="5" component_pin="J1_43"/>
                <pin_map port_index="6" component_pin="J1_45"/>
                <pin_map port_index="7" component_pin="J1_47"/>
                <pin_map port_index="8" component_pin="J1_49"/>
                <pin_map port_index="9" component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_55"/>
                <pin_map port_index="11" component_pin="J1_57"/>
                <pin_map port_index="12" component_pin="J1_59"/>
                <pin_map port_index="13" component_pin="J1_61"/>
                <pin_map port_index="14" component_pin="J1_65"/>
                <pin_map port_index="15" component_pin="J1_67"/>
                <pin_map port_index="16" component_pin="J1_69"/>
                <pin_map port_index="17" component_pin="J1_71"/>
                <pin_map port_index="18" component_pin="J1_75"/>
                <pin_map port_index="19" component_pin="J1_77"/>
                <pin_map port_index="20" component_pin="J1_81"/>
                <pin_map port_index="21" component_pin="J1_83"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1b" preset_proc="p1b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1b_tri_o" dir="out" left="25" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_36"/>
                <pin_map port_index="1" component_pin="J1_38"/>
                <pin_map port_index="2" component_pin="J1_40"/>
                <pin_map port_index="3" component_pin="J1_42"/>
                <pin_map port_index="4" component_pin="J1_46"/>
                <pin_map port_index="5" component_pin="J1_48"/>
                <pin_map port_index="6" component_pin="J1_50"/>
                <pin_map port_index="7" component_pin="J1_52"/>
                <pin_map port_index="8" component_pin="J1_56"/>
                <pin_map port_index="9" component_pin="J1_58"/>
                <pin_map port_index="10" component_pin="J1_60"/>
                <pin_map port_index="11" component_pin="J1_62"/>
                <pin_map port_index="12" component_pin="J1_66"/>
                <pin_map port_index="13" component_pin="J1_68"/>
                <pin_map port_index="14" component_pin="J1_70"/>
                <pin_map port_index="15" component_pin="J1_72"/>
                <pin_map port_index="16" component_pin="J1_76"/>
                <pin_map port_index="17" component_pin="J1_78"/>
                <pin_map port_index="18" component_pin="J1_80"/>
                <pin_map port_index="19" component_pin="J1_82"/>
                <pin_map port_index="20" component_pin="J1_86"/>
                <pin_map port_index="21" component_pin="J1_88"/>
                <pin_map port_index="22" component_pin="J1_94"/>
                <pin_map port_index="23" component_pin="J1_96"/>
                <pin_map port_index="24" component_pin="J1_98"/>
                <pin_map port_index="25" component_pin="J1_100"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1b_tri_t" dir="out" left="25" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_36"/>
                <pin_map port_index="1" component_pin="J1_38"/>
                <pin_map port_index="2" component_pin="J1_40"/>
                <pin_map port_index="3" component_pin="J1_42"/>
                <pin_map port_index="4" component_pin="J1_46"/>
                <pin_map port_index="5" component_pin="J1_48"/>
                <pin_map port_index="6" component_pin="J1_50"/>
                <pin_map port_index="7" component_pin="J1_52"/>
                <pin_map port_index="8" component_pin="J1_56"/>
                <pin_map port_index="9" component_pin="J1_58"/>
                <pin_map port_index="10" component_pin="J1_60"/>
                <pin_map port_index="11" component_pin="J1_62"/>
                <pin_map port_index="12" component_pin="J1_66"/>
                <pin_map port_index="13" component_pin="J1_68"/>
                <pin_map port_index="14" component_pin="J1_70"/>
                <pin_map port_index="15" component_pin="J1_72"/>
                <pin_map port_index="16" component_pin="J1_76"/>
                <pin_map port_index="17" component_pin="J1_78"/>
                <pin_map port_index="18" component_pin="J1_80"/>
                <pin_map port_index="19" component_pin="J1_82"/>
                <pin_map port_index="20" component_pin="J1_86"/>
                <pin_map port_index="21" component_pin="J1_88"/>
                <pin_map port_index="22" component_pin="J1_94"/>
                <pin_map port_index="23" component_pin="J1_96"/>
                <pin_map port_index="24" component_pin="J1_98"/>
                <pin_map port_index="25" component_pin="J1_100"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1b_tri_i" dir="in" left="25" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_36"/>
                <pin_map port_index="1" component_pin="J1_38"/>
                <pin_map port_index="2" component_pin="J1_40"/>
                <pin_map port_index="3" component_pin="J1_42"/>
                <pin_map port_index="4" component_pin="J1_46"/>
                <pin_map port_index="5" component_pin="J1_48"/>
                <pin_map port_index="6" component_pin="J1_50"/>
                <pin_map port_index="7" component_pin="J1_52"/>
                <pin_map port_index="8" component_pin="J1_56"/>
                <pin_map port_index="9" component_pin="J1_58"/>
                <pin_map port_index="10" component_pin="J1_60"/>
                <pin_map port_index="11" component_pin="J1_62"/>
                <pin_map port_index="12" component_pin="J1_66"/>
                <pin_map port_index="13" component_pin="J1_68"/>
                <pin_map port_index="14" component_pin="J1_70"/>
                <pin_map port_index="15" component_pin="J1_72"/>
                <pin_map port_index="16" component_pin="J1_76"/>
                <pin_map port_index="17" component_pin="J1_78"/>
                <pin_map port_index="18" component_pin="J1_80"/>
                <pin_map port_index="19" component_pin="J1_82"/>
                <pin_map port_index="20" component_pin="J1_86"/>
                <pin_map port_index="21" component_pin="J1_88"/>
                <pin_map port_index="22" component_pin="J1_94"/>
                <pin_map port_index="23" component_pin="J1_96"/>
                <pin_map port_index="24" component_pin="J1_98"/>
                <pin_map port_index="25" component_pin="J1_100"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1c" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1c" preset_proc="p1c_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1c_tri_o" dir="out" left="9" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_17"/>
                <pin_map port_index="1" component_pin="J1_19"/>
                <pin_map port_index="2" component_pin="J1_21"/>
                <pin_map port_index="3" component_pin="J1_23"/>
                <pin_map port_index="4" component_pin="J1_25"/>
                <pin_map port_index="5" component_pin="J1_27"/>
                <pin_map port_index="6" component_pin="J1_16"/>
                <pin_map port_index="7" component_pin="J1_18"/>
                <pin_map port_index="8" component_pin="J1_22"/>
                <pin_map port_index="9" component_pin="J1_24"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1c_tri_t" dir="out" left="9" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_17"/>
                <pin_map port_index="1" component_pin="J1_19"/>
                <pin_map port_index="2" component_pin="J1_21"/>
                <pin_map port_index="3" component_pin="J1_23"/>
                <pin_map port_index="4" component_pin="J1_25"/>
                <pin_map port_index="5" component_pin="J1_27"/>
                <pin_map port_index="6" component_pin="J1_16"/>
                <pin_map port_index="7" component_pin="J1_18"/>
                <pin_map port_index="8" component_pin="J1_22"/>
                <pin_map port_index="9" component_pin="J1_24"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1c_tri_i" dir="in" left="9" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_17"/>
                <pin_map port_index="1" component_pin="J1_19"/>
                <pin_map port_index="2" component_pin="J1_21"/>
                <pin_map port_index="3" component_pin="J1_23"/>
                <pin_map port_index="4" component_pin="J1_25"/>
                <pin_map port_index="5" component_pin="J1_27"/>
                <pin_map port_index="6" component_pin="J1_16"/>
                <pin_map port_index="7" component_pin="J1_18"/>
                <pin_map port_index="8" component_pin="J1_22"/>
                <pin_map port_index="9" component_pin="J1_24"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2a" preset_proc="p2a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2a_tri_o" dir="out" left="19" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_41"/>
                <pin_map port_index="1" component_pin="J2_43"/>
                <pin_map port_index="2" component_pin="J2_45"/>
                <pin_map port_index="3" component_pin="J2_47"/>
                <pin_map port_index="4" component_pin="J2_51"/>
                <pin_map port_index="5" component_pin="J2_53"/>
                <pin_map port_index="6" component_pin="J2_55"/>
                <pin_map port_index="7" component_pin="J2_57"/>
                <pin_map port_index="8" component_pin="J2_61"/>
                <pin_map port_index="9" component_pin="J2_63"/>
                <pin_map port_index="10" component_pin="J2_65"/>
                <pin_map port_index="11" component_pin="J2_67"/>
                <pin_map port_index="12" component_pin="J2_71"/>
                <pin_map port_index="13" component_pin="J2_73"/>
                <pin_map port_index="14" component_pin="J2_75"/>
                <pin_map port_index="15" component_pin="J2_77"/>
                <pin_map port_index="16" component_pin="J2_81"/>
                <pin_map port_index="17" component_pin="J2_83"/>
                <pin_map port_index="18" component_pin="J2_85"/>
                <pin_map port_index="19" component_pin="J2_87"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2a_tri_t" dir="out" left="19" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_41"/>
                <pin_map port_index="1" component_pin="J2_43"/>
                <pin_map port_index="2" component_pin="J2_45"/>
                <pin_map port_index="3" component_pin="J2_47"/>
                <pin_map port_index="4" component_pin="J2_51"/>
                <pin_map port_index="5" component_pin="J2_53"/>
                <pin_map port_index="6" component_pin="J2_55"/>
                <pin_map port_index="7" component_pin="J2_57"/>
                <pin_map port_index="8" component_pin="J2_61"/>
                <pin_map port_index="9" component_pin="J2_63"/>
                <pin_map port_index="10" component_pin="J2_65"/>
                <pin_map port_index="11" component_pin="J2_67"/>
                <pin_map port_index="12" component_pin="J2_71"/>
                <pin_map port_index="13" component_pin="J2_73"/>
                <pin_map port_index="14" component_pin="J2_75"/>
                <pin_map port_index="15" component_pin="J2_77"/>
                <pin_map port_index="16" component_pin="J2_81"/>
                <pin_map port_index="17" component_pin="J2_83"/>
                <pin_map port_index="18" component_pin="J2_85"/>
                <pin_map port_index="19" component_pin="J2_87"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2a_tri_i" dir="in" left="19" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_41"/>
                <pin_map port_index="1" component_pin="J2_43"/>
                <pin_map port_index="2" component_pin="J2_45"/>
                <pin_map port_index="3" component_pin="J2_47"/>
                <pin_map port_index="4" component_pin="J2_51"/>
                <pin_map port_index="5" component_pin="J2_53"/>
                <pin_map port_index="6" component_pin="J2_55"/>
                <pin_map port_index="7" component_pin="J2_57"/>
                <pin_map port_index="8" component_pin="J2_61"/>
                <pin_map port_index="9" component_pin="J2_63"/>
                <pin_map port_index="10" component_pin="J2_65"/>
                <pin_map port_index="11" component_pin="J2_67"/>
                <pin_map port_index="12" component_pin="J2_71"/>
                <pin_map port_index="13" component_pin="J2_73"/>
                <pin_map port_index="14" component_pin="J2_75"/>
                <pin_map port_index="15" component_pin="J2_77"/>
                <pin_map port_index="16" component_pin="J2_81"/>
                <pin_map port_index="17" component_pin="J2_83"/>
                <pin_map port_index="18" component_pin="J2_85"/>
                <pin_map port_index="19" component_pin="J2_87"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2b" preset_proc="p2b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2b_tri_o" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_32"/>
                <pin_map port_index="1" component_pin="J2_34"/>
                <pin_map port_index="2" component_pin="J2_36"/>
                <pin_map port_index="3" component_pin="J2_38"/>
                <pin_map port_index="4" component_pin="J2_42"/>
                <pin_map port_index="5" component_pin="J2_44"/>
                <pin_map port_index="6" component_pin="J2_46"/>
                <pin_map port_index="7" component_pin="J2_48"/>
                <pin_map port_index="8" component_pin="J2_52"/>
                <pin_map port_index="9" component_pin="J2_54"/>
                <pin_map port_index="10" component_pin="J2_56"/>
                <pin_map port_index="11" component_pin="J2_58"/>
                <pin_map port_index="12" component_pin="J2_62"/>
                <pin_map port_index="13" component_pin="J2_64"/>
                <pin_map port_index="14" component_pin="J2_66"/>
                <pin_map port_index="15" component_pin="J2_68"/>
                <pin_map port_index="16" component_pin="J2_72"/>
                <pin_map port_index="17" component_pin="J2_74"/>
                <pin_map port_index="18" component_pin="J2_76"/>
                <pin_map port_index="19" component_pin="J2_78"/>
                <pin_map port_index="20" component_pin="J2_82"/>
                <pin_map port_index="21" component_pin="J2_84"/>
                <pin_map port_index="22" component_pin="J2_86"/>
                <pin_map port_index="23" component_pin="J2_88"/>
                <pin_map port_index="24" component_pin="J2_92"/>
                <pin_map port_index="25" component_pin="J2_94"/>
                <pin_map port_index="26" component_pin="J2_96"/>
                <pin_map port_index="27" component_pin="J2_98"/>
                <pin_map port_index="28" component_pin="J2_100"/>
                <pin_map port_index="29" component_pin="J2_89"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2b_tri_t" dir="out" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_32"/>
                <pin_map port_index="1" component_pin="J2_34"/>
                <pin_map port_index="2" component_pin="J2_36"/>
                <pin_map port_index="3" component_pin="J2_38"/>
                <pin_map port_index="4" component_pin="J2_42"/>
                <pin_map port_index="5" component_pin="J2_44"/>
                <pin_map port_index="6" component_pin="J2_46"/>
                <pin_map port_index="7" component_pin="J2_48"/>
                <pin_map port_index="8" component_pin="J2_52"/>
                <pin_map port_index="9" component_pin="J2_54"/>
                <pin_map port_index="10" component_pin="J2_56"/>
                <pin_map port_index="11" component_pin="J2_58"/>
                <pin_map port_index="12" component_pin="J2_62"/>
                <pin_map port_index="13" component_pin="J2_64"/>
                <pin_map port_index="14" component_pin="J2_66"/>
                <pin_map port_index="15" component_pin="J2_68"/>
                <pin_map port_index="16" component_pin="J2_72"/>
                <pin_map port_index="17" component_pin="J2_74"/>
                <pin_map port_index="18" component_pin="J2_76"/>
                <pin_map port_index="19" component_pin="J2_78"/>
                <pin_map port_index="20" component_pin="J2_82"/>
                <pin_map port_index="21" component_pin="J2_84"/>
                <pin_map port_index="22" component_pin="J2_86"/>
                <pin_map port_index="23" component_pin="J2_88"/>
                <pin_map port_index="24" component_pin="J2_92"/>
                <pin_map port_index="25" component_pin="J2_94"/>
                <pin_map port_index="26" component_pin="J2_96"/>
                <pin_map port_index="27" component_pin="J2_98"/>
                <pin_map port_index="28" component_pin="J2_100"/>
                <pin_map port_index="29" component_pin="J2_89"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2b_tri_i" dir="in" left="29" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_32"/>
                <pin_map port_index="1" component_pin="J2_34"/>
                <pin_map port_index="2" component_pin="J2_36"/>
                <pin_map port_index="3" component_pin="J2_38"/>
                <pin_map port_index="4" component_pin="J2_42"/>
                <pin_map port_index="5" component_pin="J2_44"/>
                <pin_map port_index="6" component_pin="J2_46"/>
                <pin_map port_index="7" component_pin="J2_48"/>
                <pin_map port_index="8" component_pin="J2_52"/>
                <pin_map port_index="9" component_pin="J2_54"/>
                <pin_map port_index="10" component_pin="J2_56"/>
                <pin_map port_index="11" component_pin="J2_58"/>
                <pin_map port_index="12" component_pin="J2_62"/>
                <pin_map port_index="13" component_pin="J2_64"/>
                <pin_map port_index="14" component_pin="J2_66"/>
                <pin_map port_index="15" component_pin="J2_68"/>
                <pin_map port_index="16" component_pin="J2_72"/>
                <pin_map port_index="17" component_pin="J2_74"/>
                <pin_map port_index="18" component_pin="J2_76"/>
                <pin_map port_index="19" component_pin="J2_78"/>
                <pin_map port_index="20" component_pin="J2_82"/>
                <pin_map port_index="21" component_pin="J2_84"/>
                <pin_map port_index="22" component_pin="J2_86"/>
                <pin_map port_index="23" component_pin="J2_88"/>
                <pin_map port_index="24" component_pin="J2_92"/>
                <pin_map port_index="25" component_pin="J2_94"/>
                <pin_map port_index="26" component_pin="J2_96"/>
                <pin_map port_index="27" component_pin="J2_98"/>
                <pin_map port_index="28" component_pin="J2_100"/>
                <pin_map port_index="29" component_pin="J2_89"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2c" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2c" preset_proc="p2c_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2c_tri_o" dir="out" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_11"/>
                <pin_map port_index="1" component_pin="J2_13"/>
                <pin_map port_index="2" component_pin="J2_15"/>
                <pin_map port_index="3" component_pin="J2_17"/>
                <pin_map port_index="4" component_pin="J2_21"/>
                <pin_map port_index="5" component_pin="J2_23"/>
                <pin_map port_index="6" component_pin="J2_25"/>
                <pin_map port_index="7" component_pin="J2_27"/>
                <pin_map port_index="8" component_pin="J2_31"/>
                <pin_map port_index="9" component_pin="J2_33"/>
                <pin_map port_index="10" component_pin="J2_35"/>
                <pin_map port_index="11" component_pin="J2_37"/>
                <pin_map port_index="12" component_pin="J2_14"/>
                <pin_map port_index="13" component_pin="J2_16"/>
                <pin_map port_index="14" component_pin="J2_22"/>
                <pin_map port_index="15" component_pin="J2_24"/>
                <pin_map port_index="16" component_pin="J2_26"/>
                <pin_map port_index="17" component_pin="J2_28"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2c_tri_t" dir="out" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_11"/>
                <pin_map port_index="1" component_pin="J2_13"/>
                <pin_map port_index="2" component_pin="J2_15"/>
                <pin_map port_index="3" component_pin="J2_17"/>
                <pin_map port_index="4" component_pin="J2_21"/>
                <pin_map port_index="5" component_pin="J2_23"/>
                <pin_map port_index="6" component_pin="J2_25"/>
                <pin_map port_index="7" component_pin="J2_27"/>
                <pin_map port_index="8" component_pin="J2_31"/>
                <pin_map port_index="9" component_pin="J2_33"/>
                <pin_map port_index="10" component_pin="J2_35"/>
                <pin_map port_index="11" component_pin="J2_37"/>
                <pin_map port_index="12" component_pin="J2_14"/>
                <pin_map port_index="13" component_pin="J2_16"/>
                <pin_map port_index="14" component_pin="J2_22"/>
                <pin_map port_index="15" component_pin="J2_24"/>
                <pin_map port_index="16" component_pin="J2_26"/>
                <pin_map port_index="17" component_pin="J2_28"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2c_tri_i" dir="in" left="17" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_11"/>
                <pin_map port_index="1" component_pin="J2_13"/>
                <pin_map port_index="2" component_pin="J2_15"/>
                <pin_map port_index="3" component_pin="J2_17"/>
                <pin_map port_index="4" component_pin="J2_21"/>
                <pin_map port_index="5" component_pin="J2_23"/>
                <pin_map port_index="6" component_pin="J2_25"/>
                <pin_map port_index="7" component_pin="J2_27"/>
                <pin_map port_index="8" component_pin="J2_31"/>
                <pin_map port_index="9" component_pin="J2_33"/>
                <pin_map port_index="10" component_pin="J2_35"/>
                <pin_map port_index="11" component_pin="J2_37"/>
                <pin_map port_index="12" component_pin="J2_14"/>
                <pin_map port_index="13" component_pin="J2_16"/>
                <pin_map port_index="14" component_pin="J2_22"/>
                <pin_map port_index="15" component_pin="J2_24"/>
                <pin_map port_index="16" component_pin="J2_26"/>
                <pin_map port_index="17" component_pin="J2_28"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p3a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p3a" preset_proc="p3a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p3a_tri_o" dir="out" left="19" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_1"/>
                <pin_map port_index="1" component_pin="J3_3"/>
                <pin_map port_index="2" component_pin="J3_37"/>
                <pin_map port_index="3" component_pin="J3_39"/>
                <pin_map port_index="4" component_pin="J3_41"/>
                <pin_map port_index="5" component_pin="J3_43"/>
                <pin_map port_index="6" component_pin="J3_57"/>
                <pin_map port_index="7" component_pin="J3_59"/>
                <pin_map port_index="8" component_pin="J3_2"/>
                <pin_map port_index="9" component_pin="J3_4"/>
                <pin_map port_index="10" component_pin="J3_38"/>
                <pin_map port_index="11" component_pin="J3_40"/>
                <pin_map port_index="12" component_pin="J3_42"/>
                <pin_map port_index="13" component_pin="J3_44"/>
                <pin_map port_index="14" component_pin="J3_48"/>
                <pin_map port_index="15" component_pin="J3_50"/>
                <pin_map port_index="16" component_pin="J3_52"/>
                <pin_map port_index="17" component_pin="J3_54"/>
                <pin_map port_index="18" component_pin="J3_58"/>
                <pin_map port_index="19" component_pin="J3_60"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p3a_tri_t" dir="out" left="19" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_1"/>
                <pin_map port_index="1" component_pin="J3_3"/>
                <pin_map port_index="2" component_pin="J3_37"/>
                <pin_map port_index="3" component_pin="J3_39"/>
                <pin_map port_index="4" component_pin="J3_41"/>
                <pin_map port_index="5" component_pin="J3_43"/>
                <pin_map port_index="6" component_pin="J3_57"/>
                <pin_map port_index="7" component_pin="J3_59"/>
                <pin_map port_index="8" component_pin="J3_2"/>
                <pin_map port_index="9" component_pin="J3_4"/>
                <pin_map port_index="10" component_pin="J3_38"/>
                <pin_map port_index="11" component_pin="J3_40"/>
                <pin_map port_index="12" component_pin="J3_42"/>
                <pin_map port_index="13" component_pin="J3_44"/>
                <pin_map port_index="14" component_pin="J3_48"/>
                <pin_map port_index="15" component_pin="J3_50"/>
                <pin_map port_index="16" component_pin="J3_52"/>
                <pin_map port_index="17" component_pin="J3_54"/>
                <pin_map port_index="18" component_pin="J3_58"/>
                <pin_map port_index="19" component_pin="J3_60"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p3a_tri_i" dir="in" left="19" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_1"/>
                <pin_map port_index="1" component_pin="J3_3"/>
                <pin_map port_index="2" component_pin="J3_37"/>
                <pin_map port_index="3" component_pin="J3_39"/>
                <pin_map port_index="4" component_pin="J3_41"/>
                <pin_map port_index="5" component_pin="J3_43"/>
                <pin_map port_index="6" component_pin="J3_57"/>
                <pin_map port_index="7" component_pin="J3_59"/>
                <pin_map port_index="8" component_pin="J3_2"/>
                <pin_map port_index="9" component_pin="J3_4"/>
                <pin_map port_index="10" component_pin="J3_38"/>
                <pin_map port_index="11" component_pin="J3_40"/>
                <pin_map port_index="12" component_pin="J3_42"/>
                <pin_map port_index="13" component_pin="J3_44"/>
                <pin_map port_index="14" component_pin="J3_48"/>
                <pin_map port_index="15" component_pin="J3_50"/>
                <pin_map port_index="16" component_pin="J3_52"/>
                <pin_map port_index="17" component_pin="J3_54"/>
                <pin_map port_index="18" component_pin="J3_58"/>
                <pin_map port_index="19" component_pin="J3_60"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p3b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p3b" preset_proc="p3b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p3b_tri_o" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_47"/>
                <pin_map port_index="1" component_pin="J3_49"/>
                <pin_map port_index="2" component_pin="J3_51"/>
                <pin_map port_index="3" component_pin="J3_53"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p3b_tri_t" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_47"/>
                <pin_map port_index="1" component_pin="J3_49"/>
                <pin_map port_index="2" component_pin="J3_51"/>
                <pin_map port_index="3" component_pin="J3_53"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p3b_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_47"/>
                <pin_map port_index="1" component_pin="J3_49"/>
                <pin_map port_index="2" component_pin="J3_51"/>
                <pin_map port_index="3" component_pin="J3_53"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
        
        <!-- Todo: ASIO interface does not work correctly, check -->
        <interface mode="master" name="asio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="asio" preset_proc="asio_preset">
          <preferred_ips>
            <preferred_ip vendor="trenz.biz" library="user" name="axis_asio_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="asio_tri_o" dir="out" left="159" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_16"/>
                <pin_map port_index="13" component_pin="J1_18"/>
                <pin_map port_index="14" component_pin="J1_22"/>
                <pin_map port_index="15" component_pin="J1_24"/>
                <pin_map port_index="16" component_pin="J1_31"/>
                <pin_map port_index="17" component_pin="J1_33"/>
                <pin_map port_index="18" component_pin="J1_35"/>
                <pin_map port_index="19" component_pin="J1_37"/>
                <pin_map port_index="20" component_pin="J1_41"/>
                <pin_map port_index="21" component_pin="J1_43"/>
                <pin_map port_index="22" component_pin="J1_45"/>
                <pin_map port_index="23" component_pin="J1_47"/>
                <pin_map port_index="24" component_pin="J1_49"/>
                <pin_map port_index="25" component_pin="J1_51"/>
                <pin_map port_index="26" component_pin="J1_55"/>
                <pin_map port_index="27" component_pin="J1_57"/>
                <pin_map port_index="28" component_pin="J1_59"/>
                <pin_map port_index="29" component_pin="J1_61"/>
                <pin_map port_index="30" component_pin="J1_65"/>
                <pin_map port_index="31" component_pin="J1_67"/>
                <pin_map port_index="32" component_pin="J1_69"/>
                <pin_map port_index="33" component_pin="J1_71"/>
                <pin_map port_index="34" component_pin="J1_75"/>
                <pin_map port_index="35" component_pin="J1_77"/>
                <pin_map port_index="36" component_pin="J1_81"/>
                <pin_map port_index="37" component_pin="J1_83"/>
                <pin_map port_index="38" component_pin="J1_36"/>
                <pin_map port_index="39" component_pin="J1_38"/>
                <pin_map port_index="40" component_pin="J1_40"/>
                <pin_map port_index="41" component_pin="J1_42"/>
                <pin_map port_index="42" component_pin="J1_46"/>
                <pin_map port_index="43" component_pin="J1_48"/>
                <pin_map port_index="44" component_pin="J1_50"/>
                <pin_map port_index="45" component_pin="J1_52"/>
                <pin_map port_index="46" component_pin="J1_56"/>
                <pin_map port_index="47" component_pin="J1_58"/>
                <pin_map port_index="48" component_pin="J1_60"/>
                <pin_map port_index="49" component_pin="J1_62"/>
                <pin_map port_index="50" component_pin="J1_66"/>
                <pin_map port_index="51" component_pin="J1_68"/>
                <pin_map port_index="52" component_pin="J1_70"/>
                <pin_map port_index="53" component_pin="J1_72"/>
                <pin_map port_index="54" component_pin="J1_76"/>
                <pin_map port_index="55" component_pin="J1_78"/>
                <pin_map port_index="56" component_pin="J1_80"/>
                <pin_map port_index="57" component_pin="J1_82"/>
                <pin_map port_index="58" component_pin="J1_86"/>
                <pin_map port_index="59" component_pin="J1_88"/>
                <pin_map port_index="60" component_pin="J1_94"/>
                <pin_map port_index="61" component_pin="J1_96"/>
                <pin_map port_index="62" component_pin="J1_98"/>
                <pin_map port_index="63" component_pin="J1_100"/>
                <pin_map port_index="64" component_pin="J2_11"/>
                <pin_map port_index="65" component_pin="J2_13"/>
                <pin_map port_index="66" component_pin="J2_15"/>
                <pin_map port_index="67" component_pin="J2_17"/>
                <pin_map port_index="68" component_pin="J2_21"/>
                <pin_map port_index="69" component_pin="J2_23"/>
                <pin_map port_index="70" component_pin="J2_25"/>
                <pin_map port_index="71" component_pin="J2_27"/>
                <pin_map port_index="72" component_pin="J2_31"/>
                <pin_map port_index="73" component_pin="J2_33"/>
                <pin_map port_index="74" component_pin="J2_35"/>
                <pin_map port_index="75" component_pin="J2_37"/>
                <pin_map port_index="76" component_pin="J2_14"/>
                <pin_map port_index="77" component_pin="J2_16"/>
                <pin_map port_index="78" component_pin="J2_22"/>
                <pin_map port_index="79" component_pin="J2_24"/>
                <pin_map port_index="80" component_pin="J2_26"/>
                <pin_map port_index="81" component_pin="J2_28"/>
                <pin_map port_index="82" component_pin="J2_41"/>
                <pin_map port_index="83" component_pin="J2_43"/>
                <pin_map port_index="84" component_pin="J2_45"/>
                <pin_map port_index="85" component_pin="J2_47"/>
                <pin_map port_index="86" component_pin="J2_51"/>
                <pin_map port_index="87" component_pin="J2_53"/>
                <pin_map port_index="88" component_pin="J2_55"/>
                <pin_map port_index="89" component_pin="J2_57"/>
                <pin_map port_index="90" component_pin="J2_61"/>
                <pin_map port_index="91" component_pin="J2_63"/>
                <pin_map port_index="92" component_pin="J2_65"/>
                <pin_map port_index="93" component_pin="J2_67"/>
                <pin_map port_index="94" component_pin="J2_71"/>
                <pin_map port_index="95" component_pin="J2_73"/>
                <pin_map port_index="96" component_pin="J2_75"/>
                <pin_map port_index="97" component_pin="J2_77"/>
                <pin_map port_index="98" component_pin="J2_81"/>
                <pin_map port_index="99" component_pin="J2_83"/>
                <pin_map port_index="100" component_pin="J2_85"/>
                <pin_map port_index="101" component_pin="J2_87"/>
                <pin_map port_index="102" component_pin="J2_32"/>
                <pin_map port_index="103" component_pin="J2_34"/>
                <pin_map port_index="104" component_pin="J2_36"/>
                <pin_map port_index="105" component_pin="J2_38"/>
                <pin_map port_index="106" component_pin="J2_42"/>
                <pin_map port_index="107" component_pin="J2_44"/>
                <pin_map port_index="108" component_pin="J2_46"/>
                <pin_map port_index="109" component_pin="J2_48"/>
                <pin_map port_index="110" component_pin="J2_52"/>
                <pin_map port_index="111" component_pin="J2_54"/>
                <pin_map port_index="112" component_pin="J2_56"/>
                <pin_map port_index="113" component_pin="J2_58"/>
                <pin_map port_index="114" component_pin="J2_62"/>
                <pin_map port_index="115" component_pin="J2_64"/>
                <pin_map port_index="116" component_pin="J2_66"/>
                <pin_map port_index="117" component_pin="J2_68"/>
                <pin_map port_index="118" component_pin="J2_72"/>
                <pin_map port_index="119" component_pin="J2_74"/>
                <pin_map port_index="120" component_pin="J2_76"/>
                <pin_map port_index="121" component_pin="J2_78"/>
                <pin_map port_index="122" component_pin="J2_82"/>
                <pin_map port_index="123" component_pin="J2_84"/>
                <pin_map port_index="124" component_pin="J2_86"/>
                <pin_map port_index="125" component_pin="J2_88"/>
                <pin_map port_index="126" component_pin="J2_92"/>
                <pin_map port_index="127" component_pin="J2_94"/>
                <pin_map port_index="128" component_pin="J2_96"/>
                <pin_map port_index="129" component_pin="J2_98"/>
                <pin_map port_index="130" component_pin="J2_100"/>
                <pin_map port_index="131" component_pin="J2_89"/>
                <pin_map port_index="132" component_pin="J3_1"/>
                <pin_map port_index="133" component_pin="J3_3"/>
                <pin_map port_index="134" component_pin="J3_37"/>
                <pin_map port_index="135" component_pin="J3_39"/>
                <pin_map port_index="136" component_pin="J3_41"/>
                <pin_map port_index="137" component_pin="J3_43"/>
                <pin_map port_index="138" component_pin="J3_57"/>
                <pin_map port_index="139" component_pin="J3_59"/>
                <pin_map port_index="140" component_pin="J3_2"/>
                <pin_map port_index="141" component_pin="J3_4"/>
                <pin_map port_index="142" component_pin="J3_38"/>
                <pin_map port_index="143" component_pin="J3_40"/>
                <pin_map port_index="144" component_pin="J3_42"/>
                <pin_map port_index="145" component_pin="J3_44"/>
                <pin_map port_index="146" component_pin="J3_48"/>
                <pin_map port_index="147" component_pin="J3_50"/>
                <pin_map port_index="148" component_pin="J3_52"/>
                <pin_map port_index="149" component_pin="J3_54"/>
                <pin_map port_index="150" component_pin="J3_58"/>
                <pin_map port_index="151" component_pin="J3_60"/>
                <pin_map port_index="152" component_pin="J3_47"/>
                <pin_map port_index="153" component_pin="J3_49"/>
                <pin_map port_index="154" component_pin="J3_51"/>
                <pin_map port_index="155" component_pin="J3_53"/>
                <pin_map port_index="156" component_pin="onewire"/>
                <pin_map port_index="157" component_pin="PLL_INT"/>
                <pin_map port_index="158" component_pin="sys_led"/>
                <pin_map port_index="159" component_pin="led2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="asio_tri_t" dir="out" left="159" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_16"/>
                <pin_map port_index="13" component_pin="J1_18"/>
                <pin_map port_index="14" component_pin="J1_22"/>
                <pin_map port_index="15" component_pin="J1_24"/>
                <pin_map port_index="16" component_pin="J1_31"/>
                <pin_map port_index="17" component_pin="J1_33"/>
                <pin_map port_index="18" component_pin="J1_35"/>
                <pin_map port_index="19" component_pin="J1_37"/>
                <pin_map port_index="20" component_pin="J1_41"/>
                <pin_map port_index="21" component_pin="J1_43"/>
                <pin_map port_index="22" component_pin="J1_45"/>
                <pin_map port_index="23" component_pin="J1_47"/>
                <pin_map port_index="24" component_pin="J1_49"/>
                <pin_map port_index="25" component_pin="J1_51"/>
                <pin_map port_index="26" component_pin="J1_55"/>
                <pin_map port_index="27" component_pin="J1_57"/>
                <pin_map port_index="28" component_pin="J1_59"/>
                <pin_map port_index="29" component_pin="J1_61"/>
                <pin_map port_index="30" component_pin="J1_65"/>
                <pin_map port_index="31" component_pin="J1_67"/>
                <pin_map port_index="32" component_pin="J1_69"/>
                <pin_map port_index="33" component_pin="J1_71"/>
                <pin_map port_index="34" component_pin="J1_75"/>
                <pin_map port_index="35" component_pin="J1_77"/>
                <pin_map port_index="36" component_pin="J1_81"/>
                <pin_map port_index="37" component_pin="J1_83"/>
                <pin_map port_index="38" component_pin="J1_36"/>
                <pin_map port_index="39" component_pin="J1_38"/>
                <pin_map port_index="40" component_pin="J1_40"/>
                <pin_map port_index="41" component_pin="J1_42"/>
                <pin_map port_index="42" component_pin="J1_46"/>
                <pin_map port_index="43" component_pin="J1_48"/>
                <pin_map port_index="44" component_pin="J1_50"/>
                <pin_map port_index="45" component_pin="J1_52"/>
                <pin_map port_index="46" component_pin="J1_56"/>
                <pin_map port_index="47" component_pin="J1_58"/>
                <pin_map port_index="48" component_pin="J1_60"/>
                <pin_map port_index="49" component_pin="J1_62"/>
                <pin_map port_index="50" component_pin="J1_66"/>
                <pin_map port_index="51" component_pin="J1_68"/>
                <pin_map port_index="52" component_pin="J1_70"/>
                <pin_map port_index="53" component_pin="J1_72"/>
                <pin_map port_index="54" component_pin="J1_76"/>
                <pin_map port_index="55" component_pin="J1_78"/>
                <pin_map port_index="56" component_pin="J1_80"/>
                <pin_map port_index="57" component_pin="J1_82"/>
                <pin_map port_index="58" component_pin="J1_86"/>
                <pin_map port_index="59" component_pin="J1_88"/>
                <pin_map port_index="60" component_pin="J1_94"/>
                <pin_map port_index="61" component_pin="J1_96"/>
                <pin_map port_index="62" component_pin="J1_98"/>
                <pin_map port_index="63" component_pin="J1_100"/>
                <pin_map port_index="64" component_pin="J2_11"/>
                <pin_map port_index="65" component_pin="J2_13"/>
                <pin_map port_index="66" component_pin="J2_15"/>
                <pin_map port_index="67" component_pin="J2_17"/>
                <pin_map port_index="68" component_pin="J2_21"/>
                <pin_map port_index="69" component_pin="J2_23"/>
                <pin_map port_index="70" component_pin="J2_25"/>
                <pin_map port_index="71" component_pin="J2_27"/>
                <pin_map port_index="72" component_pin="J2_31"/>
                <pin_map port_index="73" component_pin="J2_33"/>
                <pin_map port_index="74" component_pin="J2_35"/>
                <pin_map port_index="75" component_pin="J2_37"/>
                <pin_map port_index="76" component_pin="J2_14"/>
                <pin_map port_index="77" component_pin="J2_16"/>
                <pin_map port_index="78" component_pin="J2_22"/>
                <pin_map port_index="79" component_pin="J2_24"/>
                <pin_map port_index="80" component_pin="J2_26"/>
                <pin_map port_index="81" component_pin="J2_28"/>
                <pin_map port_index="82" component_pin="J2_41"/>
                <pin_map port_index="83" component_pin="J2_43"/>
                <pin_map port_index="84" component_pin="J2_45"/>
                <pin_map port_index="85" component_pin="J2_47"/>
                <pin_map port_index="86" component_pin="J2_51"/>
                <pin_map port_index="87" component_pin="J2_53"/>
                <pin_map port_index="88" component_pin="J2_55"/>
                <pin_map port_index="89" component_pin="J2_57"/>
                <pin_map port_index="90" component_pin="J2_61"/>
                <pin_map port_index="91" component_pin="J2_63"/>
                <pin_map port_index="92" component_pin="J2_65"/>
                <pin_map port_index="93" component_pin="J2_67"/>
                <pin_map port_index="94" component_pin="J2_71"/>
                <pin_map port_index="95" component_pin="J2_73"/>
                <pin_map port_index="96" component_pin="J2_75"/>
                <pin_map port_index="97" component_pin="J2_77"/>
                <pin_map port_index="98" component_pin="J2_81"/>
                <pin_map port_index="99" component_pin="J2_83"/>
                <pin_map port_index="100" component_pin="J2_85"/>
                <pin_map port_index="101" component_pin="J2_87"/>
                <pin_map port_index="102" component_pin="J2_32"/>
                <pin_map port_index="103" component_pin="J2_34"/>
                <pin_map port_index="104" component_pin="J2_36"/>
                <pin_map port_index="105" component_pin="J2_38"/>
                <pin_map port_index="106" component_pin="J2_42"/>
                <pin_map port_index="107" component_pin="J2_44"/>
                <pin_map port_index="108" component_pin="J2_46"/>
                <pin_map port_index="109" component_pin="J2_48"/>
                <pin_map port_index="110" component_pin="J2_52"/>
                <pin_map port_index="111" component_pin="J2_54"/>
                <pin_map port_index="112" component_pin="J2_56"/>
                <pin_map port_index="113" component_pin="J2_58"/>
                <pin_map port_index="114" component_pin="J2_62"/>
                <pin_map port_index="115" component_pin="J2_64"/>
                <pin_map port_index="116" component_pin="J2_66"/>
                <pin_map port_index="117" component_pin="J2_68"/>
                <pin_map port_index="118" component_pin="J2_72"/>
                <pin_map port_index="119" component_pin="J2_74"/>
                <pin_map port_index="120" component_pin="J2_76"/>
                <pin_map port_index="121" component_pin="J2_78"/>
                <pin_map port_index="122" component_pin="J2_82"/>
                <pin_map port_index="123" component_pin="J2_84"/>
                <pin_map port_index="124" component_pin="J2_86"/>
                <pin_map port_index="125" component_pin="J2_88"/>
                <pin_map port_index="126" component_pin="J2_92"/>
                <pin_map port_index="127" component_pin="J2_94"/>
                <pin_map port_index="128" component_pin="J2_96"/>
                <pin_map port_index="129" component_pin="J2_98"/>
                <pin_map port_index="130" component_pin="J2_100"/>
                <pin_map port_index="131" component_pin="J2_89"/>
                <pin_map port_index="132" component_pin="J3_1"/>
                <pin_map port_index="133" component_pin="J3_3"/>
                <pin_map port_index="134" component_pin="J3_37"/>
                <pin_map port_index="135" component_pin="J3_39"/>
                <pin_map port_index="136" component_pin="J3_41"/>
                <pin_map port_index="137" component_pin="J3_43"/>
                <pin_map port_index="138" component_pin="J3_57"/>
                <pin_map port_index="139" component_pin="J3_59"/>
                <pin_map port_index="140" component_pin="J3_2"/>
                <pin_map port_index="141" component_pin="J3_4"/>
                <pin_map port_index="142" component_pin="J3_38"/>
                <pin_map port_index="143" component_pin="J3_40"/>
                <pin_map port_index="144" component_pin="J3_42"/>
                <pin_map port_index="145" component_pin="J3_44"/>
                <pin_map port_index="146" component_pin="J3_48"/>
                <pin_map port_index="147" component_pin="J3_50"/>
                <pin_map port_index="148" component_pin="J3_52"/>
                <pin_map port_index="149" component_pin="J3_54"/>
                <pin_map port_index="150" component_pin="J3_58"/>
                <pin_map port_index="151" component_pin="J3_60"/>
                <pin_map port_index="152" component_pin="J3_47"/>
                <pin_map port_index="153" component_pin="J3_49"/>
                <pin_map port_index="154" component_pin="J3_51"/>
                <pin_map port_index="155" component_pin="J3_53"/>
                <pin_map port_index="156" component_pin="onewire"/>
                <pin_map port_index="157" component_pin="PLL_INT"/>
                <pin_map port_index="158" component_pin="sys_led"/>
                <pin_map port_index="159" component_pin="led2"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="asio_tri_i" dir="in" left="159" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_17"/>
                <pin_map port_index="7" component_pin="J1_19"/>
                <pin_map port_index="8" component_pin="J1_21"/>
                <pin_map port_index="9" component_pin="J1_23"/>
                <pin_map port_index="10" component_pin="J1_25"/>
                <pin_map port_index="11" component_pin="J1_27"/>
                <pin_map port_index="12" component_pin="J1_16"/>
                <pin_map port_index="13" component_pin="J1_18"/>
                <pin_map port_index="14" component_pin="J1_22"/>
                <pin_map port_index="15" component_pin="J1_24"/>
                <pin_map port_index="16" component_pin="J1_31"/>
                <pin_map port_index="17" component_pin="J1_33"/>
                <pin_map port_index="18" component_pin="J1_35"/>
                <pin_map port_index="19" component_pin="J1_37"/>
                <pin_map port_index="20" component_pin="J1_41"/>
                <pin_map port_index="21" component_pin="J1_43"/>
                <pin_map port_index="22" component_pin="J1_45"/>
                <pin_map port_index="23" component_pin="J1_47"/>
                <pin_map port_index="24" component_pin="J1_49"/>
                <pin_map port_index="25" component_pin="J1_51"/>
                <pin_map port_index="26" component_pin="J1_55"/>
                <pin_map port_index="27" component_pin="J1_57"/>
                <pin_map port_index="28" component_pin="J1_59"/>
                <pin_map port_index="29" component_pin="J1_61"/>
                <pin_map port_index="30" component_pin="J1_65"/>
                <pin_map port_index="31" component_pin="J1_67"/>
                <pin_map port_index="32" component_pin="J1_69"/>
                <pin_map port_index="33" component_pin="J1_71"/>
                <pin_map port_index="34" component_pin="J1_75"/>
                <pin_map port_index="35" component_pin="J1_77"/>
                <pin_map port_index="36" component_pin="J1_81"/>
                <pin_map port_index="37" component_pin="J1_83"/>
                <pin_map port_index="38" component_pin="J1_36"/>
                <pin_map port_index="39" component_pin="J1_38"/>
                <pin_map port_index="40" component_pin="J1_40"/>
                <pin_map port_index="41" component_pin="J1_42"/>
                <pin_map port_index="42" component_pin="J1_46"/>
                <pin_map port_index="43" component_pin="J1_48"/>
                <pin_map port_index="44" component_pin="J1_50"/>
                <pin_map port_index="45" component_pin="J1_52"/>
                <pin_map port_index="46" component_pin="J1_56"/>
                <pin_map port_index="47" component_pin="J1_58"/>
                <pin_map port_index="48" component_pin="J1_60"/>
                <pin_map port_index="49" component_pin="J1_62"/>
                <pin_map port_index="50" component_pin="J1_66"/>
                <pin_map port_index="51" component_pin="J1_68"/>
                <pin_map port_index="52" component_pin="J1_70"/>
                <pin_map port_index="53" component_pin="J1_72"/>
                <pin_map port_index="54" component_pin="J1_76"/>
                <pin_map port_index="55" component_pin="J1_78"/>
                <pin_map port_index="56" component_pin="J1_80"/>
                <pin_map port_index="57" component_pin="J1_82"/>
                <pin_map port_index="58" component_pin="J1_86"/>
                <pin_map port_index="59" component_pin="J1_88"/>
                <pin_map port_index="60" component_pin="J1_94"/>
                <pin_map port_index="61" component_pin="J1_96"/>
                <pin_map port_index="62" component_pin="J1_98"/>
                <pin_map port_index="63" component_pin="J1_100"/>
                <pin_map port_index="64" component_pin="J2_11"/>
                <pin_map port_index="65" component_pin="J2_13"/>
                <pin_map port_index="66" component_pin="J2_15"/>
                <pin_map port_index="67" component_pin="J2_17"/>
                <pin_map port_index="68" component_pin="J2_21"/>
                <pin_map port_index="69" component_pin="J2_23"/>
                <pin_map port_index="70" component_pin="J2_25"/>
                <pin_map port_index="71" component_pin="J2_27"/>
                <pin_map port_index="72" component_pin="J2_31"/>
                <pin_map port_index="73" component_pin="J2_33"/>
                <pin_map port_index="74" component_pin="J2_35"/>
                <pin_map port_index="75" component_pin="J2_37"/>
                <pin_map port_index="76" component_pin="J2_14"/>
                <pin_map port_index="77" component_pin="J2_16"/>
                <pin_map port_index="78" component_pin="J2_22"/>
                <pin_map port_index="79" component_pin="J2_24"/>
                <pin_map port_index="80" component_pin="J2_26"/>
                <pin_map port_index="81" component_pin="J2_28"/>
                <pin_map port_index="82" component_pin="J2_41"/>
                <pin_map port_index="83" component_pin="J2_43"/>
                <pin_map port_index="84" component_pin="J2_45"/>
                <pin_map port_index="85" component_pin="J2_47"/>
                <pin_map port_index="86" component_pin="J2_51"/>
                <pin_map port_index="87" component_pin="J2_53"/>
                <pin_map port_index="88" component_pin="J2_55"/>
                <pin_map port_index="89" component_pin="J2_57"/>
                <pin_map port_index="90" component_pin="J2_61"/>
                <pin_map port_index="91" component_pin="J2_63"/>
                <pin_map port_index="92" component_pin="J2_65"/>
                <pin_map port_index="93" component_pin="J2_67"/>
                <pin_map port_index="94" component_pin="J2_71"/>
                <pin_map port_index="95" component_pin="J2_73"/>
                <pin_map port_index="96" component_pin="J2_75"/>
                <pin_map port_index="97" component_pin="J2_77"/>
                <pin_map port_index="98" component_pin="J2_81"/>
                <pin_map port_index="99" component_pin="J2_83"/>
                <pin_map port_index="100" component_pin="J2_85"/>
                <pin_map port_index="101" component_pin="J2_87"/>
                <pin_map port_index="102" component_pin="J2_32"/>
                <pin_map port_index="103" component_pin="J2_34"/>
                <pin_map port_index="104" component_pin="J2_36"/>
                <pin_map port_index="105" component_pin="J2_38"/>
                <pin_map port_index="106" component_pin="J2_42"/>
                <pin_map port_index="107" component_pin="J2_44"/>
                <pin_map port_index="108" component_pin="J2_46"/>
                <pin_map port_index="109" component_pin="J2_48"/>
                <pin_map port_index="110" component_pin="J2_52"/>
                <pin_map port_index="111" component_pin="J2_54"/>
                <pin_map port_index="112" component_pin="J2_56"/>
                <pin_map port_index="113" component_pin="J2_58"/>
                <pin_map port_index="114" component_pin="J2_62"/>
                <pin_map port_index="115" component_pin="J2_64"/>
                <pin_map port_index="116" component_pin="J2_66"/>
                <pin_map port_index="117" component_pin="J2_68"/>
                <pin_map port_index="118" component_pin="J2_72"/>
                <pin_map port_index="119" component_pin="J2_74"/>
                <pin_map port_index="120" component_pin="J2_76"/>
                <pin_map port_index="121" component_pin="J2_78"/>
                <pin_map port_index="122" component_pin="J2_82"/>
                <pin_map port_index="123" component_pin="J2_84"/>
                <pin_map port_index="124" component_pin="J2_86"/>
                <pin_map port_index="125" component_pin="J2_88"/>
                <pin_map port_index="126" component_pin="J2_92"/>
                <pin_map port_index="127" component_pin="J2_94"/>
                <pin_map port_index="128" component_pin="J2_96"/>
                <pin_map port_index="129" component_pin="J2_98"/>
                <pin_map port_index="130" component_pin="J2_100"/>
                <pin_map port_index="131" component_pin="J2_89"/>
                <pin_map port_index="132" component_pin="J3_1"/>
                <pin_map port_index="133" component_pin="J3_3"/>
                <pin_map port_index="134" component_pin="J3_37"/>
                <pin_map port_index="135" component_pin="J3_39"/>
                <pin_map port_index="136" component_pin="J3_41"/>
                <pin_map port_index="137" component_pin="J3_43"/>
                <pin_map port_index="138" component_pin="J3_57"/>
                <pin_map port_index="139" component_pin="J3_59"/>
                <pin_map port_index="140" component_pin="J3_2"/>
                <pin_map port_index="141" component_pin="J3_4"/>
                <pin_map port_index="142" component_pin="J3_38"/>
                <pin_map port_index="143" component_pin="J3_40"/>
                <pin_map port_index="144" component_pin="J3_42"/>
                <pin_map port_index="145" component_pin="J3_44"/>
                <pin_map port_index="146" component_pin="J3_48"/>
                <pin_map port_index="147" component_pin="J3_50"/>
                <pin_map port_index="148" component_pin="J3_52"/>
                <pin_map port_index="149" component_pin="J3_54"/>
                <pin_map port_index="150" component_pin="J3_58"/>
                <pin_map port_index="151" component_pin="J3_60"/>
                <pin_map port_index="152" component_pin="J3_47"/>
                <pin_map port_index="153" component_pin="J3_49"/>
                <pin_map port_index="154" component_pin="J3_51"/>
                <pin_map port_index="155" component_pin="J3_53"/>
                <pin_map port_index="156" component_pin="onewire"/>
                <pin_map port_index="157" component_pin="PLL_INT"/>
                <pin_map port_index="158" component_pin="sys_led"/>
                <pin_map port_index="159" component_pin="led2"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="asio" display_name="ASIO GPIO" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>All Module B2B as single ASIO GPIO Port</description>
    </component>	

    <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="IM4G16D3EABG" vendor="IM" spec_url="www.intelligentmemory.com/dram/ddr3-sdram/">
      <description>DDR3 memory </description>
      <parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
      </parameters>
    </component>  

    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>Active High</description>
    </component>

    <component name="uart0" display_name="BASE_UART" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>

    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="S25FL256S" vendor="Spansion">
      <description>32 MByte storage that can be used for configuration or data storage</description>
    </component>

    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5338" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>differential 50 MHz oscillator used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="50000000"/>
      </parameters>
    </component>

    <component name="mgt_clk0" display_name="MGT Clock0" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>MGT clock 0</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>	

    <component name="iic_main0" display_name="PLL_I2C" type="chip" sub_type="MUX" major_group="Miscellaneous">
      <description>I2C</description>
    </component>
	
    <component name="rmii0" display_name="RMII0" type="chip" sub_type="ethernet" major_group="Miscellaneous">
      <description>RMII</description>
    </component>	

    <component name="mdio_io0" display_name="MDIO IO0" type="chip" sub_type="ethernet" major_group="ethernet">
      <description>MDIO_IO</description>
    </component>
    
    <component name="mdio_mdc0" display_name="MDIO MDC0" type="chip" sub_type="ethernet" major_group="ethernet">
      <description>MDIO_MDC</description>
    </component>
    
    <component name="phy_reset_out" display_name="PHY reset out" type="chip" sub_type="reset" major_group="Reset">
      <description>PHY RESET OUT</description>
    </component>		

    <component name="leds" display_name="LEDS" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>system led und normal led</description>
    </component>
    
    <component name="led2" display_name="LED 2" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LED</description>
    </component>	
    
    <component name="sys_led" display_name="SYSTEM RED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>system LED</description>
    </component>	
	
    <component name="p0" display_name="J1:P0" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p0 (8 bits) in J1</description>
    </component>		
	
    <component name="p0_6bits" display_name="J1:P0_6bits" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p0 (6 bits) in J1</description>
    </component>
	
    <component name="p1c" display_name="J1:P1C" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1c (10 bits) in J1</description>
    </component>
	
    <component name="p1a" display_name="J1:P1A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1a (22 bits) in J1</description>
    </component>	
	
    <component name="p1b" display_name="J1:P1B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1b (26 bits) in J1</description>
    </component>
	
    <component name="p2a" display_name="J2:P2A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2a (20 bits) in J2</description>
    </component>	
	
    <component name="p2b" display_name="J2:P2B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2b (30 bits) in J2</description>
    </component>		

    <component name="p2c" display_name="J2 P2C" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2c (18 bits) in J2</description>
    </component>	

    <component name="p3a" display_name="J3:P3A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p3a (20 bits) in J3</description>
    </component>	
	
    <component name="p3b" display_name="J3:P3B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p3b (4 bits) in J3</description>
    </component>

  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" c1_st_index="1" c1_end_index="5" c2_st_index="0" c2_end_index="4"/>
    </connection>

    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_leds" component1="part0" component2="leds">
      <connection_map name="part0_leds_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_sys_led" component1="part0" component2="sys_led">
      <connection_map name="part0_sys_led_1" c1_st_index="8" c1_end_index="8" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
    <connection name="part0_led2" component1="part0" component2="led2">
      <connection_map name="part0_led2_1" c1_st_index="9" c1_end_index="9" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
    <connection name="part0_uart0" component1="part0" component2="uart0">
      <connection_map name="part0_uart0_1" c1_st_index="29" c1_end_index="30" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_iic_main0" component1="part0" component2="iic_main0">
      <connection_map name="part0_iic_main0_1" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_mgt_clk0" component1="part0" component2="mgt_clk0">
      <connection_map name="part0_mgt_clk0_1" c1_st_index="12" c1_end_index="13" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_rmii0" component1="part0" component2="rmii0">
      <connection_map name="part0_rmii0_1" c1_st_index="14" c1_end_index="19" c2_st_index="0" c2_end_index="5"/>
    </connection>

    <connection name="part0_mdio_io0" component1="part0" component2="mdio_io0">
      <connection_map name="part0_mdio_io0_1" c1_st_index="20" c1_end_index="21" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_phy_reset_out" component1="part0" component2="phy_reset_out">
      <connection_map name="part0_phy_reset_out_1" c1_st_index="22" c1_end_index="22" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_p0" component1="part0" component2="p0">
      <connection_map name="part0_p0_1" c1_st_index="23" c1_end_index="30" c2_st_index="0" c2_end_index="7"/>
    </connection>

    <connection name="part0_p0_6bits" component1="part0" component2="p0_6bits">
      <connection_map name="part0_p0_6bits_1" c1_st_index="23" c1_end_index="28" c2_st_index="0" c2_end_index="5"/>
    </connection>

    <connection name="part0_p1a" component1="part0" component2="p1a">
      <connection_map name="part0_p1a_1" c1_st_index="41" c1_end_index="62" c2_st_index="0" c2_end_index="21"/>
    </connection>

    <connection name="part0_p1b" component1="part0" component2="p1b">
      <connection_map name="part0_p1b_1" c1_st_index="63" c1_end_index="88" c2_st_index="0" c2_end_index="25"/>
    </connection>

    <connection name="part0_p1c" component1="part0" component2="p1c">
      <connection_map name="part0_p1c_1" c1_st_index="31" c1_end_index="40" c2_st_index="0" c2_end_index="9"/>
    </connection>

    <connection name="part0_p2a" component1="part0" component2="p2a">
      <connection_map name="part0_p2a_1" c1_st_index="107" c1_end_index="126" c2_st_index="0" c2_end_index="19"/>
    </connection>

    <connection name="part0_p2b" component1="part0" component2="p2b">
      <connection_map name="part0_p2b_1" c1_st_index="127" c1_end_index="156" c2_st_index="0" c2_end_index="29"/>
    </connection>

    <connection name="part0_p2c" component1="part0" component2="p2c">
      <connection_map name="part0_p2c_1" c1_st_index="89" c1_end_index="106" c2_st_index="0" c2_end_index="17"/>
    </connection>

    <connection name="part0_p3a" component1="part0" component2="p3a">
      <connection_map name="part0_p3a_1" c1_st_index="157" c1_end_index="176" c2_st_index="0" c2_end_index="19"/>
    </connection>

    <connection name="part0_p3b" component1="part0" component2="p3b">
      <connection_map name="part0_p3b_1" c1_st_index="177" c1_end_index="180" c2_st_index="0" c2_end_index="3"/>
    </connection>

    <connection name="part0_asio" component1="part0" component2="asio">
      <connection_map name="part0_asio_1" c1_st_index="23" c1_end_index="28" c2_st_index="0" c2_end_index="5"/>
      <connection_map name="part0_asio_2" c1_st_index="31" c1_end_index="182" c2_st_index="6" c2_end_index="157"/>
	  <connection_map name="part0_asio_3" c1_st_index="8" c1_end_index="9" c2_st_index="158" c2_end_index="159"/>
    </connection>	
	
  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <ip_associated_rules>
    <ip_associated_rule name="default">
    <!--insert interface ip rules here, see ug895 or other board part files-->
    </ip_associated_rule>
  </ip_associated_rules>
<!-- ##################################################################### -->
</board>