// Seed: 2066941751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout tri id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(-1) begin : LABEL_0
    #1;
  end
  wire id_9;
  parameter id_10 = id_6++;
  assign module_1.id_3 = 0;
  wire id_11;
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1
);
  id_3 :
  assert property (@(posedge -1) id_0)
  else $signed(63);
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  id_4 :
  assert property (@(posedge id_0) 1)
  else $clog2(32);
  ;
endmodule
