git clone --depth 1 --no-tags https://github.com/VireshsinghR/memory_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175544892
git clone --depth 1 --no-tags https://github.com/alex-g-tejada/Soft-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173649071
git clone --depth 1 --no-tags https://github.com/qiaosiyi/flow-speed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173651575
git clone --depth 1 --no-tags https://github.com/yeyuezhishui/Project_Digital_circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177444235
git clone --depth 1 --no-tags https://github.com/pragya77/FPGA-based-Data-Acquisition-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178183659
git clone --depth 1 --no-tags https://github.com/michaelolivas/Multi-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176209160
git clone --depth 1 --no-tags https://github.com/mcgarrye/CSC258sampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176573748
git clone --depth 1 --no-tags https://github.com/AniketBiala/cscb58_team7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174235743
git clone --depth 1 --no-tags https://github.com/sea120424/CA2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174715692
git clone --depth 1 --no-tags https://github.com/m-hoseyny/CAL-UT-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174974223
git clone --depth 1 --no-tags https://github.com/jalamani/Simon-Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175072687
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-ejkburt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175265590
git clone --depth 1 --no-tags https://github.com/canyuchen/MIPS-Five-stage-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175525487
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177375963
git clone --depth 1 --no-tags https://github.com/rayepeng/sccpu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177382378
git clone --depth 1 --no-tags https://github.com/hoangminh2408/ECE-3829-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176024772
git clone --depth 1 --no-tags https://github.com/slakh96/Hangman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176156453
git clone --depth 1 --no-tags https://github.com/Zhuxszzz/Simple-multicycle-single-CPU-Veriliog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172936729
git clone --depth 1 --no-tags https://github.com/rtphan/CS152A-lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173164203
git clone --depth 1 --no-tags https://github.com/Josep-h/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175758024
git clone --depth 1 --no-tags https://github.com/saltyseadawg/csc258_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176172330
git clone --depth 1 --no-tags https://github.com/PreethamOO7/FPGA-IDP-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173589872
git clone --depth 1 --no-tags https://github.com/Azzazy/comp-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176284929
git clone --depth 1 --no-tags https://github.com/akankshya107/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177010617
git clone --depth 1 --no-tags https://github.com/tisla002/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178051904
git clone --depth 1 --no-tags https://github.com/isVicjiar/Vi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178354392
git clone --depth 1 --no-tags https://github.com/sanidhyanarayansingh/atmimplementationusingverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178463992
git clone --depth 1 --no-tags https://github.com/AnthonyFaubert/UW_EE371_FinalProjectStarter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178427366
git clone --depth 1 --no-tags https://github.com/TheParodicts/MIPS_CPU_Diagram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178422152
git clone --depth 1 --no-tags https://github.com/carlsbug/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178986293
git clone --depth 1 --no-tags https://github.com/Macavitty/Circuitry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177142163
git clone --depth 1 --no-tags https://github.com/shayramos/controladorMemoria.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174440770
git clone --depth 1 --no-tags https://github.com/azurity/a-simple-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175617906
git clone --depth 1 --no-tags https://github.com/DaDa0413/Air-Hockey-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178027256
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177380805
git clone --depth 1 --no-tags https://github.com/jadenyjw/waveform-visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173211983
git clone --depth 1 --no-tags https://github.com/aamirEE/FPGA_IDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173593282
git clone --depth 1 --no-tags https://github.com/lialber2/B58Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176009445
git clone --depth 1 --no-tags https://github.com/nils-wisiol/hwlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176326804
git clone --depth 1 --no-tags https://github.com/sarahbrande/verilogStuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174660275
git clone --depth 1 --no-tags https://github.com/es717249/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174904705
git clone --depth 1 --no-tags https://github.com/eldougo/verilog_seven_seg_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175359301
git clone --depth 1 --no-tags https://github.com/WojciechJ/SystemyWbudowane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175311057
git clone --depth 1 --no-tags https://github.com/Sathathinesh/CO221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175341057
git clone --depth 1 --no-tags https://github.com/Sathathinesh/CO224.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175345769
git clone --depth 1 --no-tags https://github.com/shrinidhi99/Verilog-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176853929
git clone --depth 1 --no-tags https://github.com/pcpcp/200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176433439
git clone --depth 1 --no-tags https://github.com/kyawthiha75/FIFOinverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176399384
git clone --depth 1 --no-tags https://github.com/adithyahosapate/FPGA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174532464
git clone --depth 1 --no-tags https://github.com/Dynamitelaw/notShazam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177039485
git clone --depth 1 --no-tags https://github.com/LucasNT/SistemaEmbarcados.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178458832
git clone --depth 1 --no-tags https://github.com/superdada2/Tuck423.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178992869
git clone --depth 1 --no-tags https://github.com/sinjoysaha/4-bit-ripple-carry-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173743351
git clone --depth 1 --no-tags https://github.com/xiyoyoyohades/Computer-Organization-Course-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173691730
git clone --depth 1 --no-tags https://github.com/zhehaoli1999/COD-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176722180
git clone --depth 1 --no-tags https://github.com/anunay2/FPGA-based-Traffic-Monitoring-System-and-I-O-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175136457
git clone --depth 1 --no-tags https://github.com/xiaominng12/FPGAproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176739991
git clone --depth 1 --no-tags https://github.com/georgerennie/alchitry_cu_helpers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173469592
git clone --depth 1 --no-tags https://github.com/dillonhuff/xst_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173660603
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-ArrorMan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173031375
git clone --depth 1 --no-tags https://github.com/j4ckyl06/Comp-Arch---BitCoin-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175054470
git clone --depth 1 --no-tags https://github.com/pimts/blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174856792
git clone --depth 1 --no-tags https://github.com/omn0mn0m/TinyMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174242803
git clone --depth 1 --no-tags https://github.com/danchesler/Full-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174758363
git clone --depth 1 --no-tags https://github.com/JunWeiWong/The-Enigma-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174635319
git clone --depth 1 --no-tags https://github.com/maximdorogov/EAMTA-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174750276
git clone --depth 1 --no-tags https://github.com/izZao/5_level_pipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177540184
git clone --depth 1 --no-tags https://github.com/BITSIAN4ever/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177431990
git clone --depth 1 --no-tags https://github.com/prianka-roy/Jumping_Dog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177895000
git clone --depth 1 --no-tags https://github.com/ucsd-cse-140l-ltsaur/Lab2_Demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177897951
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/True-Random-Bit-Generator-TRBG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177660166
git clone --depth 1 --no-tags https://github.com/LuZZhang/BUAA-Computer-Composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177727022
git clone --depth 1 --no-tags https://github.com/xzjqx/MiniMIPS32_CPUCORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173952908
git clone --depth 1 --no-tags https://github.com/Jkillelea/helloice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173670949
git clone --depth 1 --no-tags https://github.com/AriSweedler/verilog-tic-tac-toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174273540
git clone --depth 1 --no-tags https://github.com/chaitany10/RISCV-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172908596
git clone --depth 1 --no-tags https://github.com/benjaminsantos/Coding-Style-Main-Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174437244
git clone --depth 1 --no-tags https://github.com/zhaowei-wang-nlp/Y86-64bit--CourseName-computer-system--Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178828228
git clone --depth 1 --no-tags https://github.com/bfwelo/CPE480-Assignment-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178899345
git clone --depth 1 --no-tags https://github.com/PHGSantos/Pong-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176386274
git clone --depth 1 --no-tags https://github.com/sunhao-seu/EE216_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177151018
git clone --depth 1 --no-tags https://github.com/aheyeant/cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175673258
git clone --depth 1 --no-tags https://github.com/dentnz/pcecdrom_verilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176498403
git clone --depth 1 --no-tags https://github.com/Liozou/MemcachedOnP4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176530531
git clone --depth 1 --no-tags https://github.com/AbuelKasem/Verliog-FPGA-projects--Cyclone-V-Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177511069
git clone --depth 1 --no-tags https://github.com/SparKKKKK/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178650181
git clone --depth 1 --no-tags https://github.com/GGuedesAB/PowerNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178233864
git clone --depth 1 --no-tags https://github.com/rclourenco/vga_scope_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174572801
git clone --depth 1 --no-tags https://github.com/Aashish683/CS-F342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174619415
git clone --depth 1 --no-tags https://github.com/Lavr18/remote-car-IR-transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174445040
git clone --depth 1 --no-tags https://github.com/eopXD/DSDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174370544
git clone --depth 1 --no-tags https://github.com/green520tea/netv2-fpga-hdcp-engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173232294
git clone --depth 1 --no-tags https://github.com/AbhilashREDDDY/IDP_SEM-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173745438
git clone --depth 1 --no-tags https://github.com/JCLemme/plasm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173663734
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-lemar1998.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174763440
git clone --depth 1 --no-tags https://github.com/Nitesh8998/COMP_ARCH_2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174783592
git clone --depth 1 --no-tags https://github.com/simmonmt/icestick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174885292
git clone --depth 1 --no-tags https://github.com/patwaririshab/FPGA-Audio-Visualiser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178146906
git clone --depth 1 --no-tags https://github.com/MHayden18/CSCE587.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178215407
