// Seed: 1880711608
`define pp_2 0
`define pp_3 0
module module_0 (
    input logic id_0,
    input logic id_1
);
  logic id_2, id_3;
  genvar id_4;
  assign id_2 = id_2;
endmodule
module module_1 (
    input logic id_0
);
  logic id_2;
  assign id_2 = 1;
endmodule
