-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_prediction_and_cost_function\hdlsrc\parallel_8_prediction_and_cost_function\parallel_8_sim_prediction_and_cost_function_dut.vhd
-- Created: 2022-11-16 09:36:30
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_sim_prediction_and_cost_function_dut
-- Source Path: parallel_8_sim_prediction_and_cost_function/parallel_8_sim_prediction_and_cost_function_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_sim_prediction_and_cost_function_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Lq_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Ld_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ld_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lq_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lx_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ly_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Rs_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        omega_m_measured                  :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        pole_pairs_AXI                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        psiPM_AXI                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        iq_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        ix_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        iy_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        done_phase_voltages               :   IN    std_logic;  -- ufix1
        done_vsd_and_park                 :   IN    std_logic;  -- ufix1
        current_valid_in                  :   IN    std_logic;  -- ufix1
        dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        ce_out                            :   OUT   std_logic;  -- ufix1
        done_Prediction_and_cost_function :   OUT   std_logic;  -- ufix1
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        J_0                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_1                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_2                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_3                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_4                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_5                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_6                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        J_7                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
        Index_AXI                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
        );
END parallel_8_sim_prediction_and_cost_function_dut;


ARCHITECTURE rtl OF parallel_8_sim_prediction_and_cost_function_dut IS

  -- Component Declarations
  COMPONENT parallel_8_sim_prediction_and_cost_function_src_Prediction_and_cost_function1
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Lq_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Ld_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ld_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lq_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lx_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ly_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Rs_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_m_measured                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          pole_pairs_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psiPM_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iq_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ix_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iy_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          done_phase_voltages             :   IN    std_logic;  -- ufix1
          done_vsd_and_park               :   IN    std_logic;  -- ufix1
          current_valid_in                :   IN    std_logic;  -- ufix1
          dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done_Prediction_and_cost_function :   OUT   std_logic;  -- ufix1
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          J_0                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_1                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_2                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_3                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_4                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_5                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_6                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          J_7                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En9
          Index_AXI                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_sim_prediction_and_cost_function_src_Prediction_and_cost_function1
    USE ENTITY work.parallel_8_sim_prediction_and_cost_function_src_Prediction_and_cost_function1(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_Prediction_and_cost_function_sig : std_logic;  -- ufix1
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL J_0_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_1_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_2_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_3_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_4_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_5_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_6_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_7_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Index_AXI_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_parallel_8_sim_prediction_and_cost_function_src_Prediction_and_cost_function1 : parallel_8_sim_prediction_and_cost_function_src_Prediction_and_cost_function1
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Lq_AXI => Lq_AXI,  -- ufix32
              Ld_AXI => Ld_AXI,  -- ufix32
              SampleTime_div_Ld_AXI => SampleTime_div_Ld_AXI,  -- ufix32
              SampleTime_div_Lq_AXI => SampleTime_div_Lq_AXI,  -- ufix32
              SampleTime_div_Lx_AXI => SampleTime_div_Lx_AXI,  -- ufix32
              SampleTime_div_Ly_AXI => SampleTime_div_Ly_AXI,  -- ufix32
              id_k_1 => id_k_1,  -- sfix18_En11
              iq_k_1 => iq_k_1,  -- sfix18_En11
              ix_k_1 => ix_k_1,  -- sfix18_En11
              iy_k_1 => iy_k_1,  -- sfix18_En11
              Rs_AXI => Rs_AXI,  -- ufix32
              omega_m_measured => omega_m_measured,  -- sfix24_En11
              pole_pairs_AXI => pole_pairs_AXI,  -- ufix32
              psiPM_AXI => psiPM_AXI,  -- ufix32
              id_ref_AXI => id_ref_AXI,  -- ufix32
              iq_ref_AXI => iq_ref_AXI,  -- ufix32
              ix_ref_AXI => ix_ref_AXI,  -- ufix32
              iy_ref_AXI => iy_ref_AXI,  -- ufix32
              done_phase_voltages => done_phase_voltages,  -- ufix1
              done_vsd_and_park => done_vsd_and_park,  -- ufix1
              current_valid_in => current_valid_in,  -- ufix1
              dqxy_phase_voltage_per_switching_state_0 => dqxy_phase_voltage_per_switching_state_0,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_1 => dqxy_phase_voltage_per_switching_state_1,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_2 => dqxy_phase_voltage_per_switching_state_2,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_3 => dqxy_phase_voltage_per_switching_state_3,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_4 => dqxy_phase_voltage_per_switching_state_4,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_5 => dqxy_phase_voltage_per_switching_state_5,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_6 => dqxy_phase_voltage_per_switching_state_6,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_7 => dqxy_phase_voltage_per_switching_state_7,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_8 => dqxy_phase_voltage_per_switching_state_8,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_9 => dqxy_phase_voltage_per_switching_state_9,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_10 => dqxy_phase_voltage_per_switching_state_10,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_11 => dqxy_phase_voltage_per_switching_state_11,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_12 => dqxy_phase_voltage_per_switching_state_12,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_13 => dqxy_phase_voltage_per_switching_state_13,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_14 => dqxy_phase_voltage_per_switching_state_14,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_15 => dqxy_phase_voltage_per_switching_state_15,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_16 => dqxy_phase_voltage_per_switching_state_16,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_17 => dqxy_phase_voltage_per_switching_state_17,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_18 => dqxy_phase_voltage_per_switching_state_18,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_19 => dqxy_phase_voltage_per_switching_state_19,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_20 => dqxy_phase_voltage_per_switching_state_20,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_21 => dqxy_phase_voltage_per_switching_state_21,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_22 => dqxy_phase_voltage_per_switching_state_22,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_23 => dqxy_phase_voltage_per_switching_state_23,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_24 => dqxy_phase_voltage_per_switching_state_24,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_25 => dqxy_phase_voltage_per_switching_state_25,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_26 => dqxy_phase_voltage_per_switching_state_26,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_27 => dqxy_phase_voltage_per_switching_state_27,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_28 => dqxy_phase_voltage_per_switching_state_28,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_29 => dqxy_phase_voltage_per_switching_state_29,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_30 => dqxy_phase_voltage_per_switching_state_30,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_31 => dqxy_phase_voltage_per_switching_state_31,  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done_Prediction_and_cost_function => done_Prediction_and_cost_function_sig,  -- ufix1
              Index => Index_sig,  -- sfix32
              J_0 => J_0_sig,  -- sfix20_En9
              J_1 => J_1_sig,  -- sfix20_En9
              J_2 => J_2_sig,  -- sfix20_En9
              J_3 => J_3_sig,  -- sfix20_En9
              J_4 => J_4_sig,  -- sfix20_En9
              J_5 => J_5_sig,  -- sfix20_En9
              J_6 => J_6_sig,  -- sfix20_En9
              J_7 => J_7_sig,  -- sfix20_En9
              Index_AXI => Index_AXI_sig  -- sfix32
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done_Prediction_and_cost_function <= done_Prediction_and_cost_function_sig;

  Index <= Index_sig;

  J_0 <= J_0_sig;

  J_1 <= J_1_sig;

  J_2 <= J_2_sig;

  J_3 <= J_3_sig;

  J_4 <= J_4_sig;

  J_5 <= J_5_sig;

  J_6 <= J_6_sig;

  J_7 <= J_7_sig;

  Index_AXI <= Index_AXI_sig;

END rtl;

