Timing Analyzer report for SeqShiftUnit_Demo
Fri Mar 17 23:51:00 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'
 14. Slow 1200mV 85C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'
 25. Slow 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'
 35. Fast 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SeqShiftUnit_Demo                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; ClkDividerN:clkDividir50M|clkOut ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClkDividerN:clkDividir50M|clkOut } ;
; CLOCK_50                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                         ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                           ;
+------------+-----------------+----------------------------------+------------------------------------------------+
; 188.04 MHz ; 188.04 MHz      ; CLOCK_50                         ;                                                ;
; 563.06 MHz ; 437.64 MHz      ; ClkDividerN:clkDividir50M|clkOut ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -4.318 ; -67.474       ;
; ClkDividerN:clkDividir50M|clkOut ; -0.776 ; -3.186        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; ClkDividerN:clkDividir50M|clkOut ; 0.460 ; 0.000         ;
; CLOCK_50                         ; 0.653 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.000 ; -44.120       ;
; ClkDividerN:clkDividir50M|clkOut ; -1.285 ; -10.280       ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.318 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.237      ;
; -4.272 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.190      ;
; -4.264 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.183      ;
; -4.216 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.135      ;
; -4.209 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.127      ;
; -4.208 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.127      ;
; -4.193 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.111      ;
; -4.176 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.095      ;
; -4.094 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.012      ;
; -4.080 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.998      ;
; -4.070 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.988      ;
; -4.069 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.987      ;
; -4.042 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.960      ;
; -4.020 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.939      ;
; -4.018 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.936      ;
; -3.985 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.903      ;
; -3.981 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.899      ;
; -3.907 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.826      ;
; -3.905 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.824      ;
; -3.898 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.817      ;
; -3.892 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.809      ;
; -3.857 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.775      ;
; -3.783 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.702      ;
; -3.772 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.690      ;
; -3.741 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.659      ;
; -3.740 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.658      ;
; -3.692 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.611      ;
; -3.638 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.556      ;
; -3.572 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.491      ;
; -3.547 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.464      ;
; -3.423 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.340      ;
; -3.078 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.994      ;
; -3.075 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.991      ;
; -3.073 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.989      ;
; -3.072 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.988      ;
; -2.875 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.791      ;
; -2.852 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.847 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.766      ;
; -2.793 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.708      ;
; -2.787 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.706      ;
; -2.786 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.702      ;
; -2.765 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.682      ;
; -2.762 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.679      ;
; -2.761 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.678      ;
; -2.760 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.677      ;
; -2.759 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.676      ;
; -2.743 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.660      ;
; -2.741 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.658      ;
; -2.739 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.656      ;
; -2.738 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.655      ;
; -2.733 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.650      ;
; -2.731 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.648      ;
; -2.730 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.647      ;
; -2.721 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.638      ;
; -2.711 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.630      ;
; -2.704 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.621      ;
; -2.702 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.619      ;
; -2.699 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.616      ;
; -2.699 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.616      ;
; -2.698 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.613      ;
; -2.697 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.614      ;
; -2.697 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.614      ;
; -2.696 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.613      ;
; -2.695 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.610      ;
; -2.695 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.612      ;
; -2.695 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.612      ;
; -2.694 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.611      ;
; -2.693 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.608      ;
; -2.692 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.607      ;
; -2.687 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.604      ;
; -2.683 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.601      ;
; -2.663 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.580      ;
; -2.660 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.577      ;
; -2.658 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.575      ;
; -2.657 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.574      ;
; -2.657 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.573      ;
; -2.656 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.575      ;
; -2.654 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.570      ;
; -2.652 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.568      ;
; -2.651 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.567      ;
; -2.641 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.557      ;
; -2.640 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.557      ;
; -2.638 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.554      ;
; -2.637 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.553      ;
; -2.636 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.553      ;
; -2.636 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.552      ;
; -2.635 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.551      ;
; -2.629 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.547      ;
; -2.629 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.547      ;
; -2.620 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.537      ;
; -2.618 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.535      ;
; -2.617 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.534      ;
; -2.592 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.510      ;
; -2.589 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.505      ;
; -2.587 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.503      ;
; -2.585 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.501      ;
; -2.584 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.500      ;
; -2.580 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.499      ;
; -2.578 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.494      ;
; -2.575 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.491      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.776 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.695      ;
; -0.625 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.544      ;
; -0.612 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.531      ;
; -0.592 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.511      ;
; -0.405 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.324      ;
; -0.378 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.297      ;
; -0.260 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.179      ;
; -0.258 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.177      ;
; -0.258 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.177      ;
; -0.245 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.164      ;
; -0.239 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 1.158      ;
; -0.060 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 0.979      ;
; 0.090  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 0.829      ;
; 0.095  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 0.824      ;
; 0.095  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 0.824      ;
; 0.095  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 0.824      ;
; 0.096  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.079     ; 0.823      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.460 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.725      ;
; 0.461 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.726      ;
; 0.463 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.728      ;
; 0.638 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.903      ;
; 0.668 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.933      ;
; 0.670 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.935      ;
; 0.688 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.953      ;
; 0.700 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 0.965      ;
; 0.808 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.073      ;
; 0.846 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.111      ;
; 0.848 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.113      ;
; 1.009 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.274      ;
; 1.113 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.378      ;
; 1.169 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.434      ;
; 1.277 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.079      ; 1.542      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.653 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.921      ;
; 0.655 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.655 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.655 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.924      ;
; 0.657 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.661 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.680 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.948      ;
; 0.971 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.239      ;
; 0.972 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.975 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.982 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.250      ;
; 0.982 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.250      ;
; 0.983 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.251      ;
; 0.984 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.252      ;
; 0.984 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.986 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.254      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.255      ;
; 0.989 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.257      ;
; 0.989 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.991 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.259      ;
; 0.991 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.259      ;
; 0.993 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.994 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.263      ;
; 1.093 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.361      ;
; 1.094 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.094 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.362      ;
; 1.096 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.365      ;
; 1.098 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.366      ;
; 1.099 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.367      ;
; 1.101 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.108 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.376      ;
; 1.110 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.378      ;
; 1.111 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.112 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.380      ;
; 1.112 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.380      ;
; 1.113 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.381      ;
; 1.113 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.381      ;
; 1.114 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.383      ;
; 1.116 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.117 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.385      ;
; 1.119 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.120 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.389      ;
; 1.137 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.405      ;
; 1.142 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.408      ;
; 1.145 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.413      ;
; 1.158 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.426      ;
; 1.181 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.448      ;
; 1.182 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.448      ;
; 1.187 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.453      ;
; 1.218 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.486      ;
; 1.219 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.487      ;
; 1.223 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.491      ;
; 1.224 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.493      ;
; 1.224 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.492      ;
; 1.225 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.493      ;
; 1.234 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.502      ;
; 1.236 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.504      ;
; 1.238 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.506      ;
; 1.239 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.507      ;
; 1.239 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.508      ;
; 1.239 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.507      ;
; 1.240 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.508      ;
; 1.241 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.509      ;
; 1.245 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.512      ;
; 1.246 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.514      ;
; 1.259 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.525      ;
; 1.264 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.532      ;
; 1.268 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.534      ;
; 1.271 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.539      ;
; 1.284 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.552      ;
; 1.287 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.554      ;
; 1.307 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.574      ;
; 1.308 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.574      ;
; 1.308 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.576      ;
; 1.314 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.582      ;
; 1.343 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.611      ;
; 1.344 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.611      ;
; 1.344 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.612      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                ;
+------------+-----------------+----------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                           ;
+------------+-----------------+----------------------------------+------------------------------------------------+
; 204.58 MHz ; 204.58 MHz      ; CLOCK_50                         ;                                                ;
; 625.78 MHz ; 437.64 MHz      ; ClkDividerN:clkDividir50M|clkOut ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.888 ; -57.021       ;
; ClkDividerN:clkDividir50M|clkOut ; -0.598 ; -2.054        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; ClkDividerN:clkDividir50M|clkOut ; 0.425 ; 0.000         ;
; CLOCK_50                         ; 0.598 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.000 ; -44.120       ;
; ClkDividerN:clkDividir50M|clkOut ; -1.285 ; -10.280       ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.888 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.816      ;
; -3.840 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.768      ;
; -3.799 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.726      ;
; -3.794 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.722      ;
; -3.761 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.689      ;
; -3.755 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.682      ;
; -3.739 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.666      ;
; -3.725 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.653      ;
; -3.702 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.629      ;
; -3.684 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.612      ;
; -3.664 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.591      ;
; -3.661 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.588      ;
; -3.617 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.544      ;
; -3.612 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.540      ;
; -3.612 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.539      ;
; -3.584 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.511      ;
; -3.567 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.494      ;
; -3.530 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.458      ;
; -3.512 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.440      ;
; -3.509 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.437      ;
; -3.470 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.398      ;
; -3.465 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.391      ;
; -3.387 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.315      ;
; -3.382 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.309      ;
; -3.373 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.301      ;
; -3.353 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.280      ;
; -3.304 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.232      ;
; -3.257 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.184      ;
; -3.189 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.117      ;
; -3.161 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.087      ;
; -3.051 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.977      ;
; -2.641 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.567      ;
; -2.638 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.564      ;
; -2.636 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.562      ;
; -2.635 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.561      ;
; -2.485 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.412      ;
; -2.483 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.410      ;
; -2.481 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.408      ;
; -2.480 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.407      ;
; -2.465 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.391      ;
; -2.462 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.389      ;
; -2.456 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.384      ;
; -2.439 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.366      ;
; -2.437 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.364      ;
; -2.435 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.362      ;
; -2.434 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.361      ;
; -2.414 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.341      ;
; -2.412 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.339      ;
; -2.410 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.337      ;
; -2.409 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.336      ;
; -2.393 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.318      ;
; -2.393 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.320      ;
; -2.391 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.318      ;
; -2.389 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.316      ;
; -2.388 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.315      ;
; -2.382 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.308      ;
; -2.377 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.305      ;
; -2.375 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.302      ;
; -2.373 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.300      ;
; -2.371 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.298      ;
; -2.370 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.297      ;
; -2.349 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.276      ;
; -2.347 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.274      ;
; -2.346 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.273      ;
; -2.345 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.272      ;
; -2.344 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.271      ;
; -2.336 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.264      ;
; -2.336 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.262      ;
; -2.334 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.260      ;
; -2.333 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.259      ;
; -2.332 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.258      ;
; -2.331 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.257      ;
; -2.331 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.257      ;
; -2.329 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.255      ;
; -2.328 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.254      ;
; -2.324 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.251      ;
; -2.315 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.242      ;
; -2.313 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.240      ;
; -2.311 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.238      ;
; -2.310 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.237      ;
; -2.310 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.237      ;
; -2.307 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.232      ;
; -2.304 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.229      ;
; -2.302 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.227      ;
; -2.301 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.226      ;
; -2.301 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.227      ;
; -2.299 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.225      ;
; -2.298 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.225      ;
; -2.297 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.223      ;
; -2.296 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.222      ;
; -2.286 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.213      ;
; -2.283 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.210      ;
; -2.281 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.208      ;
; -2.279 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.206      ;
; -2.278 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.205      ;
; -2.269 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.197      ;
; -2.261 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.189      ;
; -2.260 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.186      ;
; -2.258 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.184      ;
; -2.256 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.182      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                            ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.598 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.527      ;
; -0.475 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.404      ;
; -0.462 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.391      ;
; -0.429 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.358      ;
; -0.254 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.183      ;
; -0.231 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.160      ;
; -0.132 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.061      ;
; -0.127 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.056      ;
; -0.126 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.055      ;
; -0.116 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.045      ;
; -0.111 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 1.040      ;
; 0.053  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.876      ;
; 0.182  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.747      ;
; 0.187  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.742      ;
; 0.188  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.741      ;
; 0.188  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.741      ;
; 0.188  ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.741      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.425 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.666      ;
; 0.425 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.666      ;
; 0.425 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.666      ;
; 0.426 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.667      ;
; 0.428 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.669      ;
; 0.587 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.828      ;
; 0.611 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.853      ;
; 0.634 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.875      ;
; 0.643 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.884      ;
; 0.747 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.988      ;
; 0.785 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 1.026      ;
; 0.790 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 1.031      ;
; 0.929 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 1.170      ;
; 0.987 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 1.228      ;
; 1.078 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 1.319      ;
; 1.179 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 1.420      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.605 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.623 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.867      ;
; 0.884 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.886 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.886 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.897 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.897 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.899 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.901 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.145      ;
; 0.902 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.904 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.150      ;
; 0.986 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.989 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.994 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.238      ;
; 0.996 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.240      ;
; 0.997 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.244      ;
; 1.001 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.001 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.003 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.246      ;
; 1.007 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.007 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.010 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.253      ;
; 1.011 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.255      ;
; 1.012 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.256      ;
; 1.014 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.260      ;
; 1.043 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.287      ;
; 1.051 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.294      ;
; 1.053 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.297      ;
; 1.067 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.311      ;
; 1.092 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.335      ;
; 1.092 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.335      ;
; 1.093 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.094 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.337      ;
; 1.096 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.340      ;
; 1.104 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.348      ;
; 1.106 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.350      ;
; 1.107 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.352      ;
; 1.107 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.351      ;
; 1.108 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.352      ;
; 1.110 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.354      ;
; 1.111 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.355      ;
; 1.113 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.117 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.361      ;
; 1.117 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.362      ;
; 1.117 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.361      ;
; 1.119 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.362      ;
; 1.121 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.365      ;
; 1.122 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.124 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.367      ;
; 1.141 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.385      ;
; 1.147 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.390      ;
; 1.157 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.401      ;
; 1.161 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.404      ;
; 1.163 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.407      ;
; 1.177 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.421      ;
; 1.201 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.445      ;
; 1.202 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.445      ;
; 1.202 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.445      ;
; 1.203 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.447      ;
; 1.205 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.449      ;
; 1.207 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.451      ;
; 1.216 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.460      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.815 ; -18.371       ;
; ClkDividerN:clkDividir50M|clkOut ; 0.138  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; ClkDividerN:clkDividir50M|clkOut ; 0.205 ; 0.000         ;
; CLOCK_50                         ; 0.298 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.000 ; -36.955       ;
; ClkDividerN:clkDividir50M|clkOut ; -1.000 ; -8.000        ;
+----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.815 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.763      ;
; -1.764 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.712      ;
; -1.747 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.695      ;
; -1.713 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.659      ;
; -1.708 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.654      ;
; -1.701 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.649      ;
; -1.676 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.624      ;
; -1.635 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.583      ;
; -1.628 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.574      ;
; -1.611 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.559      ;
; -1.610 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.558      ;
; -1.609 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.555      ;
; -1.601 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.547      ;
; -1.601 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.547      ;
; -1.598 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.544      ;
; -1.598 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.544      ;
; -1.578 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.524      ;
; -1.562 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.508      ;
; -1.560 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.508      ;
; -1.559 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.507      ;
; -1.543 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.491      ;
; -1.531 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.479      ;
; -1.512 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.460      ;
; -1.492 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.440      ;
; -1.478 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.424      ;
; -1.456 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.402      ;
; -1.414 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 2.359      ;
; -1.403 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 2.349      ;
; -1.352 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 2.300      ;
; -1.304 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 2.249      ;
; -1.237 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 2.182      ;
; -1.045 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.990      ;
; -1.042 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.987      ;
; -1.040 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.985      ;
; -1.039 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.984      ;
; -0.926 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.873      ;
; -0.925 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.870      ;
; -0.923 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.870      ;
; -0.921 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.868      ;
; -0.920 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.867      ;
; -0.914 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.861      ;
; -0.912 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.044     ; 1.855      ;
; -0.912 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.859      ;
; -0.911 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.858      ;
; -0.909 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.856      ;
; -0.908 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.855      ;
; -0.901 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 1.849      ;
; -0.889 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.044     ; 1.832      ;
; -0.886 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 1.834      ;
; -0.875 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.822      ;
; -0.872 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.819      ;
; -0.870 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.817      ;
; -0.869 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.816      ;
; -0.858 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.805      ;
; -0.855 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.802      ;
; -0.853 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.800      ;
; -0.852 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.799      ;
; -0.848 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.795      ;
; -0.844 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.791      ;
; -0.840 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.787      ;
; -0.836 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.043     ; 1.780      ;
; -0.833 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.043     ; 1.777      ;
; -0.833 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 1.781      ;
; -0.831 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.043     ; 1.775      ;
; -0.830 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.043     ; 1.774      ;
; -0.828 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.775      ;
; -0.825 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.770      ;
; -0.824 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.771      ;
; -0.822 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.767      ;
; -0.820 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.765      ;
; -0.820 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.765      ;
; -0.819 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.764      ;
; -0.819 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 1.767      ;
; -0.817 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.762      ;
; -0.815 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.760      ;
; -0.814 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.759      ;
; -0.813 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.760      ;
; -0.810 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.757      ;
; -0.809 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.756      ;
; -0.808 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.755      ;
; -0.807 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.754      ;
; -0.806 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.753      ;
; -0.804 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[15] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 1.750      ;
; -0.803 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.750      ;
; -0.803 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.041     ; 1.749      ;
; -0.800 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.747      ;
; -0.797 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.744      ;
; -0.795 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.742      ;
; -0.794 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.741      ;
; -0.793 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.738      ;
; -0.792 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.039     ; 1.740      ;
; -0.791 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.738      ;
; -0.788 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.735      ;
; -0.787 ; ClkDividerN:clkDividir50M|clkOut           ; ClkDividerN:clkDividir50M|clkOut           ; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50    ; 0.500        ; 1.593      ; 2.962      ;
; -0.787 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.734      ;
; -0.785 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.732      ;
; -0.783 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.730      ;
; -0.782 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.729      ;
; -0.781 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.042     ; 1.726      ;
; -0.780 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50                         ; CLOCK_50    ; 1.000        ; -0.040     ; 1.727      ;
+--------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.138 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.809      ;
; 0.198 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.749      ;
; 0.203 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.744      ;
; 0.219 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.728      ;
; 0.308 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.639      ;
; 0.321 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.626      ;
; 0.383 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.564      ;
; 0.385 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.562      ;
; 0.385 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.562      ;
; 0.393 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.554      ;
; 0.394 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.553      ;
; 0.473 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.474      ;
; 0.552 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.395      ;
; 0.555 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.392      ;
; 0.557 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.390      ;
; 0.557 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.390      ;
; 0.557 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.390      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.205 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.329      ;
; 0.206 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.330      ;
; 0.209 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.333      ;
; 0.281 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.405      ;
; 0.307 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.431      ;
; 0.315 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[3] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.439      ;
; 0.320 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.444      ;
; 0.359 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.483      ;
; 0.380 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.504      ;
; 0.380 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.504      ;
; 0.457 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.581      ;
; 0.491 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.615      ;
; 0.520 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[0] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.644      ;
; 0.571 ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; SeqShiftUnit:SeqShiftUnit|s_shiftReg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.695      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.298 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.311 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.437      ;
; 0.447 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.457 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.457 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.583      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.591      ;
; 0.511 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.518 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.644      ;
; 0.522 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.648      ;
; 0.523 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.526 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.527 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.657      ;
; 0.532 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.658      ;
; 0.534 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.659      ;
; 0.573 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.701      ;
; 0.576 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.702      ;
; 0.577 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.703      ;
; 0.579 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.705      ;
; 0.579 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.707      ;
; 0.580 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.706      ;
; 0.581 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.582 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.708      ;
; 0.585 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.710      ;
; 0.588 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.714      ;
; 0.589 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.715      ;
; 0.590 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.716      ;
; 0.590 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.716      ;
; 0.591 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.719      ;
; 0.592 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.592 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.593 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.593 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.595 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.721      ;
; 0.596 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.722      ;
; 0.597 ; ClkDividerN:clkDividir50M|clkOut           ; ClkDividerN:clkDividir50M|clkOut           ; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50    ; 0.000        ; 1.655      ; 2.471      ;
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.724      ;
; 0.599 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.724      ;
; 0.602 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.730      ;
; 0.608 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.734      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Clock                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -4.318  ; 0.205 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                         ; -4.318  ; 0.298 ; N/A      ; N/A     ; -3.000              ;
;  ClkDividerN:clkDividir50M|clkOut ; -0.776  ; 0.205 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                   ; -70.66  ; 0.0   ; 0.0      ; 0.0     ; -54.4               ;
;  CLOCK_50                         ; -67.474 ; 0.000 ; N/A      ; N/A     ; -44.120             ;
;  ClkDividerN:clkDividir50M|clkOut ; -3.186  ; 0.000 ; N/A      ; N/A     ; -10.280             ;
+-----------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 17       ; 0        ; 0        ; 0        ;
; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50                         ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; CLOCK_50                         ; 908      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 17       ; 0        ; 0        ; 0        ;
; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50                         ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; CLOCK_50                         ; 908      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                     ;
+----------------------------------+----------------------------------+------+-------------+
; Target                           ; Clock                            ; Type ; Status      ;
+----------------------------------+----------------------------------+------+-------------+
; CLOCK_50                         ; CLOCK_50                         ; Base ; Constrained ;
; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; Base ; Constrained ;
+----------------------------------+----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 17 23:50:57 2023
Info: Command: quartus_sta SeqShiftUnit_Demo -c SeqShiftUnit_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SeqShiftUnit_Demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ClkDividerN:clkDividir50M|clkOut ClkDividerN:clkDividir50M|clkOut
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.318             -67.474 CLOCK_50 
    Info (332119):    -0.776              -3.186 ClkDividerN:clkDividir50M|clkOut 
Info (332146): Worst-case hold slack is 0.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.460               0.000 ClkDividerN:clkDividir50M|clkOut 
    Info (332119):     0.653               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
    Info (332119):    -1.285             -10.280 ClkDividerN:clkDividir50M|clkOut 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.888             -57.021 CLOCK_50 
    Info (332119):    -0.598              -2.054 ClkDividerN:clkDividir50M|clkOut 
Info (332146): Worst-case hold slack is 0.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.425               0.000 ClkDividerN:clkDividir50M|clkOut 
    Info (332119):     0.598               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
    Info (332119):    -1.285             -10.280 ClkDividerN:clkDividir50M|clkOut 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.815             -18.371 CLOCK_50 
    Info (332119):     0.138               0.000 ClkDividerN:clkDividir50M|clkOut 
Info (332146): Worst-case hold slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 ClkDividerN:clkDividir50M|clkOut 
    Info (332119):     0.298               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.955 CLOCK_50 
    Info (332119):    -1.000              -8.000 ClkDividerN:clkDividir50M|clkOut 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Fri Mar 17 23:51:00 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


