INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_11/mpsis_semester6/alu_opcodes_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab_02_tb_alu
WARNING: [VRFC 10-3380] identifier 'ALU_LTS' is used before its declaration [/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv:113]
WARNING: [VRFC 10-3380] identifier 'ALU_SRL' is used before its declaration [/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv:123]
WARNING: [VRFC 10-3824] variable 'flag_opcodes_1' must explicitly be declared as automatic or static [/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv:142]
WARNING: [VRFC 10-3824] variable 'flag_opcodes_2' must explicitly be declared as automatic or static [/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv:143]
WARNING: [VRFC 10-3824] variable 'flag_opcodes_3' must explicitly be declared as automatic or static [/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv:144]
WARNING: [VRFC 10-3824] variable 'flag_opcodes_4' must explicitly be declared as automatic or static [/home/pin_34_11/mpsis_semester6/lab_02.tb_alu.sv:145]
INFO: [VRFC 10-311] analyzing module alu_ref
