
exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4f4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000233  0800e72c  0800e72c  0000f72c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e960  0800e960  0000f960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e968  0800e968  0000f968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e96c  0800e96c  0000f96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000f4  20000000  0800e970  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001558  200000f4  0800ea64  000100f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2000164c  0800ea64  0001064c  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000100f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00035dac  00000000  00000000  0001012a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004cd9  00000000  00000000  00045ed6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002b38  00000000  00000000  0004abb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002180  00000000  00000000  0004d6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003bf7a  00000000  00000000  0004f868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002da74  00000000  00000000  0008b7e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016e7a9  00000000  00000000  000b9256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002279ff  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000c328  00000000  00000000  00227a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000060  00000000  00000000  00233d6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200000f4 	.word	0x200000f4
 8000254:	00000000 	.word	0x00000000
 8000258:	0800e714 	.word	0x0800e714

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200000f8 	.word	0x200000f8
 8000274:	0800e714 	.word	0x0800e714

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295
 8000288:	f04f 30ff 	movne.w	r0, #4294967295
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <BSP_I2C2_Init>:
/**
  * @brief  Initializes I2C2 HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80005fa:	2300      	movs	r3, #0
 80005fc:	607b      	str	r3, [r7, #4]

  hbus_i2c2.Instance = BUS_I2C2;
 80005fe:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <BSP_I2C2_Init+0x64>)
 8000600:	4a16      	ldr	r2, [pc, #88]	@ (800065c <BSP_I2C2_Init+0x68>)
 8000602:	601a      	str	r2, [r3, #0]

  if (I2c2InitCounter == 0U)
 8000604:	4b16      	ldr	r3, [pc, #88]	@ (8000660 <BSP_I2C2_Init+0x6c>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d11f      	bne.n	800064c <BSP_I2C2_Init+0x58>
  {
    I2c2InitCounter++;
 800060c:	4b14      	ldr	r3, [pc, #80]	@ (8000660 <BSP_I2C2_Init+0x6c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	3301      	adds	r3, #1
 8000612:	4a13      	ldr	r2, [pc, #76]	@ (8000660 <BSP_I2C2_Init+0x6c>)
 8000614:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c2) == HAL_I2C_STATE_RESET)
 8000616:	4810      	ldr	r0, [pc, #64]	@ (8000658 <BSP_I2C2_Init+0x64>)
 8000618:	f005 feee 	bl	80063f8 <HAL_I2C_GetState>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d114      	bne.n	800064c <BSP_I2C2_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif /* BSP_USE_CMSIS_OS */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C2 Msp */
      I2C2_MspInit(&hbus_i2c2);
 8000622:	480d      	ldr	r0, [pc, #52]	@ (8000658 <BSP_I2C2_Init+0x64>)
 8000624:	f000 fb60 	bl	8000ce8 <I2C2_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      if (MX_I2C2_Init(&hbus_i2c2, I2C_GetTiming(HAL_RCC_GetPCLK1Freq(), BUS_I2C2_FREQUENCY)) != HAL_OK)
 8000628:	f008 ffd0 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800062c:	4603      	mov	r3, r0
 800062e:	490d      	ldr	r1, [pc, #52]	@ (8000664 <BSP_I2C2_Init+0x70>)
 8000630:	4618      	mov	r0, r3
 8000632:	f000 f8e3 	bl	80007fc <I2C_GetTiming>
 8000636:	4603      	mov	r3, r0
 8000638:	4619      	mov	r1, r3
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <BSP_I2C2_Init+0x64>)
 800063c:	f000 f838 	bl	80006b0 <MX_I2C2_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d002      	beq.n	800064c <BSP_I2C2_Init+0x58>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8000646:	f06f 0307 	mvn.w	r3, #7
 800064a:	607b      	str	r3, [r7, #4]
#if (USE_HAL_I2C_REGISTER_CALLBACKS > 0)
    }
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
return ret;
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	20000b18 	.word	0x20000b18
 800065c:	40005800 	.word	0x40005800
 8000660:	20000110 	.word	0x20000110
 8000664:	000186a0 	.word	0x000186a0

08000668 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 800066e:	2300      	movs	r3, #0
 8000670:	607b      	str	r3, [r7, #4]

  I2c2InitCounter--;
 8000672:	4b0d      	ldr	r3, [pc, #52]	@ (80006a8 <BSP_I2C2_DeInit+0x40>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	3b01      	subs	r3, #1
 8000678:	4a0b      	ldr	r2, [pc, #44]	@ (80006a8 <BSP_I2C2_DeInit+0x40>)
 800067a:	6013      	str	r3, [r2, #0]

  if (I2c2InitCounter == 0U)
 800067c:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <BSP_I2C2_DeInit+0x40>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d10b      	bne.n	800069c <BSP_I2C2_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C2_MspDeInit(&hbus_i2c2);
 8000684:	4809      	ldr	r0, [pc, #36]	@ (80006ac <BSP_I2C2_DeInit+0x44>)
 8000686:	f000 fb95 	bl	8000db4 <I2C2_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c2) != HAL_OK)
 800068a:	4808      	ldr	r0, [pc, #32]	@ (80006ac <BSP_I2C2_DeInit+0x44>)
 800068c:	f005 fc57 	bl	8005f3e <HAL_I2C_DeInit>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d002      	beq.n	800069c <BSP_I2C2_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8000696:	f06f 0307 	mvn.w	r3, #7
 800069a:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800069c:	687b      	ldr	r3, [r7, #4]
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000110 	.word	0x20000110
 80006ac:	20000b18 	.word	0x20000b18

080006b0 <MX_I2C2_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b084      	sub	sp, #16
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80006ba:	2300      	movs	r3, #0
 80006bc:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	683a      	ldr	r2, [r7, #0]
 80006c2:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	2201      	movs	r2, #1
 80006ce:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2200      	movs	r2, #0
 80006da:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2200      	movs	r2, #0
 80006e6:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	2200      	movs	r2, #0
 80006ec:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f005 fb8a 	bl	8005e08 <HAL_I2C_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d002      	beq.n	8000700 <MX_I2C2_Init+0x50>
  {
    status = HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
 80006fc:	73fb      	strb	r3, [r7, #15]
 80006fe:	e014      	b.n	800072a <MX_I2C2_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 8000704:	68b9      	ldr	r1, [r7, #8]
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f006 f952 	bl	80069b0 <HAL_I2CEx_ConfigAnalogFilter>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d002      	beq.n	8000718 <MX_I2C2_Init+0x68>
    {
      status = HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	73fb      	strb	r3, [r7, #15]
 8000716:	e008      	b.n	800072a <MX_I2C2_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 8000718:	2100      	movs	r1, #0
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f006 f993 	bl	8006a46 <HAL_I2CEx_ConfigDigitalFilter>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_I2C2_Init+0x7a>
      {
        status = HAL_ERROR;
 8000726:	2301      	movs	r3, #1
 8000728:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 800072a:	7bfb      	ldrb	r3, [r7, #15]
}
 800072c:	4618      	mov	r0, r3
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <BSP_I2C2_WriteReg>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b088      	sub	sp, #32
 8000738:	af02      	add	r7, sp, #8
 800073a:	60ba      	str	r2, [r7, #8]
 800073c:	461a      	mov	r2, r3
 800073e:	4603      	mov	r3, r0
 8000740:	81fb      	strh	r3, [r7, #14]
 8000742:	460b      	mov	r3, r1
 8000744:	81bb      	strh	r3, [r7, #12]
 8000746:	4613      	mov	r3, r2
 8000748:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C2_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 800074a:	89b9      	ldrh	r1, [r7, #12]
 800074c:	89f8      	ldrh	r0, [r7, #14]
 800074e:	88fb      	ldrh	r3, [r7, #6]
 8000750:	9300      	str	r3, [sp, #0]
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	2201      	movs	r2, #1
 8000756:	f000 fb4f 	bl	8000df8 <I2C2_WriteReg>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d102      	bne.n	8000766 <BSP_I2C2_WriteReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 8000760:	2300      	movs	r3, #0
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	e00c      	b.n	8000780 <BSP_I2C2_WriteReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c2) == HAL_I2C_ERROR_AF)
 8000766:	4809      	ldr	r0, [pc, #36]	@ (800078c <BSP_I2C2_WriteReg+0x58>)
 8000768:	f005 fe54 	bl	8006414 <HAL_I2C_GetError>
 800076c:	4603      	mov	r3, r0
 800076e:	2b04      	cmp	r3, #4
 8000770:	d103      	bne.n	800077a <BSP_I2C2_WriteReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8000772:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8000776:	617b      	str	r3, [r7, #20]
 8000778:	e002      	b.n	8000780 <BSP_I2C2_WriteReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800077a:	f06f 0303 	mvn.w	r3, #3
 800077e:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 8000780:	697b      	ldr	r3, [r7, #20]
}
 8000782:	4618      	mov	r0, r3
 8000784:	3718      	adds	r7, #24
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	20000b18 	.word	0x20000b18

08000790 <BSP_I2C2_ReadReg>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af02      	add	r7, sp, #8
 8000796:	60ba      	str	r2, [r7, #8]
 8000798:	461a      	mov	r2, r3
 800079a:	4603      	mov	r3, r0
 800079c:	81fb      	strh	r3, [r7, #14]
 800079e:	460b      	mov	r3, r1
 80007a0:	81bb      	strh	r3, [r7, #12]
 80007a2:	4613      	mov	r3, r2
 80007a4:	80fb      	strh	r3, [r7, #6]

#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif /* BSP_USE_CMSIS_OS */
  if (I2C2_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length) == 0)
 80007a6:	89b9      	ldrh	r1, [r7, #12]
 80007a8:	89f8      	ldrh	r0, [r7, #14]
 80007aa:	88fb      	ldrh	r3, [r7, #6]
 80007ac:	9300      	str	r3, [sp, #0]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	2201      	movs	r2, #1
 80007b2:	f000 fb47 	bl	8000e44 <I2C2_ReadReg>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d102      	bne.n	80007c2 <BSP_I2C2_ReadReg+0x32>
  {
    ret = BSP_ERROR_NONE;
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]
 80007c0:	e00c      	b.n	80007dc <BSP_I2C2_ReadReg+0x4c>
  }
  else
  {
    if (HAL_I2C_GetError(&hbus_i2c2) == HAL_I2C_ERROR_AF)
 80007c2:	4809      	ldr	r0, [pc, #36]	@ (80007e8 <BSP_I2C2_ReadReg+0x58>)
 80007c4:	f005 fe26 	bl	8006414 <HAL_I2C_GetError>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b04      	cmp	r3, #4
 80007cc:	d103      	bne.n	80007d6 <BSP_I2C2_ReadReg+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80007ce:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 80007d2:	617b      	str	r3, [r7, #20]
 80007d4:	e002      	b.n	80007dc <BSP_I2C2_ReadReg+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80007d6:	f06f 0303 	mvn.w	r3, #3
 80007da:	617b      	str	r3, [r7, #20]
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif /* BSP_USE_CMSIS_OS */

  return ret;
 80007dc:	697b      	ldr	r3, [r7, #20]
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3718      	adds	r7, #24
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	20000b18 	.word	0x20000b18

080007ec <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 80007f0:	f004 fe20 	bl	8005434 <HAL_GetTick>
 80007f4:	4603      	mov	r3, r0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	bd80      	pop	{r7, pc}
	...

080007fc <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
 8000804:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if ((clock_src_freq != 0U) && (i2c_freq != 0U))
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d06b      	beq.n	80008e8 <I2C_GetTiming+0xec>
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d068      	beq.n	80008e8 <I2C_GetTiming+0xec>
  {
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
 800081a:	e060      	b.n	80008de <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 800081c:	4a35      	ldr	r2, [pc, #212]	@ (80008f4 <I2C_GetTiming+0xf8>)
 800081e:	693b      	ldr	r3, [r7, #16]
 8000820:	212c      	movs	r1, #44	@ 0x2c
 8000822:	fb01 f303 	mul.w	r3, r1, r3
 8000826:	4413      	add	r3, r2
 8000828:	3304      	adds	r3, #4
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	429a      	cmp	r2, r3
 8000830:	d352      	bcc.n	80008d8 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 8000832:	4a30      	ldr	r2, [pc, #192]	@ (80008f4 <I2C_GetTiming+0xf8>)
 8000834:	693b      	ldr	r3, [r7, #16]
 8000836:	212c      	movs	r1, #44	@ 0x2c
 8000838:	fb01 f303 	mul.w	r3, r1, r3
 800083c:	4413      	add	r3, r2
 800083e:	3308      	adds	r3, #8
 8000840:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	429a      	cmp	r2, r3
 8000846:	d847      	bhi.n	80008d8 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 8000848:	6939      	ldr	r1, [r7, #16]
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f000 f856 	bl	80008fc <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 8000850:	6939      	ldr	r1, [r7, #16]
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f000 f940 	bl	8000ad8 <I2C_Compute_SCLL_SCLH>
 8000858:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	2b7f      	cmp	r3, #127	@ 0x7f
 800085e:	d842      	bhi.n	80008e6 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 8000860:	4925      	ldr	r1, [pc, #148]	@ (80008f8 <I2C_GetTiming+0xfc>)
 8000862:	68fa      	ldr	r2, [r7, #12]
 8000864:	4613      	mov	r3, r2
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	4413      	add	r3, r2
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	440b      	add	r3, r1
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 8000872:	4821      	ldr	r0, [pc, #132]	@ (80008f8 <I2C_GetTiming+0xfc>)
 8000874:	68fa      	ldr	r2, [r7, #12]
 8000876:	4613      	mov	r3, r2
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	4413      	add	r3, r2
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	4403      	add	r3, r0
 8000880:	3304      	adds	r3, #4
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	051b      	lsls	r3, r3, #20
 8000886:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 800088a:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 800088c:	481a      	ldr	r0, [pc, #104]	@ (80008f8 <I2C_GetTiming+0xfc>)
 800088e:	68fa      	ldr	r2, [r7, #12]
 8000890:	4613      	mov	r3, r2
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	4413      	add	r3, r2
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	4403      	add	r3, r0
 800089a:	3308      	adds	r3, #8
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	041b      	lsls	r3, r3, #16
 80008a0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) | \
 80008a4:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) | \
 80008a6:	4814      	ldr	r0, [pc, #80]	@ (80008f8 <I2C_GetTiming+0xfc>)
 80008a8:	68fa      	ldr	r2, [r7, #12]
 80008aa:	4613      	mov	r3, r2
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	4413      	add	r3, r2
 80008b0:	009b      	lsls	r3, r3, #2
 80008b2:	4403      	add	r3, r0
 80008b4:	330c      	adds	r3, #12
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	021b      	lsls	r3, r3, #8
 80008ba:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) | \
 80008bc:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 80008be:	480e      	ldr	r0, [pc, #56]	@ (80008f8 <I2C_GetTiming+0xfc>)
 80008c0:	68fa      	ldr	r2, [r7, #12]
 80008c2:	4613      	mov	r3, r2
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	4413      	add	r3, r2
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	4403      	add	r3, r0
 80008cc:	3310      	adds	r3, #16
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) | \
 80008d2:	430b      	orrs	r3, r1
 80008d4:	617b      	str	r3, [r7, #20]
        }
        break;
 80008d6:	e006      	b.n	80008e6 <I2C_GetTiming+0xea>
    for (speed = 0 ; speed <= (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80008d8:	693b      	ldr	r3, [r7, #16]
 80008da:	3301      	adds	r3, #1
 80008dc:	613b      	str	r3, [r7, #16]
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d99b      	bls.n	800081c <I2C_GetTiming+0x20>
 80008e4:	e000      	b.n	80008e8 <I2C_GetTiming+0xec>
        break;
 80008e6:	bf00      	nop
      }
    }
  }

  return ret;
 80008e8:	697b      	ldr	r3, [r7, #20]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	0800e7a8 	.word	0x0800e7a8
 80008f8:	20000114 	.word	0x20000114

080008fc <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b08f      	sub	sp, #60	@ 0x3c
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8000906:	2310      	movs	r3, #16
 8000908:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t scldel;
  uint32_t sdadel;
  uint32_t tafdel_min;
  uint32_t tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	085a      	lsrs	r2, r3, #1
 800090e:	4b6e      	ldr	r3, [pc, #440]	@ (8000ac8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 8000910:	4413      	add	r3, r2
 8000912:	687a      	ldr	r2, [r7, #4]
 8000914:	fbb3 f3f2 	udiv	r3, r3, r2
 8000918:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 800091a:	2332      	movs	r3, #50	@ 0x32
 800091c:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 800091e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000922:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / tPRESC
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / tPRESC */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8000924:	4a69      	ldr	r2, [pc, #420]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	212c      	movs	r1, #44	@ 0x2c
 800092a:	fb01 f303 	mul.w	r3, r1, r3
 800092e:	4413      	add	r3, r2
 8000930:	3324      	adds	r3, #36	@ 0x24
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4618      	mov	r0, r3
 8000936:	4a65      	ldr	r2, [pc, #404]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	212c      	movs	r1, #44	@ 0x2c
 800093c:	fb01 f303 	mul.w	r3, r1, r3
 8000940:	4413      	add	r3, r2
 8000942:	330c      	adds	r3, #12
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	18c2      	adds	r2, r0, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8000948:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800094a:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 800094c:	495f      	ldr	r1, [pc, #380]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	202c      	movs	r0, #44	@ 0x2c
 8000952:	fb00 f303 	mul.w	r3, r0, r3
 8000956:	440b      	add	r3, r1
 8000958:	3328      	adds	r3, #40	@ 0x28
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	3303      	adds	r3, #3
 800095e:	69f9      	ldr	r1, [r7, #28]
 8000960:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8000968:	4a58      	ldr	r2, [pc, #352]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	212c      	movs	r1, #44	@ 0x2c
 800096e:	fb01 f303 	mul.w	r3, r1, r3
 8000972:	4413      	add	r3, r2
 8000974:	3310      	adds	r3, #16
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4618      	mov	r0, r3
 800097a:	4a54      	ldr	r2, [pc, #336]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	212c      	movs	r1, #44	@ 0x2c
 8000980:	fb01 f303 	mul.w	r3, r1, r3
 8000984:	4413      	add	r3, r2
 8000986:	3320      	adds	r3, #32
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	1ac2      	subs	r2, r0, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800098c:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800098e:	1ad2      	subs	r2, r2, r3
                (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8000990:	494e      	ldr	r1, [pc, #312]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	202c      	movs	r0, #44	@ 0x2c
 8000996:	fb00 f303 	mul.w	r3, r0, r3
 800099a:	440b      	add	r3, r1
 800099c:	3328      	adds	r3, #40	@ 0x28
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3304      	adds	r3, #4
 80009a2:	69f9      	ldr	r1, [r7, #28]
 80009a4:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 80009a8:	1ad3      	subs	r3, r2, r3
 80009aa:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 80009ac:	4a47      	ldr	r2, [pc, #284]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	212c      	movs	r1, #44	@ 0x2c
 80009b2:	fb01 f303 	mul.w	r3, r1, r3
 80009b6:	4413      	add	r3, r2
 80009b8:	3320      	adds	r3, #32
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4618      	mov	r0, r3
 80009be:	4a43      	ldr	r2, [pc, #268]	@ (8000acc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	212c      	movs	r1, #44	@ 0x2c
 80009c4:	fb01 f303 	mul.w	r3, r1, r3
 80009c8:	4413      	add	r3, r2
 80009ca:	3314      	adds	r3, #20
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4403      	add	r3, r0
 80009d0:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 80009d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dc01      	bgt.n	80009dc <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 80009dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009de:	2b00      	cmp	r3, #0
 80009e0:	dc01      	bgt.n	80009e6 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 80009e6:	2300      	movs	r3, #0
 80009e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80009ea:	e062      	b.n	8000ab2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 80009ec:	2300      	movs	r3, #0
 80009ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80009f0:	e059      	b.n	8000aa6 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 80009f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009f4:	3301      	adds	r3, #1
 80009f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009f8:	3201      	adds	r2, #1
 80009fa:	fb03 f202 	mul.w	r2, r3, r2
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	fb02 f303 	mul.w	r3, r2, r3
 8000a04:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8000a06:	693b      	ldr	r3, [r7, #16]
 8000a08:	68fa      	ldr	r2, [r7, #12]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d348      	bcc.n	8000aa0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
 8000a12:	e042      	b.n	8000a9a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 8000a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a16:	3301      	adds	r3, #1
 8000a18:	6a3a      	ldr	r2, [r7, #32]
 8000a1a:	fb03 f202 	mul.w	r2, r3, r2
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	fb02 f303 	mul.w	r3, r2, r3
 8000a24:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 8000a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a28:	68ba      	ldr	r2, [r7, #8]
 8000a2a:	429a      	cmp	r2, r3
 8000a2c:	d332      	bcc.n	8000a94 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8000a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a30:	68ba      	ldr	r2, [r7, #8]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	d82e      	bhi.n	8000a94 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if (presc != prev_presc)
 8000a36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d02a      	beq.n	8000a94 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8000a3e:	4b24      	ldr	r3, [pc, #144]	@ (8000ad0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	4924      	ldr	r1, [pc, #144]	@ (8000ad4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8000a44:	4613      	mov	r3, r2
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	4413      	add	r3, r2
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	440b      	add	r3, r1
 8000a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a50:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 8000a52:	4b1f      	ldr	r3, [pc, #124]	@ (8000ad0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	491f      	ldr	r1, [pc, #124]	@ (8000ad4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8000a58:	4613      	mov	r3, r2
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	4413      	add	r3, r2
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	440b      	add	r3, r1
 8000a62:	3304      	adds	r3, #4
 8000a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a66:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8000a68:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4919      	ldr	r1, [pc, #100]	@ (8000ad4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8000a6e:	4613      	mov	r3, r2
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	4413      	add	r3, r2
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	440b      	add	r3, r1
 8000a78:	3308      	adds	r3, #8
 8000a7a:	6a3a      	ldr	r2, [r7, #32]
 8000a7c:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 8000a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a80:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 8000a82:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	3301      	adds	r3, #1
 8000a88:	4a11      	ldr	r2, [pc, #68]	@ (8000ad0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8000a8a:	6013      	str	r3, [r2, #0]

              if (I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8000a8c:	4b10      	ldr	r3, [pc, #64]	@ (8000ad0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a92:	d812      	bhi.n	8000aba <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8000a94:	6a3b      	ldr	r3, [r7, #32]
 8000a96:	3301      	adds	r3, #1
 8000a98:	623b      	str	r3, [r7, #32]
 8000a9a:	6a3b      	ldr	r3, [r7, #32]
 8000a9c:	2b0f      	cmp	r3, #15
 8000a9e:	d9b9      	bls.n	8000a14 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8000aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa8:	2b0f      	cmp	r3, #15
 8000aaa:	d9a2      	bls.n	80009f2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8000aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aae:	3301      	adds	r3, #1
 8000ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ab4:	2b0f      	cmp	r3, #15
 8000ab6:	d999      	bls.n	80009ec <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8000ab8:	e000      	b.n	8000abc <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8000aba:	bf00      	nop
          }
        }
      }
    }
  }
}
 8000abc:	373c      	adds	r7, #60	@ 0x3c
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	3b9aca00 	.word	0x3b9aca00
 8000acc:	0800e7a8 	.word	0x0800e7a8
 8000ad0:	20000b14 	.word	0x20000b14
 8000ad4:	20000114 	.word	0x20000114

08000ad8 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b093      	sub	sp, #76	@ 0x4c
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0xFFFFFFFFU;
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t clk_max;
  uint32_t scll;
  uint32_t sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U)) / clock_src_freq;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	085a      	lsrs	r2, r3, #1
 8000aec:	4b7a      	ldr	r3, [pc, #488]	@ (8000cd8 <I2C_Compute_SCLL_SCLH+0x200>)
 8000aee:	4413      	add	r3, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U)) / I2C_Charac[I2C_speed].freq;
 8000af8:	4a78      	ldr	r2, [pc, #480]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	212c      	movs	r1, #44	@ 0x2c
 8000afe:	fb01 f303 	mul.w	r3, r1, r3
 8000b02:	4413      	add	r3, r2
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	085a      	lsrs	r2, r3, #1
 8000b08:	4b73      	ldr	r3, [pc, #460]	@ (8000cd8 <I2C_Compute_SCLL_SCLH+0x200>)
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4973      	ldr	r1, [pc, #460]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000b0e:	683a      	ldr	r2, [r7, #0]
 8000b10:	202c      	movs	r0, #44	@ 0x2c
 8000b12:	fb00 f202 	mul.w	r2, r0, r2
 8000b16:	440a      	add	r2, r1
 8000b18:	6812      	ldr	r2, [r2, #0]
 8000b1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8000b20:	2332      	movs	r3, #50	@ 0x32
 8000b22:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 8000b24:	4a6d      	ldr	r2, [pc, #436]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	212c      	movs	r1, #44	@ 0x2c
 8000b2a:	fb01 f303 	mul.w	r3, r1, r3
 8000b2e:	4413      	add	r3, r2
 8000b30:	3328      	adds	r3, #40	@ 0x28
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b36:	fb02 f303 	mul.w	r3, r2, r3
 8000b3a:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 8000b3c:	4a67      	ldr	r2, [pc, #412]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	212c      	movs	r1, #44	@ 0x2c
 8000b42:	fb01 f303 	mul.w	r3, r1, r3
 8000b46:	4413      	add	r3, r2
 8000b48:	3304      	adds	r3, #4
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a62      	ldr	r2, [pc, #392]	@ (8000cd8 <I2C_Compute_SCLL_SCLH+0x200>)
 8000b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b52:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 8000b54:	4a61      	ldr	r2, [pc, #388]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	212c      	movs	r1, #44	@ 0x2c
 8000b5a:	fb01 f303 	mul.w	r3, r1, r3
 8000b5e:	4413      	add	r3, r2
 8000b60:	3308      	adds	r3, #8
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a5c      	ldr	r2, [pc, #368]	@ (8000cd8 <I2C_Compute_SCLL_SCLH+0x200>)
 8000b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6a:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8000b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b6e:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8000b70:	2300      	movs	r3, #0
 8000b72:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b74:	e0a3      	b.n	8000cbe <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8000b76:	495a      	ldr	r1, [pc, #360]	@ (8000ce0 <I2C_Compute_SCLL_SCLH+0x208>)
 8000b78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	009b      	lsls	r3, r3, #2
 8000b7e:	4413      	add	r3, r2
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	440b      	add	r3, r1
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b8a:	fb02 f303 	mul.w	r3, r2, r3
 8000b8e:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8000b90:	2300      	movs	r3, #0
 8000b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b94:	e08c      	b.n	8000cb0 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8000b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b98:	6a3b      	ldr	r3, [r7, #32]
 8000b9a:	441a      	add	r2, r3
 8000b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b9e:	3301      	adds	r3, #1
 8000ba0:	6979      	ldr	r1, [r7, #20]
 8000ba2:	fb03 f101 	mul.w	r1, r3, r1
 8000ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ba8:	005b      	lsls	r3, r3, #1
 8000baa:	440b      	add	r3, r1
 8000bac:	4413      	add	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8000bb0:	4a4a      	ldr	r2, [pc, #296]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	212c      	movs	r1, #44	@ 0x2c
 8000bb6:	fb01 f303 	mul.w	r3, r1, r3
 8000bba:	4413      	add	r3, r2
 8000bbc:	3318      	adds	r3, #24
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d971      	bls.n	8000caa <I2C_Compute_SCLL_SCLH+0x1d2>
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bca:	1ad2      	subs	r2, r2, r3
 8000bcc:	6a3b      	ldr	r3, [r7, #32]
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	089b      	lsrs	r3, r3, #2
 8000bd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d268      	bcs.n	8000caa <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8000bd8:	2300      	movs	r3, #0
 8000bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000bdc:	e062      	b.n	8000ca4 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8000bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000be0:	6a3b      	ldr	r3, [r7, #32]
 8000be2:	441a      	add	r2, r3
 8000be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000be6:	3301      	adds	r3, #1
 8000be8:	6979      	ldr	r1, [r7, #20]
 8000bea:	fb03 f101 	mul.w	r1, r3, r1
 8000bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	440b      	add	r3, r1
 8000bf4:	4413      	add	r3, r2
 8000bf6:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	441a      	add	r2, r3
 8000bfe:	4937      	ldr	r1, [pc, #220]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	202c      	movs	r0, #44	@ 0x2c
 8000c04:	fb00 f303 	mul.w	r3, r0, r3
 8000c08:	440b      	add	r3, r1
 8000c0a:	3320      	adds	r3, #32
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	441a      	add	r2, r3
 8000c10:	4932      	ldr	r1, [pc, #200]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	202c      	movs	r0, #44	@ 0x2c
 8000c16:	fb00 f303 	mul.w	r3, r0, r3
 8000c1a:	440b      	add	r3, r1
 8000c1c:	3324      	adds	r3, #36	@ 0x24
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4413      	add	r3, r2
 8000c22:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min)
 8000c24:	68ba      	ldr	r2, [r7, #8]
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d338      	bcc.n	8000c9e <I2C_Compute_SCLL_SCLH+0x1c6>
 8000c2c:	68ba      	ldr	r2, [r7, #8]
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d834      	bhi.n	8000c9e <I2C_Compute_SCLL_SCLH+0x1c6>
 8000c34:	4a29      	ldr	r2, [pc, #164]	@ (8000cdc <I2C_Compute_SCLL_SCLH+0x204>)
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	212c      	movs	r1, #44	@ 0x2c
 8000c3a:	fb01 f303 	mul.w	r3, r1, r3
 8000c3e:	4413      	add	r3, r2
 8000c40:	331c      	adds	r3, #28
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d329      	bcc.n	8000c9e <I2C_Compute_SCLL_SCLH+0x1c6>
              && (ti2cclk < tscl_h))
 8000c4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d225      	bcs.n	8000c9e <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 8000c52:	68ba      	ldr	r2, [r7, #8]
 8000c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c56:	1ad3      	subs	r3, r2, r3
 8000c58:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 8000c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	da02      	bge.n	8000c66 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8000c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c62:	425b      	negs	r3, r3
 8000c64:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 8000c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d917      	bls.n	8000c9e <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8000c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000c70:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 8000c72:	491b      	ldr	r1, [pc, #108]	@ (8000ce0 <I2C_Compute_SCLL_SCLH+0x208>)
 8000c74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c76:	4613      	mov	r3, r2
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	4413      	add	r3, r2
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	440b      	add	r3, r1
 8000c80:	3310      	adds	r3, #16
 8000c82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000c84:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8000c86:	4916      	ldr	r1, [pc, #88]	@ (8000ce0 <I2C_Compute_SCLL_SCLH+0x208>)
 8000c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	4413      	add	r3, r2
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	440b      	add	r3, r1
 8000c94:	330c      	adds	r3, #12
 8000c96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000c98:	601a      	str	r2, [r3, #0]
              ret = count;
 8000c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c9c:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8000c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ca6:	2bff      	cmp	r3, #255	@ 0xff
 8000ca8:	d999      	bls.n	8000bde <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8000caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cac:	3301      	adds	r3, #1
 8000cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cb2:	2bff      	cmp	r3, #255	@ 0xff
 8000cb4:	f67f af6f 	bls.w	8000b96 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8000cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cba:	3301      	adds	r3, #1
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8000cbe:	4b09      	ldr	r3, [pc, #36]	@ (8000ce4 <I2C_Compute_SCLL_SCLH+0x20c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000cc4:	429a      	cmp	r2, r3
 8000cc6:	f4ff af56 	bcc.w	8000b76 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8000cca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	374c      	adds	r7, #76	@ 0x4c
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	3b9aca00 	.word	0x3b9aca00
 8000cdc:	0800e7a8 	.word	0x0800e7a8
 8000ce0:	20000114 	.word	0x20000114
 8000ce4:	20000b14 	.word	0x20000b14

08000ce8 <I2C2_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspInit(const I2C_HandleTypeDef *hI2c)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C2_SCL_GPIO_CLK_ENABLE();
 8000cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000cf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cf6:	4a2d      	ldr	r2, [pc, #180]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000cf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cfc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d00:	4b2a      	ldr	r3, [pc, #168]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d0a:	613b      	str	r3, [r7, #16]
 8000d0c:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C2_SDA_GPIO_CLK_ENABLE();
 8000d0e:	4b27      	ldr	r3, [pc, #156]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d14:	4a25      	ldr	r2, [pc, #148]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d1e:	4b23      	ldr	r3, [pc, #140]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d28:	60fb      	str	r3, [r7, #12]
 8000d2a:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin     = BUS_I2C2_SCL_PIN;
 8000d2c:	2310      	movs	r3, #16
 8000d2e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode    = GPIO_MODE_AF_OD;
 8000d30:	2312      	movs	r3, #18
 8000d32:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull    = GPIO_PULLUP;
 8000d34:	2301      	movs	r3, #1
 8000d36:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C2_SCL_AF;
 8000d3c:	2304      	movs	r3, #4
 8000d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &gpio_init_structure);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	481a      	ldr	r0, [pc, #104]	@ (8000db0 <I2C2_MspInit+0xc8>)
 8000d48:	f004 fd88 	bl	800585c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin     = BUS_I2C2_SDA_PIN;
 8000d4c:	2320      	movs	r3, #32
 8000d4e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode    = GPIO_MODE_AF_OD;
 8000d50:	2312      	movs	r3, #18
 8000d52:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull    = GPIO_PULLUP;
 8000d54:	2301      	movs	r3, #1
 8000d56:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed             = GPIO_SPEED_FREQ_HIGH;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate         = BUS_I2C2_SDA_AF;
 8000d5c:	2304      	movs	r3, #4
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &gpio_init_structure);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	4619      	mov	r1, r3
 8000d66:	4812      	ldr	r0, [pc, #72]	@ (8000db0 <I2C2_MspInit+0xc8>)
 8000d68:	f004 fd78 	bl	800585c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C2_CLK_ENABLE();
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d72:	4a0e      	ldr	r2, [pc, #56]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d78:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000d82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d86:	60bb      	str	r3, [r7, #8]
 8000d88:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C2_FORCE_RESET();
 8000d8a:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000d8e:	4a07      	ldr	r2, [pc, #28]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d94:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Release the I2C peripheral clock reset */
  BUS_I2C2_RELEASE_RESET();
 8000d96:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000d9a:	4a04      	ldr	r2, [pc, #16]	@ (8000dac <I2C2_MspInit+0xc4>)
 8000d9c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000da0:	6753      	str	r3, [r2, #116]	@ 0x74
}
 8000da2:	bf00      	nop
 8000da4:	3728      	adds	r7, #40	@ 0x28
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	46020c00 	.word	0x46020c00
 8000db0:	42021c00 	.word	0x42021c00

08000db4 <I2C2_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspDeInit(const I2C_HandleTypeDef *hI2c)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C2_SCL_PIN;
 8000dbc:	2310      	movs	r3, #16
 8000dbe:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, gpio_init_structure.Pin);
 8000dc0:	68fb      	ldr	r3, [r7, #12]
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480a      	ldr	r0, [pc, #40]	@ (8000df0 <I2C2_MspDeInit+0x3c>)
 8000dc6:	f004 ff29 	bl	8005c1c <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C2_SDA_PIN;
 8000dca:	2320      	movs	r3, #32
 8000dcc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4807      	ldr	r0, [pc, #28]	@ (8000df0 <I2C2_MspDeInit+0x3c>)
 8000dd4:	f004 ff22 	bl	8005c1c <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C2_CLK_DISABLE();
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <I2C2_MspDeInit+0x40>)
 8000dda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000dde:	4a05      	ldr	r2, [pc, #20]	@ (8000df4 <I2C2_MspDeInit+0x40>)
 8000de0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000de4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
}
 8000de8:	bf00      	nop
 8000dea:	3720      	adds	r7, #32
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	42021c00 	.word	0x42021c00
 8000df4:	46020c00 	.word	0x46020c00

08000df8 <I2C2_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b088      	sub	sp, #32
 8000dfc:	af04      	add	r7, sp, #16
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	4603      	mov	r3, r0
 8000e02:	81fb      	strh	r3, [r7, #14]
 8000e04:	460b      	mov	r3, r1
 8000e06:	81bb      	strh	r3, [r7, #12]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Write(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8000e0c:	8978      	ldrh	r0, [r7, #10]
 8000e0e:	89ba      	ldrh	r2, [r7, #12]
 8000e10:	89f9      	ldrh	r1, [r7, #14]
 8000e12:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000e16:	9302      	str	r3, [sp, #8]
 8000e18:	8b3b      	ldrh	r3, [r7, #24]
 8000e1a:	9301      	str	r3, [sp, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	9300      	str	r3, [sp, #0]
 8000e20:	4603      	mov	r3, r0
 8000e22:	4807      	ldr	r0, [pc, #28]	@ (8000e40 <I2C2_WriteReg+0x48>)
 8000e24:	f005 f8ba 	bl	8005f9c <HAL_I2C_Mem_Write>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d101      	bne.n	8000e32 <I2C2_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	e001      	b.n	8000e36 <I2C2_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8000e32:	f06f 0307 	mvn.w	r3, #7
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000b18 	.word	0x20000b18

08000e44 <I2C2_ReadReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b088      	sub	sp, #32
 8000e48:	af04      	add	r7, sp, #16
 8000e4a:	607b      	str	r3, [r7, #4]
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	81fb      	strh	r3, [r7, #14]
 8000e50:	460b      	mov	r3, r1
 8000e52:	81bb      	strh	r3, [r7, #12]
 8000e54:	4613      	mov	r3, r2
 8000e56:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, 10000) == HAL_OK)
 8000e58:	8978      	ldrh	r0, [r7, #10]
 8000e5a:	89ba      	ldrh	r2, [r7, #12]
 8000e5c:	89f9      	ldrh	r1, [r7, #14]
 8000e5e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000e62:	9302      	str	r3, [sp, #8]
 8000e64:	8b3b      	ldrh	r3, [r7, #24]
 8000e66:	9301      	str	r3, [sp, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	4807      	ldr	r0, [pc, #28]	@ (8000e8c <I2C2_ReadReg+0x48>)
 8000e70:	f005 f9a8 	bl	80061c4 <HAL_I2C_Mem_Read>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d101      	bne.n	8000e7e <I2C2_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e001      	b.n	8000e82 <I2C2_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8000e7e:	f06f 0307 	mvn.w	r3, #7
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000b18 	.word	0x20000b18

08000e90 <BSP_MOTION_SENSOR_Init>:
  *         - MOTION_GYRO and/or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d903      	bls.n	8000eac <BSP_MOTION_SENSOR_Init+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8000ea4:	f06f 0301 	mvn.w	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	e036      	b.n	8000f1a <BSP_MOTION_SENSOR_Init+0x8a>
  }
  else if (((Instance == 0U) && ((Functions & MOTION_MAGNETO) != 0U))
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d104      	bne.n	8000ebc <BSP_MOTION_SENSOR_Init+0x2c>
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	f003 0304 	and.w	r3, r3, #4
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d107      	bne.n	8000ecc <BSP_MOTION_SENSOR_Init+0x3c>
           || ((Instance == 1U) && ((Functions & (MOTION_GYRO | MOTION_ACCELERO)) != 0U)))
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d108      	bne.n	8000ed4 <BSP_MOTION_SENSOR_Init+0x44>
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	f003 0303 	and.w	r3, r3, #3
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d003      	beq.n	8000ed4 <BSP_MOTION_SENSOR_Init+0x44>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8000ecc:	f06f 030a 	mvn.w	r3, #10
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	e022      	b.n	8000f1a <BSP_MOTION_SENSOR_Init+0x8a>
  }
  else
  {
    /* Probe the motion sensor */
    if (Instance == 0U)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d109      	bne.n	8000eee <BSP_MOTION_SENSOR_Init+0x5e>
    {
      /* Probe the ISM330DHCX sensor */
      if (ISM330DHCX_Probe(Functions) != BSP_ERROR_NONE)
 8000eda:	6838      	ldr	r0, [r7, #0]
 8000edc:	f000 f8e0 	bl	80010a0 <ISM330DHCX_Probe>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d00c      	beq.n	8000f00 <BSP_MOTION_SENSOR_Init+0x70>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 8000ee6:	f06f 0304 	mvn.w	r3, #4
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	e008      	b.n	8000f00 <BSP_MOTION_SENSOR_Init+0x70>
      }
    }
    else /* Instance = 1 */
    {
      /* Probe the IIS2MDC sensor */
      if (IIS2MDC_Probe(Functions) != BSP_ERROR_NONE)
 8000eee:	6838      	ldr	r0, [r7, #0]
 8000ef0:	f000 f94c 	bl	800118c <IIS2MDC_Probe>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d002      	beq.n	8000f00 <BSP_MOTION_SENSOR_Init+0x70>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 8000efa:	f06f 0304 	mvn.w	r3, #4
 8000efe:	60fb      	str	r3, [r7, #12]
      }
    }

    if (status == BSP_ERROR_NONE)
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d109      	bne.n	8000f1a <BSP_MOTION_SENSOR_Init+0x8a>
    {
      /* Store current initialized functions */
      Motion_Sensor_Ctx[Instance].Functions |= Functions;
 8000f06:	4a07      	ldr	r2, [pc, #28]	@ (8000f24 <BSP_MOTION_SENSOR_Init+0x94>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	431a      	orrs	r2, r3
 8000f12:	4904      	ldr	r1, [pc, #16]	@ (8000f24 <BSP_MOTION_SENSOR_Init+0x94>)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }
  return status;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3710      	adds	r7, #16
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000b6c 	.word	0x20000b6c

08000f28 <BSP_MOTION_SENSOR_Enable>:
  *         - MOTION_GYRO or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	60fb      	str	r3, [r7, #12]
  uint8_t index;

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2b01      	cmp	r3, #1
 8000f3a:	d903      	bls.n	8000f44 <BSP_MOTION_SENSOR_Enable+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8000f3c:	f06f 0301 	mvn.w	r3, #1
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	e041      	b.n	8000fc8 <BSP_MOTION_SENSOR_Enable+0xa0>
  }
  else if (((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d104      	bne.n	8000f54 <BSP_MOTION_SENSOR_Enable+0x2c>
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d107      	bne.n	8000f64 <BSP_MOTION_SENSOR_Enable+0x3c>
           || ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U)))
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d108      	bne.n	8000f6c <BSP_MOTION_SENSOR_Enable+0x44>
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d003      	beq.n	8000f6c <BSP_MOTION_SENSOR_Enable+0x44>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8000f64:	f06f 030a 	mvn.w	r3, #10
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	e02d      	b.n	8000fc8 <BSP_MOTION_SENSOR_Enable+0xa0>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 8000f6c:	4a19      	ldr	r2, [pc, #100]	@ (8000fd4 <BSP_MOTION_SENSOR_Enable+0xac>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	4013      	ands	r3, r2
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d103      	bne.n	8000f84 <BSP_MOTION_SENSOR_Enable+0x5c>
  {
    /* Driver not initialized */
    status = BSP_ERROR_NO_INIT;
 8000f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	e021      	b.n	8000fc8 <BSP_MOTION_SENSOR_Enable+0xa0>
  }
  else
  {
    /* Enable the motion sensor function */
    index = (Function == MOTION_GYRO) ? GYRO_ID : ((Function == MOTION_ACCELERO) ? ACCELERO_ID : MAGNETO_ID);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d006      	beq.n	8000f98 <BSP_MOTION_SENSOR_Enable+0x70>
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d101      	bne.n	8000f94 <BSP_MOTION_SENSOR_Enable+0x6c>
 8000f90:	2301      	movs	r3, #1
 8000f92:	e002      	b.n	8000f9a <BSP_MOTION_SENSOR_Enable+0x72>
 8000f94:	2302      	movs	r3, #2
 8000f96:	e000      	b.n	8000f9a <BSP_MOTION_SENSOR_Enable+0x72>
 8000f98:	2300      	movs	r3, #0
 8000f9a:	72fb      	strb	r3, [r7, #11]
    if (Motion_Sensor_FuncDrv[Instance][index]->Enable(Motion_Sensor_CompObj[Instance]) < 0)
 8000f9c:	7af9      	ldrb	r1, [r7, #11]
 8000f9e:	480e      	ldr	r0, [pc, #56]	@ (8000fd8 <BSP_MOTION_SENSOR_Enable+0xb0>)
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	4413      	add	r3, r2
 8000fa8:	440b      	add	r3, r1
 8000faa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	490a      	ldr	r1, [pc, #40]	@ (8000fdc <BSP_MOTION_SENSOR_Enable+0xb4>)
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000fb8:	4610      	mov	r0, r2
 8000fba:	4798      	blx	r3
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	da02      	bge.n	8000fc8 <BSP_MOTION_SENSOR_Enable+0xa0>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8000fc2:	f06f 0304 	mvn.w	r3, #4
 8000fc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return status;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000b6c 	.word	0x20000b6c
 8000fd8:	20000b84 	.word	0x20000b84
 8000fdc:	20000b74 	.word	0x20000b74

08000fe0 <BSP_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 1
  * @param  Axes Pointer to motion sensor axes.
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_GetAxes(const uint32_t Instance, uint32_t Function, BSP_MOTION_SENSOR_Axes_t *Axes)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  int32_t status = BSP_ERROR_NONE;
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]
  uint8_t index;

  if ((Instance >= MOTION_SENSOR_INSTANCES_NBR) || (Axes == NULL))
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d802      	bhi.n	8000ffc <BSP_MOTION_SENSOR_GetAxes+0x1c>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d103      	bne.n	8001004 <BSP_MOTION_SENSOR_GetAxes+0x24>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8000ffc:	f06f 0301 	mvn.w	r3, #1
 8001000:	617b      	str	r3, [r7, #20]
 8001002:	e042      	b.n	800108a <BSP_MOTION_SENSOR_GetAxes+0xaa>
  }
  else if (((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d104      	bne.n	8001014 <BSP_MOTION_SENSOR_GetAxes+0x34>
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	f003 0304 	and.w	r3, r3, #4
 8001010:	2b00      	cmp	r3, #0
 8001012:	d107      	bne.n	8001024 <BSP_MOTION_SENSOR_GetAxes+0x44>
           || ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U)))
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d108      	bne.n	800102c <BSP_MOTION_SENSOR_GetAxes+0x4c>
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	2b00      	cmp	r3, #0
 8001022:	d003      	beq.n	800102c <BSP_MOTION_SENSOR_GetAxes+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8001024:	f06f 030a 	mvn.w	r3, #10
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	e02e      	b.n	800108a <BSP_MOTION_SENSOR_GetAxes+0xaa>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 800102c:	4a19      	ldr	r2, [pc, #100]	@ (8001094 <BSP_MOTION_SENSOR_GetAxes+0xb4>)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4013      	ands	r3, r2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d103      	bne.n	8001044 <BSP_MOTION_SENSOR_GetAxes+0x64>
  {
    status = BSP_ERROR_NO_INIT;
 800103c:	f04f 33ff 	mov.w	r3, #4294967295
 8001040:	617b      	str	r3, [r7, #20]
 8001042:	e022      	b.n	800108a <BSP_MOTION_SENSOR_GetAxes+0xaa>
  }
  else
  {
    /* Get the motion sensor axes */
    index = (Function == MOTION_GYRO) ? GYRO_ID : ((Function == MOTION_ACCELERO) ? ACCELERO_ID : MAGNETO_ID);
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d006      	beq.n	8001058 <BSP_MOTION_SENSOR_GetAxes+0x78>
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	2b02      	cmp	r3, #2
 800104e:	d101      	bne.n	8001054 <BSP_MOTION_SENSOR_GetAxes+0x74>
 8001050:	2301      	movs	r3, #1
 8001052:	e002      	b.n	800105a <BSP_MOTION_SENSOR_GetAxes+0x7a>
 8001054:	2302      	movs	r3, #2
 8001056:	e000      	b.n	800105a <BSP_MOTION_SENSOR_GetAxes+0x7a>
 8001058:	2300      	movs	r3, #0
 800105a:	74fb      	strb	r3, [r7, #19]
    if (Motion_Sensor_FuncDrv[Instance][index]->GetAxes(Motion_Sensor_CompObj[Instance], Axes) < 0)
 800105c:	7cf9      	ldrb	r1, [r7, #19]
 800105e:	480e      	ldr	r0, [pc, #56]	@ (8001098 <BSP_MOTION_SENSOR_GetAxes+0xb8>)
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	4613      	mov	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	4413      	add	r3, r2
 8001068:	440b      	add	r3, r1
 800106a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	490a      	ldr	r1, [pc, #40]	@ (800109c <BSP_MOTION_SENSOR_GetAxes+0xbc>)
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001078:	6879      	ldr	r1, [r7, #4]
 800107a:	4610      	mov	r0, r2
 800107c:	4798      	blx	r3
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	da02      	bge.n	800108a <BSP_MOTION_SENSOR_GetAxes+0xaa>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8001084:	f06f 0304 	mvn.w	r3, #4
 8001088:	617b      	str	r3, [r7, #20]
    }
  }

  return status;
 800108a:	697b      	ldr	r3, [r7, #20]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000b6c 	.word	0x20000b6c
 8001098:	20000b84 	.word	0x20000b84
 800109c:	20000b74 	.word	0x20000b74

080010a0 <ISM330DHCX_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_GYRO and/or MOTION_ACCELERO
  * @retval BSP status.
  */
static int32_t ISM330DHCX_Probe(uint32_t Functions)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b08c      	sub	sp, #48	@ 0x30
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ISM330DHCX_IO_t            IOCtx;
  uint8_t                 ism330dlc_id;
  static ISM330DHCX_Object_t ISM330DHCX_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = ISM330DHCX_I2C_BUS;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  IOCtx.Address     = ISM330DHCX_I2C_ADD_H;
 80010b0:	23d7      	movs	r3, #215	@ 0xd7
 80010b2:	763b      	strb	r3, [r7, #24]
  IOCtx.Init        = BSP_I2C2_Init;
 80010b4:	4b29      	ldr	r3, [pc, #164]	@ (800115c <ISM330DHCX_Probe+0xbc>)
 80010b6:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 80010b8:	4b29      	ldr	r3, [pc, #164]	@ (8001160 <ISM330DHCX_Probe+0xc0>)
 80010ba:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 80010bc:	4b29      	ldr	r3, [pc, #164]	@ (8001164 <ISM330DHCX_Probe+0xc4>)
 80010be:	623b      	str	r3, [r7, #32]
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 80010c0:	4b29      	ldr	r3, [pc, #164]	@ (8001168 <ISM330DHCX_Probe+0xc8>)
 80010c2:	61fb      	str	r3, [r7, #28]
  IOCtx.GetTick     = BSP_GetTick;
 80010c4:	4b29      	ldr	r3, [pc, #164]	@ (800116c <ISM330DHCX_Probe+0xcc>)
 80010c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Register Component Bus IO operations */
  if (ISM330DHCX_RegisterBusIO(&ISM330DHCX_Obj, &IOCtx) != ISM330DHCX_OK)
 80010c8:	f107 030c 	add.w	r3, r7, #12
 80010cc:	4619      	mov	r1, r3
 80010ce:	4828      	ldr	r0, [pc, #160]	@ (8001170 <ISM330DHCX_Probe+0xd0>)
 80010d0:	f000 fd0c 	bl	8001aec <ISM330DHCX_RegisterBusIO>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <ISM330DHCX_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 80010da:	f06f 0307 	mvn.w	r3, #7
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010e0:	e037      	b.n	8001152 <ISM330DHCX_Probe+0xb2>
  }
  /* Read the sensor ID */
  else if (ISM330DHCX_ReadID(&ISM330DHCX_Obj, &ism330dlc_id) != ISM330DHCX_OK)
 80010e2:	f107 030b 	add.w	r3, r7, #11
 80010e6:	4619      	mov	r1, r3
 80010e8:	4821      	ldr	r0, [pc, #132]	@ (8001170 <ISM330DHCX_Probe+0xd0>)
 80010ea:	f000 fe1d 	bl	8001d28 <ISM330DHCX_ReadID>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <ISM330DHCX_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 80010f4:	f06f 0304 	mvn.w	r3, #4
 80010f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010fa:	e02a      	b.n	8001152 <ISM330DHCX_Probe+0xb2>
  }
  /* Check if the returned sensor ID is correct */
  else if (ism330dlc_id != ISM330DHCX_ID)
 80010fc:	7afb      	ldrb	r3, [r7, #11]
 80010fe:	2b6b      	cmp	r3, #107	@ 0x6b
 8001100:	d003      	beq.n	800110a <ISM330DHCX_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 8001102:	f06f 0306 	mvn.w	r3, #6
 8001106:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001108:	e023      	b.n	8001152 <ISM330DHCX_Probe+0xb2>
  }
  else
  {
    Motion_Sensor_CompObj[0] = &ISM330DHCX_Obj;
 800110a:	4b1a      	ldr	r3, [pc, #104]	@ (8001174 <ISM330DHCX_Probe+0xd4>)
 800110c:	4a18      	ldr	r2, [pc, #96]	@ (8001170 <ISM330DHCX_Probe+0xd0>)
 800110e:	601a      	str	r2, [r3, #0]
    Motion_Sensor_Drv[0]     = (MOTION_SENSOR_CommonDrv_t *) &ISM330DHCX_COMMON_Driver;
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <ISM330DHCX_Probe+0xd8>)
 8001112:	4a1a      	ldr	r2, [pc, #104]	@ (800117c <ISM330DHCX_Probe+0xdc>)
 8001114:	601a      	str	r2, [r3, #0]
    /* Initialize the component */
    if (Motion_Sensor_Drv[0]->Init(Motion_Sensor_CompObj[0]) < 0)
 8001116:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <ISM330DHCX_Probe+0xd8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a15      	ldr	r2, [pc, #84]	@ (8001174 <ISM330DHCX_Probe+0xd4>)
 800111e:	6812      	ldr	r2, [r2, #0]
 8001120:	4610      	mov	r0, r2
 8001122:	4798      	blx	r3
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	da03      	bge.n	8001132 <ISM330DHCX_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 800112a:	f06f 0304 	mvn.w	r3, #4
 800112e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001130:	e00f      	b.n	8001152 <ISM330DHCX_Probe+0xb2>
    }
    else
    {
      /* Link the MS driver with the component driver */
      if ((Functions & MOTION_GYRO) != 0U)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f003 0301 	and.w	r3, r3, #1
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <ISM330DHCX_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[0][GYRO_ID] = (MOTION_SENSOR_FuncDrv_t *) &ISM330DHCX_GYRO_Driver;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <ISM330DHCX_Probe+0xe0>)
 800113e:	4a11      	ldr	r2, [pc, #68]	@ (8001184 <ISM330DHCX_Probe+0xe4>)
 8001140:	601a      	str	r2, [r3, #0]
      }
      if ((Functions & MOTION_ACCELERO) != 0U)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d002      	beq.n	8001152 <ISM330DHCX_Probe+0xb2>
      {
        Motion_Sensor_FuncDrv[0][ACCELERO_ID] = (MOTION_SENSOR_FuncDrv_t *) &ISM330DHCX_ACC_Driver;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <ISM330DHCX_Probe+0xe0>)
 800114e:	4a0e      	ldr	r2, [pc, #56]	@ (8001188 <ISM330DHCX_Probe+0xe8>)
 8001150:	605a      	str	r2, [r3, #4]
      }
    }
  }

  return status;
 8001152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001154:	4618      	mov	r0, r3
 8001156:	3730      	adds	r7, #48	@ 0x30
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	080005f5 	.word	0x080005f5
 8001160:	08000669 	.word	0x08000669
 8001164:	08000791 	.word	0x08000791
 8001168:	08000735 	.word	0x08000735
 800116c:	080007ed 	.word	0x080007ed
 8001170:	20000b9c 	.word	0x20000b9c
 8001174:	20000b74 	.word	0x20000b74
 8001178:	20000b7c 	.word	0x20000b7c
 800117c:	20000034 	.word	0x20000034
 8001180:	20000b84 	.word	0x20000b84
 8001184:	20000068 	.word	0x20000068
 8001188:	20000044 	.word	0x20000044

0800118c <IIS2MDC_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_MAGNETO
  * @retval BSP status.
  */
static int32_t IIS2MDC_Probe(uint32_t Functions)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b08c      	sub	sp, #48	@ 0x30
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
  IIS2MDC_IO_t            IOCtx;
  uint8_t                 iis2mdc_id;
  static IIS2MDC_Object_t IIS2MDC_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = IIS2MDC_I2C_BUS;
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
  IOCtx.Address     = IIS2MDC_I2C_ADD;
 800119c:	233d      	movs	r3, #61	@ 0x3d
 800119e:	763b      	strb	r3, [r7, #24]
  IOCtx.Init        = BSP_I2C2_Init;
 80011a0:	4b25      	ldr	r3, [pc, #148]	@ (8001238 <IIS2MDC_Probe+0xac>)
 80011a2:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 80011a4:	4b25      	ldr	r3, [pc, #148]	@ (800123c <IIS2MDC_Probe+0xb0>)
 80011a6:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 80011a8:	4b25      	ldr	r3, [pc, #148]	@ (8001240 <IIS2MDC_Probe+0xb4>)
 80011aa:	623b      	str	r3, [r7, #32]
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 80011ac:	4b25      	ldr	r3, [pc, #148]	@ (8001244 <IIS2MDC_Probe+0xb8>)
 80011ae:	61fb      	str	r3, [r7, #28]
  IOCtx.GetTick     = BSP_GetTick;
 80011b0:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <IIS2MDC_Probe+0xbc>)
 80011b2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Register Component Bus IO operations */
  if (IIS2MDC_RegisterBusIO(&IIS2MDC_Obj, &IOCtx) != IIS2MDC_OK)
 80011b4:	f107 030c 	add.w	r3, r7, #12
 80011b8:	4619      	mov	r1, r3
 80011ba:	4824      	ldr	r0, [pc, #144]	@ (800124c <IIS2MDC_Probe+0xc0>)
 80011bc:	f000 f852 	bl	8001264 <IIS2MDC_RegisterBusIO>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <IIS2MDC_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 80011c6:	f06f 0307 	mvn.w	r3, #7
 80011ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011cc:	e02f      	b.n	800122e <IIS2MDC_Probe+0xa2>
  }
  /* Read the sensor ID */
  else if (IIS2MDC_ReadID(&IIS2MDC_Obj, &iis2mdc_id) != IIS2MDC_OK)
 80011ce:	f107 030b 	add.w	r3, r7, #11
 80011d2:	4619      	mov	r1, r3
 80011d4:	481d      	ldr	r0, [pc, #116]	@ (800124c <IIS2MDC_Probe+0xc0>)
 80011d6:	f000 f900 	bl	80013da <IIS2MDC_ReadID>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <IIS2MDC_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 80011e0:	f06f 0304 	mvn.w	r3, #4
 80011e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011e6:	e022      	b.n	800122e <IIS2MDC_Probe+0xa2>
  }
  /* Check if the returned sensor ID is correct */
  else if (iis2mdc_id != IIS2MDC_ID)
 80011e8:	7afb      	ldrb	r3, [r7, #11]
 80011ea:	2b40      	cmp	r3, #64	@ 0x40
 80011ec:	d003      	beq.n	80011f6 <IIS2MDC_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 80011ee:	f06f 0306 	mvn.w	r3, #6
 80011f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011f4:	e01b      	b.n	800122e <IIS2MDC_Probe+0xa2>
  }
  else
  {
    Motion_Sensor_CompObj[1] = &IIS2MDC_Obj;
 80011f6:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <IIS2MDC_Probe+0xc4>)
 80011f8:	4a14      	ldr	r2, [pc, #80]	@ (800124c <IIS2MDC_Probe+0xc0>)
 80011fa:	605a      	str	r2, [r3, #4]
    Motion_Sensor_Drv[1]     = (MOTION_SENSOR_CommonDrv_t *) &IIS2MDC_COMMON_Driver;
 80011fc:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <IIS2MDC_Probe+0xc8>)
 80011fe:	4a16      	ldr	r2, [pc, #88]	@ (8001258 <IIS2MDC_Probe+0xcc>)
 8001200:	605a      	str	r2, [r3, #4]
    /* Initialize the component */
    if (Motion_Sensor_Drv[1]->Init(Motion_Sensor_CompObj[1]) < 0)
 8001202:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <IIS2MDC_Probe+0xc8>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a11      	ldr	r2, [pc, #68]	@ (8001250 <IIS2MDC_Probe+0xc4>)
 800120a:	6852      	ldr	r2, [r2, #4]
 800120c:	4610      	mov	r0, r2
 800120e:	4798      	blx	r3
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	da03      	bge.n	800121e <IIS2MDC_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8001216:	f06f 0304 	mvn.w	r3, #4
 800121a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800121c:	e007      	b.n	800122e <IIS2MDC_Probe+0xa2>
    }
    else
    {
      /* Link the MS driver with the component driver */
      if ((Functions & MOTION_MAGNETO) != 0U)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	2b00      	cmp	r3, #0
 8001226:	d002      	beq.n	800122e <IIS2MDC_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[1][MAGNETO_ID] = (MOTION_SENSOR_FuncDrv_t *) &IIS2MDC_MAG_Driver;
 8001228:	4b0c      	ldr	r3, [pc, #48]	@ (800125c <IIS2MDC_Probe+0xd0>)
 800122a:	4a0d      	ldr	r2, [pc, #52]	@ (8001260 <IIS2MDC_Probe+0xd4>)
 800122c:	615a      	str	r2, [r3, #20]
      }
    }
  }

  return status;
 800122e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001230:	4618      	mov	r0, r3
 8001232:	3730      	adds	r7, #48	@ 0x30
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	080005f5 	.word	0x080005f5
 800123c:	08000669 	.word	0x08000669
 8001240:	08000791 	.word	0x08000791
 8001244:	08000735 	.word	0x08000735
 8001248:	080007ed 	.word	0x080007ed
 800124c:	20000bd4 	.word	0x20000bd4
 8001250:	20000b74 	.word	0x20000b74
 8001254:	20000b7c 	.word	0x20000b7c
 8001258:	20000000 	.word	0x20000000
 800125c:	20000b84 	.word	0x20000b84
 8001260:	20000010 	.word	0x20000010

08001264 <IIS2MDC_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_RegisterBusIO(IIS2MDC_Object_t *pObj, IIS2MDC_IO_t *pIO)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2MDC_OK;
 800126e:	2300      	movs	r3, #0
 8001270:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d103      	bne.n	8001280 <IIS2MDC_RegisterBusIO+0x1c>
  {
    ret = IIS2MDC_ERROR;
 8001278:	f04f 33ff 	mov.w	r3, #4294967295
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	e04f      	b.n	8001320 <IIS2MDC_RegisterBusIO+0xbc>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	7b1a      	ldrb	r2, [r3, #12]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	691a      	ldr	r2, [r3, #16]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	695a      	ldr	r2, [r3, #20]
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	699a      	ldr	r2, [r3, #24]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a1c      	ldr	r2, [pc, #112]	@ (800132c <IIS2MDC_RegisterBusIO+0xc8>)
 80012bc:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteMagRegWrap;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001330 <IIS2MDC_RegisterBusIO+0xcc>)
 80012c2:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	69da      	ldr	r2, [r3, #28]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle    = pObj;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d103      	bne.n	80012e2 <IIS2MDC_RegisterBusIO+0x7e>
    {
      ret = IIS2MDC_ERROR;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	e01e      	b.n	8001320 <IIS2MDC_RegisterBusIO+0xbc>
    }
    else if (pObj->IO.Init() != IIS2MDC_OK)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4798      	blx	r3
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <IIS2MDC_RegisterBusIO+0x92>
    {
      ret = IIS2MDC_ERROR;
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	e014      	b.n	8001320 <IIS2MDC_RegisterBusIO+0xbc>
    }
    else
    {
      if (pObj->IO.BusType != IIS2MDC_I2C_BUS) /* If the bus type is not I2C */
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d010      	beq.n	8001320 <IIS2MDC_RegisterBusIO+0xbc>
      {
        /* Disable I2C interface support only the first time */
        if (pObj->is_initialized == 0U)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001304:	2b00      	cmp	r3, #0
 8001306:	d10b      	bne.n	8001320 <IIS2MDC_RegisterBusIO+0xbc>
        {
          /* Disable I2C interface on the component */
          if (iis2mdc_i2c_interface_set(&(pObj->Ctx), IIS2MDC_I2C_DISABLE) != IIS2MDC_OK)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3320      	adds	r3, #32
 800130c:	2101      	movs	r1, #1
 800130e:	4618      	mov	r0, r3
 8001310:	f000 fbc5 	bl	8001a9e <iis2mdc_i2c_interface_set>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d002      	beq.n	8001320 <IIS2MDC_RegisterBusIO+0xbc>
          {
            ret = IIS2MDC_ERROR;
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001320:	68fb      	ldr	r3, [r7, #12]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	08001727 	.word	0x08001727
 8001330:	08001789 	.word	0x08001789

08001334 <IIS2MDC_Init>:
  * @brief  Initialize the IIS2MDC sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_Init(IIS2MDC_Object_t *pObj)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (iis2mdc_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != IIS2MDC_OK)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3320      	adds	r3, #32
 8001340:	2101      	movs	r1, #1
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fb06 	bl	8001954 <iis2mdc_block_data_update_set>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d002      	beq.n	8001354 <IIS2MDC_Init+0x20>
  {
    return IIS2MDC_ERROR;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e028      	b.n	80013a6 <IIS2MDC_Init+0x72>
  }

  /* Operating mode selection - power down */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_POWER_DOWN) != IIS2MDC_OK)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3320      	adds	r3, #32
 8001358:	2102      	movs	r1, #2
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fa75 	bl	800184a <iis2mdc_operating_mode_set>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <IIS2MDC_Init+0x38>
  {
    return IIS2MDC_ERROR;
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	e01c      	b.n	80013a6 <IIS2MDC_Init+0x72>
  }

  /* Output data rate selection */
  if (iis2mdc_data_rate_set(&(pObj->Ctx), IIS2MDC_ODR_100Hz) != IIS2MDC_OK)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3320      	adds	r3, #32
 8001370:	2103      	movs	r1, #3
 8001372:	4618      	mov	r0, r3
 8001374:	f000 fa8f 	bl	8001896 <iis2mdc_data_rate_set>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d002      	beq.n	8001384 <IIS2MDC_Init+0x50>
  {
    return IIS2MDC_ERROR;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295
 8001382:	e010      	b.n	80013a6 <IIS2MDC_Init+0x72>
  }

  /* Self Test disabled. */
  if (iis2mdc_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != IIS2MDC_OK)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3320      	adds	r3, #32
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f000 fb61 	bl	8001a52 <iis2mdc_self_test_set>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d002      	beq.n	800139c <IIS2MDC_Init+0x68>
  {
    return IIS2MDC_ERROR;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	e004      	b.n	80013a6 <IIS2MDC_Init+0x72>
  }

  pObj->is_initialized = 1;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2201      	movs	r2, #1
 80013a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return IIS2MDC_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <IIS2MDC_DeInit>:
  * @brief  Deinitialize the IIS2MDC magnetometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_DeInit(IIS2MDC_Object_t *pObj)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (IIS2MDC_MAG_Disable(pObj) != IIS2MDC_OK)
 80013b6:	6878      	ldr	r0, [r7, #4]
 80013b8:	f000 f874 	bl	80014a4 <IIS2MDC_MAG_Disable>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d002      	beq.n	80013c8 <IIS2MDC_DeInit+0x1a>
  {
    return IIS2MDC_ERROR;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	e004      	b.n	80013d2 <IIS2MDC_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return IIS2MDC_OK;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <IIS2MDC_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_ReadID(IIS2MDC_Object_t *pObj, uint8_t *Id)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	6039      	str	r1, [r7, #0]
  if (iis2mdc_device_id_get(&(pObj->Ctx), Id) != IIS2MDC_OK)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3320      	adds	r3, #32
 80013e8:	6839      	ldr	r1, [r7, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f000 fb20 	bl	8001a30 <iis2mdc_device_id_get>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d002      	beq.n	80013fc <IIS2MDC_ReadID+0x22>
  {
    return IIS2MDC_ERROR;
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	e000      	b.n	80013fe <IIS2MDC_ReadID+0x24>
  }

  return IIS2MDC_OK;
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <IIS2MDC_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to IIS2MDC magnetometer sensor capabilities
  * @retval Component status
  */
int32_t IIS2MDC_GetCapabilities(IIS2MDC_Object_t *pObj, IIS2MDC_Capabilities_t *Capabilities)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	2201      	movs	r2, #1
 8001422:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	2200      	movs	r2, #0
 8001428:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2232      	movs	r2, #50	@ 0x32
 800143a:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	f04f 0200 	mov.w	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	4a04      	ldr	r2, [pc, #16]	@ (8001460 <IIS2MDC_GetCapabilities+0x58>)
 8001450:	619a      	str	r2, [r3, #24]
  return IIS2MDC_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	42c80000 	.word	0x42c80000

08001464 <IIS2MDC_MAG_Enable>:
  * @brief Enable the IIS2MDC magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_Enable(IIS2MDC_Object_t *pObj)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001472:	2b01      	cmp	r3, #1
 8001474:	d101      	bne.n	800147a <IIS2MDC_MAG_Enable+0x16>
  {
    return IIS2MDC_OK;
 8001476:	2300      	movs	r3, #0
 8001478:	e010      	b.n	800149c <IIS2MDC_MAG_Enable+0x38>
  }

  /* Output data rate selection. */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_CONTINUOUS_MODE) != IIS2MDC_OK)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	3320      	adds	r3, #32
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f000 f9e2 	bl	800184a <iis2mdc_operating_mode_set>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d002      	beq.n	8001492 <IIS2MDC_MAG_Enable+0x2e>
  {
    return IIS2MDC_ERROR;
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
 8001490:	e004      	b.n	800149c <IIS2MDC_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2201      	movs	r2, #1
 8001496:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return IIS2MDC_OK;
 800149a:	2300      	movs	r3, #0
}
 800149c:	4618      	mov	r0, r3
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <IIS2MDC_MAG_Disable>:
  * @brief Disable the IIS2MDC magnetometer sensor
  * @param pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_Disable(IIS2MDC_Object_t *pObj)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <IIS2MDC_MAG_Disable+0x16>
  {
    return IIS2MDC_OK;
 80014b6:	2300      	movs	r3, #0
 80014b8:	e010      	b.n	80014dc <IIS2MDC_MAG_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (iis2mdc_operating_mode_set(&(pObj->Ctx), IIS2MDC_POWER_DOWN) != IIS2MDC_OK)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3320      	adds	r3, #32
 80014be:	2102      	movs	r1, #2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 f9c2 	bl	800184a <iis2mdc_operating_mode_set>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <IIS2MDC_MAG_Disable+0x2e>
  {
    return IIS2MDC_ERROR;
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295
 80014d0:	e004      	b.n	80014dc <IIS2MDC_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return IIS2MDC_OK;
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <IIS2MDC_MAG_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetSensitivity(IIS2MDC_Object_t *pObj, float *Sensitivity)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  *Sensitivity = IIS2MDC_MAG_SENSITIVITY_FS_50GAUSS;
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	f04f 527f 	mov.w	r2, #1069547520	@ 0x3fc00000
 80014f4:	601a      	str	r2, [r3, #0]

  return IIS2MDC_OK;
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <IIS2MDC_MAG_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetOutputDataRate(IIS2MDC_Object_t *pObj, float *Odr)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
  int32_t ret = IIS2MDC_OK;
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
  iis2mdc_odr_t odr_low_level;

  /* Get current output data rate. */
  if (iis2mdc_data_rate_get(&(pObj->Ctx), &odr_low_level) != IIS2MDC_OK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3320      	adds	r3, #32
 8001516:	f107 020b 	add.w	r2, r7, #11
 800151a:	4611      	mov	r1, r2
 800151c:	4618      	mov	r0, r3
 800151e:	f000 f9e1 	bl	80018e4 <iis2mdc_data_rate_get>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d002      	beq.n	800152e <IIS2MDC_MAG_GetOutputDataRate+0x2a>
  {
    return IIS2MDC_ERROR;
 8001528:	f04f 33ff 	mov.w	r3, #4294967295
 800152c:	e023      	b.n	8001576 <IIS2MDC_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 800152e:	7afb      	ldrb	r3, [r7, #11]
 8001530:	2b03      	cmp	r3, #3
 8001532:	d81b      	bhi.n	800156c <IIS2MDC_MAG_GetOutputDataRate+0x68>
 8001534:	a201      	add	r2, pc, #4	@ (adr r2, 800153c <IIS2MDC_MAG_GetOutputDataRate+0x38>)
 8001536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800153a:	bf00      	nop
 800153c:	0800154d 	.word	0x0800154d
 8001540:	08001555 	.word	0x08001555
 8001544:	0800155d 	.word	0x0800155d
 8001548:	08001565 	.word	0x08001565
  {
    case IIS2MDC_ODR_10Hz:
      *Odr = 10.0f;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	4a0c      	ldr	r2, [pc, #48]	@ (8001580 <IIS2MDC_MAG_GetOutputDataRate+0x7c>)
 8001550:	601a      	str	r2, [r3, #0]
      break;
 8001552:	e00f      	b.n	8001574 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    case IIS2MDC_ODR_20Hz:
      *Odr = 20.0f;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	4a0b      	ldr	r2, [pc, #44]	@ (8001584 <IIS2MDC_MAG_GetOutputDataRate+0x80>)
 8001558:	601a      	str	r2, [r3, #0]
      break;
 800155a:	e00b      	b.n	8001574 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    case IIS2MDC_ODR_50Hz:
      *Odr = 50.0f;
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <IIS2MDC_MAG_GetOutputDataRate+0x84>)
 8001560:	601a      	str	r2, [r3, #0]
      break;
 8001562:	e007      	b.n	8001574 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    case IIS2MDC_ODR_100Hz:
      *Odr = 100.0f;
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	4a09      	ldr	r2, [pc, #36]	@ (800158c <IIS2MDC_MAG_GetOutputDataRate+0x88>)
 8001568:	601a      	str	r2, [r3, #0]
      break;
 800156a:	e003      	b.n	8001574 <IIS2MDC_MAG_GetOutputDataRate+0x70>

    default:
      ret = IIS2MDC_ERROR;
 800156c:	f04f 33ff 	mov.w	r3, #4294967295
 8001570:	60fb      	str	r3, [r7, #12]
      break;
 8001572:	bf00      	nop
  }

  return ret;
 8001574:	68fb      	ldr	r3, [r7, #12]
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	41200000 	.word	0x41200000
 8001584:	41a00000 	.word	0x41a00000
 8001588:	42480000 	.word	0x42480000
 800158c:	42c80000 	.word	0x42c80000

08001590 <IIS2MDC_MAG_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_SetOutputDataRate(IIS2MDC_Object_t *pObj, float Odr)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	ed87 0a00 	vstr	s0, [r7]
  iis2mdc_odr_t new_odr;

  new_odr = (Odr <= 10.000f) ? IIS2MDC_ODR_10Hz
            : (Odr <= 20.000f) ? IIS2MDC_ODR_20Hz
 800159c:	edd7 7a00 	vldr	s15, [r7]
 80015a0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80015a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ac:	d801      	bhi.n	80015b2 <IIS2MDC_MAG_SetOutputDataRate+0x22>
 80015ae:	2300      	movs	r3, #0
 80015b0:	e016      	b.n	80015e0 <IIS2MDC_MAG_SetOutputDataRate+0x50>
 80015b2:	edd7 7a00 	vldr	s15, [r7]
 80015b6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80015ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c2:	d801      	bhi.n	80015c8 <IIS2MDC_MAG_SetOutputDataRate+0x38>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e00b      	b.n	80015e0 <IIS2MDC_MAG_SetOutputDataRate+0x50>
 80015c8:	edd7 7a00 	vldr	s15, [r7]
 80015cc:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001608 <IIS2MDC_MAG_SetOutputDataRate+0x78>
 80015d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d8:	d801      	bhi.n	80015de <IIS2MDC_MAG_SetOutputDataRate+0x4e>
 80015da:	2302      	movs	r3, #2
 80015dc:	e000      	b.n	80015e0 <IIS2MDC_MAG_SetOutputDataRate+0x50>
 80015de:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? IIS2MDC_ODR_10Hz
 80015e0:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? IIS2MDC_ODR_50Hz
            :                    IIS2MDC_ODR_100Hz;

  if (iis2mdc_data_rate_set(&(pObj->Ctx), new_odr) != IIS2MDC_OK)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	3320      	adds	r3, #32
 80015e6:	7bfa      	ldrb	r2, [r7, #15]
 80015e8:	4611      	mov	r1, r2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f000 f953 	bl	8001896 <iis2mdc_data_rate_set>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <IIS2MDC_MAG_SetOutputDataRate+0x6c>
  {
    return IIS2MDC_ERROR;
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	e000      	b.n	80015fe <IIS2MDC_MAG_SetOutputDataRate+0x6e>
  }

  return IIS2MDC_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	42480000 	.word	0x42480000

0800160c <IIS2MDC_MAG_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetFullScale(IIS2MDC_Object_t *pObj, int32_t *FullScale)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  *FullScale = 50;
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	2232      	movs	r2, #50	@ 0x32
 800161a:	601a      	str	r2, [r3, #0]

  return IIS2MDC_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <IIS2MDC_MAG_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_SetFullScale(IIS2MDC_Object_t *pObj, int32_t FullScale)
{
 800162a:	b480      	push	{r7}
 800162c:	b083      	sub	sp, #12
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(FullScale);
  return IIS2MDC_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <IIS2MDC_MAG_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetAxesRaw(IIS2MDC_Object_t *pObj, IIS2MDC_AxesRaw_t *Value)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b084      	sub	sp, #16
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	6039      	str	r1, [r7, #0]
  iis2mdc_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (iis2mdc_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2MDC_OK)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3320      	adds	r3, #32
 8001650:	f107 0208 	add.w	r2, r7, #8
 8001654:	4611      	mov	r1, r2
 8001656:	4618      	mov	r0, r3
 8001658:	f000 f9a2 	bl	80019a0 <iis2mdc_magnetic_raw_get>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d002      	beq.n	8001668 <IIS2MDC_MAG_GetAxesRaw+0x26>
  {
    return IIS2MDC_ERROR;
 8001662:	f04f 33ff 	mov.w	r3, #4294967295
 8001666:	e00c      	b.n	8001682 <IIS2MDC_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8001668:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8001670:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8001678:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	809a      	strh	r2, [r3, #4]

  return IIS2MDC_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <IIS2MDC_MAG_GetAxes>:
  * @param  pObj the device pObj
  * @param  MagneticField pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t IIS2MDC_MAG_GetAxes(IIS2MDC_Object_t *pObj, IIS2MDC_Axes_t *MagneticField)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	6039      	str	r1, [r7, #0]
  iis2mdc_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (iis2mdc_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != IIS2MDC_OK)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3320      	adds	r3, #32
 8001698:	f107 0210 	add.w	r2, r7, #16
 800169c:	4611      	mov	r1, r2
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f97e 	bl	80019a0 <iis2mdc_magnetic_raw_get>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d002      	beq.n	80016b0 <IIS2MDC_MAG_GetAxes+0x26>
  {
    return IIS2MDC_ERROR;
 80016aa:	f04f 33ff 	mov.w	r3, #4294967295
 80016ae:	e036      	b.n	800171e <IIS2MDC_MAG_GetAxes+0x94>
  }

  /* Get IIS2MDC actual sensitivity. */
  (void)IIS2MDC_MAG_GetSensitivity(pObj, &sensitivity);
 80016b0:	f107 030c 	add.w	r3, r7, #12
 80016b4:	4619      	mov	r1, r3
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff ff14 	bl	80014e4 <IIS2MDC_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80016bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016c0:	ee07 3a90 	vmov	s15, r3
 80016c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d4:	ee17 2a90 	vmov	r2, s15
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80016dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016e0:	ee07 3a90 	vmov	s15, r3
 80016e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016f4:	ee17 2a90 	vmov	r2, s15
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80016fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001700:	ee07 3a90 	vmov	s15, r3
 8001704:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001708:	edd7 7a03 	vldr	s15, [r7, #12]
 800170c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001710:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001714:	ee17 2a90 	vmov	r2, s15
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	609a      	str	r2, [r3, #8]

  return IIS2MDC_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <ReadMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001726:	b590      	push	{r4, r7, lr}
 8001728:	b087      	sub	sp, #28
 800172a:	af00      	add	r7, sp, #0
 800172c:	60f8      	str	r0, [r7, #12]
 800172e:	607a      	str	r2, [r7, #4]
 8001730:	461a      	mov	r2, r3
 8001732:	460b      	mov	r3, r1
 8001734:	72fb      	strb	r3, [r7, #11]
 8001736:	4613      	mov	r3, r2
 8001738:	813b      	strh	r3, [r7, #8]
  IIS2MDC_Object_t *pObj = (IIS2MDC_Object_t *)Handle;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == IIS2MDC_I2C_BUS) /* I2C */
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	689b      	ldr	r3, [r3, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10e      	bne.n	8001764 <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	695c      	ldr	r4, [r3, #20]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	7b1b      	ldrb	r3, [r3, #12]
 800174e:	4618      	mov	r0, r3
 8001750:	7afb      	ldrb	r3, [r7, #11]
 8001752:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001756:	b2db      	uxtb	r3, r3
 8001758:	4619      	mov	r1, r3
 800175a:	893b      	ldrh	r3, [r7, #8]
 800175c:	687a      	ldr	r2, [r7, #4]
 800175e:	47a0      	blx	r4
 8001760:	4603      	mov	r3, r0
 8001762:	e00d      	b.n	8001780 <ReadMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	695c      	ldr	r4, [r3, #20]
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	7b1b      	ldrb	r3, [r3, #12]
 800176c:	4618      	mov	r0, r3
 800176e:	7afb      	ldrb	r3, [r7, #11]
 8001770:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001774:	b2db      	uxtb	r3, r3
 8001776:	4619      	mov	r1, r3
 8001778:	893b      	ldrh	r3, [r7, #8]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	47a0      	blx	r4
 800177e:	4603      	mov	r3, r0
  }
}
 8001780:	4618      	mov	r0, r3
 8001782:	371c      	adds	r7, #28
 8001784:	46bd      	mov	sp, r7
 8001786:	bd90      	pop	{r4, r7, pc}

08001788 <WriteMagRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b087      	sub	sp, #28
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	607a      	str	r2, [r7, #4]
 8001792:	461a      	mov	r2, r3
 8001794:	460b      	mov	r3, r1
 8001796:	72fb      	strb	r3, [r7, #11]
 8001798:	4613      	mov	r3, r2
 800179a:	813b      	strh	r3, [r7, #8]
  IIS2MDC_Object_t *pObj = (IIS2MDC_Object_t *)Handle;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == IIS2MDC_I2C_BUS) /* I2C */
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d10e      	bne.n	80017c6 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	691c      	ldr	r4, [r3, #16]
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	7b1b      	ldrb	r3, [r3, #12]
 80017b0:	4618      	mov	r0, r3
 80017b2:	7afb      	ldrb	r3, [r7, #11]
 80017b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4619      	mov	r1, r3
 80017bc:	893b      	ldrh	r3, [r7, #8]
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	47a0      	blx	r4
 80017c2:	4603      	mov	r3, r0
 80017c4:	e00d      	b.n	80017e2 <WriteMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	691c      	ldr	r4, [r3, #16]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	7b1b      	ldrb	r3, [r3, #12]
 80017ce:	4618      	mov	r0, r3
 80017d0:	7afb      	ldrb	r3, [r7, #11]
 80017d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	4619      	mov	r1, r3
 80017da:	893b      	ldrh	r3, [r7, #8]
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	47a0      	blx	r4
 80017e0:	4603      	mov	r3, r0
  }
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	371c      	adds	r7, #28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd90      	pop	{r4, r7, pc}

080017ea <iis2mdc_read_reg>:
  *
  */
int32_t __weak iis2mdc_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80017ea:	b590      	push	{r4, r7, lr}
 80017ec:	b087      	sub	sp, #28
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	60f8      	str	r0, [r7, #12]
 80017f2:	607a      	str	r2, [r7, #4]
 80017f4:	461a      	mov	r2, r3
 80017f6:	460b      	mov	r3, r1
 80017f8:	72fb      	strb	r3, [r7, #11]
 80017fa:	4613      	mov	r3, r2
 80017fc:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	685c      	ldr	r4, [r3, #4]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	68d8      	ldr	r0, [r3, #12]
 8001806:	893b      	ldrh	r3, [r7, #8]
 8001808:	7af9      	ldrb	r1, [r7, #11]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	47a0      	blx	r4
 800180e:	6178      	str	r0, [r7, #20]

  return ret;
 8001810:	697b      	ldr	r3, [r7, #20]
}
 8001812:	4618      	mov	r0, r3
 8001814:	371c      	adds	r7, #28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd90      	pop	{r4, r7, pc}

0800181a <iis2mdc_write_reg>:
  *
  */
int32_t __weak iis2mdc_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 800181a:	b590      	push	{r4, r7, lr}
 800181c:	b087      	sub	sp, #28
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	607a      	str	r2, [r7, #4]
 8001824:	461a      	mov	r2, r3
 8001826:	460b      	mov	r3, r1
 8001828:	72fb      	strb	r3, [r7, #11]
 800182a:	4613      	mov	r3, r2
 800182c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681c      	ldr	r4, [r3, #0]
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	68d8      	ldr	r0, [r3, #12]
 8001836:	893b      	ldrh	r3, [r7, #8]
 8001838:	7af9      	ldrb	r1, [r7, #11]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	47a0      	blx	r4
 800183e:	6178      	str	r0, [r7, #20]

  return ret;
 8001840:	697b      	ldr	r3, [r7, #20]
}
 8001842:	4618      	mov	r0, r3
 8001844:	371c      	adds	r7, #28
 8001846:	46bd      	mov	sp, r7
 8001848:	bd90      	pop	{r4, r7, pc}

0800184a <iis2mdc_operating_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_operating_mode_set(stmdev_ctx_t *ctx,
                                   iis2mdc_md_t val)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b084      	sub	sp, #16
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
 8001852:	460b      	mov	r3, r1
 8001854:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 8001856:	f107 0208 	add.w	r2, r7, #8
 800185a:	2301      	movs	r3, #1
 800185c:	2160      	movs	r1, #96	@ 0x60
 800185e:	6878      	ldr	r0, [r7, #4]
 8001860:	f7ff ffc3 	bl	80017ea <iis2mdc_read_reg>
 8001864:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d10f      	bne.n	800188c <iis2mdc_operating_mode_set+0x42>
  {
    reg.md = (uint8_t)val;
 800186c:	78fb      	ldrb	r3, [r7, #3]
 800186e:	f003 0303 	and.w	r3, r3, #3
 8001872:	b2da      	uxtb	r2, r3
 8001874:	7a3b      	ldrb	r3, [r7, #8]
 8001876:	f362 0301 	bfi	r3, r2, #0, #2
 800187a:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 800187c:	f107 0208 	add.w	r2, r7, #8
 8001880:	2301      	movs	r3, #1
 8001882:	2160      	movs	r1, #96	@ 0x60
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f7ff ffc8 	bl	800181a <iis2mdc_write_reg>
 800188a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800188c:	68fb      	ldr	r3, [r7, #12]
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <iis2mdc_data_rate_set>:
  * @param  val      change the values of odr in reg CFG_REG_A
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_data_rate_set(stmdev_ctx_t *ctx, iis2mdc_odr_t val)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b084      	sub	sp, #16
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	460b      	mov	r3, r1
 80018a0:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80018a2:	f107 0208 	add.w	r2, r7, #8
 80018a6:	2301      	movs	r3, #1
 80018a8:	2160      	movs	r1, #96	@ 0x60
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff ff9d 	bl	80017ea <iis2mdc_read_reg>
 80018b0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10f      	bne.n	80018d8 <iis2mdc_data_rate_set+0x42>
  {
    reg.odr = (uint8_t)val;
 80018b8:	78fb      	ldrb	r3, [r7, #3]
 80018ba:	f003 0303 	and.w	r3, r3, #3
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	7a3b      	ldrb	r3, [r7, #8]
 80018c2:	f362 0383 	bfi	r3, r2, #2, #2
 80018c6:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80018c8:	f107 0208 	add.w	r2, r7, #8
 80018cc:	2301      	movs	r3, #1
 80018ce:	2160      	movs	r1, #96	@ 0x60
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff ffa2 	bl	800181a <iis2mdc_write_reg>
 80018d6:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80018d8:	68fb      	ldr	r3, [r7, #12]
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3710      	adds	r7, #16
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
	...

080018e4 <iis2mdc_data_rate_get>:
  * @param  val      Get the values of odr in reg CFG_REG_A
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_data_rate_get(stmdev_ctx_t *ctx, iis2mdc_odr_t *val)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b084      	sub	sp, #16
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
 80018ec:	6039      	str	r1, [r7, #0]
  iis2mdc_cfg_reg_a_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_A, (uint8_t *) &reg, 1);
 80018ee:	f107 0208 	add.w	r2, r7, #8
 80018f2:	2301      	movs	r3, #1
 80018f4:	2160      	movs	r1, #96	@ 0x60
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff ff77 	bl	80017ea <iis2mdc_read_reg>
 80018fc:	60f8      	str	r0, [r7, #12]

  switch (reg.odr)
 80018fe:	7a3b      	ldrb	r3, [r7, #8]
 8001900:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8001904:	b2db      	uxtb	r3, r3
 8001906:	2b03      	cmp	r3, #3
 8001908:	d81a      	bhi.n	8001940 <iis2mdc_data_rate_get+0x5c>
 800190a:	a201      	add	r2, pc, #4	@ (adr r2, 8001910 <iis2mdc_data_rate_get+0x2c>)
 800190c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001910:	08001921 	.word	0x08001921
 8001914:	08001929 	.word	0x08001929
 8001918:	08001931 	.word	0x08001931
 800191c:	08001939 	.word	0x08001939
  {
    case IIS2MDC_ODR_10Hz:
      *val = IIS2MDC_ODR_10Hz;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	2200      	movs	r2, #0
 8001924:	701a      	strb	r2, [r3, #0]
      break;
 8001926:	e00f      	b.n	8001948 <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_20Hz:
      *val = IIS2MDC_ODR_20Hz;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	2201      	movs	r2, #1
 800192c:	701a      	strb	r2, [r3, #0]
      break;
 800192e:	e00b      	b.n	8001948 <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_50Hz:
      *val = IIS2MDC_ODR_50Hz;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	2202      	movs	r2, #2
 8001934:	701a      	strb	r2, [r3, #0]
      break;
 8001936:	e007      	b.n	8001948 <iis2mdc_data_rate_get+0x64>

    case IIS2MDC_ODR_100Hz:
      *val = IIS2MDC_ODR_100Hz;
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	2203      	movs	r2, #3
 800193c:	701a      	strb	r2, [r3, #0]
      break;
 800193e:	e003      	b.n	8001948 <iis2mdc_data_rate_get+0x64>

    default:
      *val = IIS2MDC_ODR_10Hz;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2200      	movs	r2, #0
 8001944:	701a      	strb	r2, [r3, #0]
      break;
 8001946:	bf00      	nop
  }

  return ret;
 8001948:	68fb      	ldr	r3, [r7, #12]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop

08001954 <iis2mdc_block_data_update_set>:
  * @param  val      change the values of bdu in reg CFG_REG_C
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8001960:	f107 0208 	add.w	r2, r7, #8
 8001964:	2301      	movs	r3, #1
 8001966:	2162      	movs	r1, #98	@ 0x62
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f7ff ff3e 	bl	80017ea <iis2mdc_read_reg>
 800196e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10f      	bne.n	8001996 <iis2mdc_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8001976:	78fb      	ldrb	r3, [r7, #3]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	b2da      	uxtb	r2, r3
 800197e:	7a3b      	ldrb	r3, [r7, #8]
 8001980:	f362 1304 	bfi	r3, r2, #4, #1
 8001984:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8001986:	f107 0208 	add.w	r2, r7, #8
 800198a:	2301      	movs	r3, #1
 800198c:	2162      	movs	r1, #98	@ 0x62
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff ff43 	bl	800181a <iis2mdc_write_reg>
 8001994:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001996:	68fb      	ldr	r3, [r7, #12]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <iis2mdc_magnetic_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b086      	sub	sp, #24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret =  iis2mdc_read_reg(ctx, IIS2MDC_OUTX_L_REG, buff, 6);
 80019aa:	f107 020c 	add.w	r2, r7, #12
 80019ae:	2306      	movs	r3, #6
 80019b0:	2168      	movs	r1, #104	@ 0x68
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ff19 	bl	80017ea <iis2mdc_read_reg>
 80019b8:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80019ba:	7b7b      	ldrb	r3, [r7, #13]
 80019bc:	b21a      	sxth	r2, r3
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	021b      	lsls	r3, r3, #8
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	7b3a      	ldrb	r2, [r7, #12]
 80019d0:	4413      	add	r3, r2
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	b21a      	sxth	r2, r3
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80019da:	7bfa      	ldrb	r2, [r7, #15]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	3302      	adds	r3, #2
 80019e0:	b212      	sxth	r2, r2
 80019e2:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	3302      	adds	r3, #2
 80019e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	7bba      	ldrb	r2, [r7, #14]
 80019f4:	4413      	add	r3, r2
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	3302      	adds	r3, #2
 80019fc:	b212      	sxth	r2, r2
 80019fe:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001a00:	7c7a      	ldrb	r2, [r7, #17]
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	3304      	adds	r3, #4
 8001a06:	b212      	sxth	r2, r2
 8001a08:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	7c3a      	ldrb	r2, [r7, #16]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	b29a      	uxth	r2, r3
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	3304      	adds	r3, #4
 8001a22:	b212      	sxth	r2, r2
 8001a24:	801a      	strh	r2, [r3, #0]

  return ret;
 8001a26:	697b      	ldr	r3, [r7, #20]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <iis2mdc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b084      	sub	sp, #16
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
 8001a38:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  iis2mdc_read_reg(ctx, IIS2MDC_WHO_AM_I, buff, 1);
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	683a      	ldr	r2, [r7, #0]
 8001a3e:	214f      	movs	r1, #79	@ 0x4f
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff fed2 	bl	80017ea <iis2mdc_read_reg>
 8001a46:	60f8      	str	r0, [r7, #12]

  return ret;
 8001a48:	68fb      	ldr	r3, [r7, #12]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <iis2mdc_self_test_set>:
  * @param  val      change the values of self_test in reg CFG_REG_C
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b084      	sub	sp, #16
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8001a5e:	f107 0208 	add.w	r2, r7, #8
 8001a62:	2301      	movs	r3, #1
 8001a64:	2162      	movs	r1, #98	@ 0x62
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f7ff febf 	bl	80017ea <iis2mdc_read_reg>
 8001a6c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d10f      	bne.n	8001a94 <iis2mdc_self_test_set+0x42>
  {
    reg.self_test = val;
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	7a3b      	ldrb	r3, [r7, #8]
 8001a7e:	f362 0341 	bfi	r3, r2, #1, #1
 8001a82:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8001a84:	f107 0208 	add.w	r2, r7, #8
 8001a88:	2301      	movs	r3, #1
 8001a8a:	2162      	movs	r1, #98	@ 0x62
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff fec4 	bl	800181a <iis2mdc_write_reg>
 8001a92:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001a94:	68fb      	ldr	r3, [r7, #12]
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3710      	adds	r7, #16
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <iis2mdc_i2c_interface_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2mdc_i2c_interface_set(stmdev_ctx_t *ctx,
                                  iis2mdc_i2c_dis_t val)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b084      	sub	sp, #16
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	70fb      	strb	r3, [r7, #3]
  iis2mdc_cfg_reg_c_t reg;
  int32_t ret;

  ret = iis2mdc_read_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8001aaa:	f107 0208 	add.w	r2, r7, #8
 8001aae:	2301      	movs	r3, #1
 8001ab0:	2162      	movs	r1, #98	@ 0x62
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff fe99 	bl	80017ea <iis2mdc_read_reg>
 8001ab8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d10f      	bne.n	8001ae0 <iis2mdc_i2c_interface_set+0x42>
  {
    reg.i2c_dis = (uint8_t)val;
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	b2da      	uxtb	r2, r3
 8001ac8:	7a3b      	ldrb	r3, [r7, #8]
 8001aca:	f362 1345 	bfi	r3, r2, #5, #1
 8001ace:	723b      	strb	r3, [r7, #8]
    ret = iis2mdc_write_reg(ctx, IIS2MDC_CFG_REG_C, (uint8_t *) &reg, 1);
 8001ad0:	f107 0208 	add.w	r2, r7, #8
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	2162      	movs	r1, #98	@ 0x62
 8001ad8:	6878      	ldr	r0, [r7, #4]
 8001ada:	f7ff fe9e 	bl	800181a <iis2mdc_write_reg>
 8001ade:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3710      	adds	r7, #16
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <ISM330DHCX_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_RegisterBusIO(ISM330DHCX_Object_t *pObj, ISM330DHCX_IO_t *pIO)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d103      	bne.n	8001b08 <ISM330DHCX_RegisterBusIO+0x1c>
  {
    ret = ISM330DHCX_ERROR;
 8001b00:	f04f 33ff 	mov.w	r3, #4294967295
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	e051      	b.n	8001bac <ISM330DHCX_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	7b1a      	ldrb	r2, [r3, #12]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	691a      	ldr	r2, [r3, #16]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	695a      	ldr	r2, [r3, #20]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	699a      	ldr	r2, [r3, #24]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a1d      	ldr	r2, [pc, #116]	@ (8001bb8 <ISM330DHCX_RegisterBusIO+0xcc>)
 8001b44:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a1c      	ldr	r2, [pc, #112]	@ (8001bbc <ISM330DHCX_RegisterBusIO+0xd0>)
 8001b4a:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	69da      	ldr	r2, [r3, #28]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d103      	bne.n	8001b6a <ISM330DHCX_RegisterBusIO+0x7e>
    {
      ret = ISM330DHCX_ERROR;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	e020      	b.n	8001bac <ISM330DHCX_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != ISM330DHCX_OK)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4798      	blx	r3
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <ISM330DHCX_RegisterBusIO+0x92>
    {
      ret = ISM330DHCX_ERROR;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	e016      	b.n	8001bac <ISM330DHCX_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == ISM330DHCX_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d112      	bne.n	8001bac <ISM330DHCX_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d10d      	bne.n	8001bac <ISM330DHCX_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8001b90:	230c      	movs	r3, #12
 8001b92:	72fb      	strb	r3, [r7, #11]

          if (ISM330DHCX_Write_Reg(pObj, ISM330DHCX_CTRL3_C, data) != ISM330DHCX_OK)
 8001b94:	7afb      	ldrb	r3, [r7, #11]
 8001b96:	461a      	mov	r2, r3
 8001b98:	2112      	movs	r1, #18
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f000 fd73 	bl	8002686 <ISM330DHCX_Write_Reg>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <ISM330DHCX_RegisterBusIO+0xc0>
          {
            ret = ISM330DHCX_ERROR;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8001baa:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001bac:	68fb      	ldr	r3, [r7, #12]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	08002af5 	.word	0x08002af5
 8001bbc:	08002b2b 	.word	0x08002b2b

08001bc0 <ISM330DHCX_Init>:
  * @brief  Initialize the ISM330DHCX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Init(ISM330DHCX_Object_t *pObj)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Set DEVICE_CONF bit */
  if (ism330dhcx_device_conf_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	3320      	adds	r3, #32
 8001bcc:	2101      	movs	r1, #1
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f001 fd24 	bl	800361c <ism330dhcx_device_conf_set>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d002      	beq.n	8001be0 <ISM330DHCX_Init+0x20>
  {
    return ISM330DHCX_ERROR;
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	e078      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3320      	adds	r3, #32
 8001be4:	2101      	movs	r1, #1
 8001be6:	4618      	mov	r0, r3
 8001be8:	f001 fd9b 	bl	8003722 <ism330dhcx_auto_increment_set>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d002      	beq.n	8001bf8 <ISM330DHCX_Init+0x38>
  {
    return ISM330DHCX_ERROR;
 8001bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf6:	e06c      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* SW reset */
  if (ism330dhcx_reset_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3320      	adds	r3, #32
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f001 fd69 	bl	80036d6 <ism330dhcx_reset_set>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <ISM330DHCX_Init+0x50>
  {
    return ISM330DHCX_ERROR;
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	e060      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3320      	adds	r3, #32
 8001c14:	2101      	movs	r1, #1
 8001c16:	4618      	mov	r0, r3
 8001c18:	f001 fd83 	bl	8003722 <ism330dhcx_auto_increment_set>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <ISM330DHCX_Init+0x68>
  {
    return ISM330DHCX_ERROR;
 8001c22:	f04f 33ff 	mov.w	r3, #4294967295
 8001c26:	e054      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Enable BDU */
  if (ism330dhcx_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3320      	adds	r3, #32
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f001 fc3e 	bl	80034b0 <ism330dhcx_block_data_update_set>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d002      	beq.n	8001c40 <ISM330DHCX_Init+0x80>
  {
    return ISM330DHCX_ERROR;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3e:	e048      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* FIFO mode selection */
  if (ism330dhcx_fifo_mode_set(&(pObj->Ctx), ISM330DHCX_BYPASS_MODE) != ISM330DHCX_OK)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3320      	adds	r3, #32
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f001 fd91 	bl	800376e <ism330dhcx_fifo_mode_set>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d002      	beq.n	8001c58 <ISM330DHCX_Init+0x98>
  {
    return ISM330DHCX_ERROR;
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295
 8001c56:	e03c      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Select default output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_104Hz;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3320      	adds	r3, #32
 8001c64:	2100      	movs	r1, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	f001 f808 	bl	8002c7c <ism330dhcx_xl_data_rate_set>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d002      	beq.n	8001c78 <ISM330DHCX_Init+0xb8>
  {
    return ISM330DHCX_ERROR;
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295
 8001c76:	e02c      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Full scale selection. */
  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), ISM330DHCX_2g) != ISM330DHCX_OK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3320      	adds	r3, #32
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 ff9e 	bl	8002bc0 <ism330dhcx_xl_full_scale_set>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d002      	beq.n	8001c90 <ISM330DHCX_Init+0xd0>
  {
    return ISM330DHCX_ERROR;
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	e020      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = ISM330DHCX_GY_ODR_104Hz;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2204      	movs	r2, #4
 8001c94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	3320      	adds	r3, #32
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f001 fa38 	bl	8003114 <ism330dhcx_gy_data_rate_set>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d002      	beq.n	8001cb0 <ISM330DHCX_Init+0xf0>
  {
    return ISM330DHCX_ERROR;
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cae:	e010      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  /* Full scale selection. */
  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), ISM330DHCX_2000dps) != ISM330DHCX_OK)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3320      	adds	r3, #32
 8001cb4:	210c      	movs	r1, #12
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f001 f9b4 	bl	8003024 <ism330dhcx_gy_full_scale_set>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d002      	beq.n	8001cc8 <ISM330DHCX_Init+0x108>
  {
    return ISM330DHCX_ERROR;
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc6:	e004      	b.n	8001cd2 <ISM330DHCX_Init+0x112>
  }

  pObj->is_initialized = 1;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return ISM330DHCX_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <ISM330DHCX_DeInit>:
  * @brief  Deinitialize the ISM330DHCX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_DeInit(ISM330DHCX_Object_t *pObj)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (ISM330DHCX_ACC_Disable(pObj) != ISM330DHCX_OK)
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f000 f888 	bl	8001df8 <ISM330DHCX_ACC_Disable>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <ISM330DHCX_DeInit+0x1a>
  {
    return ISM330DHCX_ERROR;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e015      	b.n	8001d20 <ISM330DHCX_DeInit+0x46>
  }

  if (ISM330DHCX_GYRO_Disable(pObj) != ISM330DHCX_OK)
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 fa92 	bl	800221e <ISM330DHCX_GYRO_Disable>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d002      	beq.n	8001d06 <ISM330DHCX_DeInit+0x2c>
  {
    return ISM330DHCX_ERROR;
 8001d00:	f04f 33ff 	mov.w	r3, #4294967295
 8001d04:	e00c      	b.n	8001d20 <ISM330DHCX_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_OFF;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  pObj->gyro_odr = ISM330DHCX_GY_ODR_OFF;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  pObj->is_initialized = 0;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return ISM330DHCX_OK;
 8001d1e:	2300      	movs	r3, #0
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <ISM330DHCX_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ReadID(ISM330DHCX_Object_t *pObj, uint8_t *Id)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  if (ism330dhcx_device_id_get(&(pObj->Ctx), Id) != ISM330DHCX_OK)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	3320      	adds	r3, #32
 8001d36:	6839      	ldr	r1, [r7, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f001 fcbb 	bl	80036b4 <ism330dhcx_device_id_get>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d002      	beq.n	8001d4a <ISM330DHCX_ReadID+0x22>
  {
    return ISM330DHCX_ERROR;
 8001d44:	f04f 33ff 	mov.w	r3, #4294967295
 8001d48:	e000      	b.n	8001d4c <ISM330DHCX_ReadID+0x24>
  }

  return ISM330DHCX_OK;
 8001d4a:	2300      	movs	r3, #0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <ISM330DHCX_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to ISM330DHCX sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GetCapabilities(ISM330DHCX_Object_t *pObj, ISM330DHCX_Capabilities_t *Capabilities)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	2201      	movs	r2, #1
 8001d62:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	2201      	movs	r2, #1
 8001d68:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	2200      	movs	r2, #0
 8001d74:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 4000;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001d7c:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	2210      	movs	r2, #16
 8001d82:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	2200      	movs	r2, #0
 8001d88:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6667.0f;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	4a07      	ldr	r2, [pc, #28]	@ (8001dac <ISM330DHCX_GetCapabilities+0x58>)
 8001d8e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6667.0f;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	4a06      	ldr	r2, [pc, #24]	@ (8001dac <ISM330DHCX_GetCapabilities+0x58>)
 8001d94:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	f04f 0200 	mov.w	r2, #0
 8001d9c:	619a      	str	r2, [r3, #24]
  return ISM330DHCX_OK;
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	45d05800 	.word	0x45d05800

08001db0 <ISM330DHCX_ACC_Enable>:
  * @brief  Enable the ISM330DHCX accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_Enable(ISM330DHCX_Object_t *pObj)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d101      	bne.n	8001dc6 <ISM330DHCX_ACC_Enable+0x16>
  {
    return ISM330DHCX_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e014      	b.n	8001df0 <ISM330DHCX_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != ISM330DHCX_OK)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f103 0220 	add.w	r2, r3, #32
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	f000 ff51 	bl	8002c7c <ism330dhcx_xl_data_rate_set>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d002      	beq.n	8001de6 <ISM330DHCX_ACC_Enable+0x36>
  {
    return ISM330DHCX_ERROR;
 8001de0:	f04f 33ff 	mov.w	r3, #4294967295
 8001de4:	e004      	b.n	8001df0 <ISM330DHCX_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2201      	movs	r2, #1
 8001dea:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return ISM330DHCX_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <ISM330DHCX_ACC_Disable>:
  * @brief  Disable the ISM330DHCX accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_Disable(ISM330DHCX_Object_t *pObj)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <ISM330DHCX_ACC_Disable+0x16>
  {
    return ISM330DHCX_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e01f      	b.n	8001e4e <ISM330DHCX_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != ISM330DHCX_OK)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f103 0220 	add.w	r2, r3, #32
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	3333      	adds	r3, #51	@ 0x33
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4610      	mov	r0, r2
 8001e1c:	f001 f89a 	bl	8002f54 <ism330dhcx_xl_data_rate_get>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d002      	beq.n	8001e2c <ISM330DHCX_ACC_Disable+0x34>
  {
    return ISM330DHCX_ERROR;
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2a:	e010      	b.n	8001e4e <ISM330DHCX_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	3320      	adds	r3, #32
 8001e30:	2100      	movs	r1, #0
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 ff22 	bl	8002c7c <ism330dhcx_xl_data_rate_set>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d002      	beq.n	8001e44 <ISM330DHCX_ACC_Disable+0x4c>
  {
    return ISM330DHCX_ERROR;
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	e004      	b.n	8001e4e <ISM330DHCX_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return ISM330DHCX_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <ISM330DHCX_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3320      	adds	r3, #32
 8001e6a:	f107 020b 	add.w	r2, r7, #11
 8001e6e:	4611      	mov	r1, r2
 8001e70:	4618      	mov	r0, r3
 8001e72:	f000 fecb 	bl	8002c0c <ism330dhcx_xl_full_scale_get>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d002      	beq.n	8001e82 <ISM330DHCX_ACC_GetSensitivity+0x2a>
  {
    return ISM330DHCX_ERROR;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e80:	e023      	b.n	8001eca <ISM330DHCX_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8001e82:	7afb      	ldrb	r3, [r7, #11]
 8001e84:	2b03      	cmp	r3, #3
 8001e86:	d81b      	bhi.n	8001ec0 <ISM330DHCX_ACC_GetSensitivity+0x68>
 8001e88:	a201      	add	r2, pc, #4	@ (adr r2, 8001e90 <ISM330DHCX_ACC_GetSensitivity+0x38>)
 8001e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e8e:	bf00      	nop
 8001e90:	08001ea1 	.word	0x08001ea1
 8001e94:	08001eb9 	.word	0x08001eb9
 8001e98:	08001ea9 	.word	0x08001ea9
 8001e9c:	08001eb1 	.word	0x08001eb1
  {
    case ISM330DHCX_2g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_2G;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed4 <ISM330DHCX_ACC_GetSensitivity+0x7c>)
 8001ea4:	601a      	str	r2, [r3, #0]
      break;
 8001ea6:	e00f      	b.n	8001ec8 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_4g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_4G;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	4a0b      	ldr	r2, [pc, #44]	@ (8001ed8 <ISM330DHCX_ACC_GetSensitivity+0x80>)
 8001eac:	601a      	str	r2, [r3, #0]
      break;
 8001eae:	e00b      	b.n	8001ec8 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_8g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_8G;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <ISM330DHCX_ACC_GetSensitivity+0x84>)
 8001eb4:	601a      	str	r2, [r3, #0]
      break;
 8001eb6:	e007      	b.n	8001ec8 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_16g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_16G;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	4a09      	ldr	r2, [pc, #36]	@ (8001ee0 <ISM330DHCX_ACC_GetSensitivity+0x88>)
 8001ebc:	601a      	str	r2, [r3, #0]
      break;
 8001ebe:	e003      	b.n	8001ec8 <ISM330DHCX_ACC_GetSensitivity+0x70>

    default:
      ret = ISM330DHCX_ERROR;
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec4:	60fb      	str	r3, [r7, #12]
      break;
 8001ec6:	bf00      	nop
  }

  return ret;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	3d79db23 	.word	0x3d79db23
 8001ed8:	3df9db23 	.word	0x3df9db23
 8001edc:	3e79db23 	.word	0x3e79db23
 8001ee0:	3ef9db23 	.word	0x3ef9db23

08001ee4 <ISM330DHCX_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	3320      	adds	r3, #32
 8001ef6:	f107 020b 	add.w	r2, r7, #11
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f001 f829 	bl	8002f54 <ism330dhcx_xl_data_rate_get>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d002      	beq.n	8001f0e <ISM330DHCX_ACC_GetOutputDataRate+0x2a>
  {
    return ISM330DHCX_ERROR;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0c:	e04e      	b.n	8001fac <ISM330DHCX_ACC_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8001f0e:	7afb      	ldrb	r3, [r7, #11]
 8001f10:	2b0a      	cmp	r3, #10
 8001f12:	d846      	bhi.n	8001fa2 <ISM330DHCX_ACC_GetOutputDataRate+0xbe>
 8001f14:	a201      	add	r2, pc, #4	@ (adr r2, 8001f1c <ISM330DHCX_ACC_GetOutputDataRate+0x38>)
 8001f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1a:	bf00      	nop
 8001f1c:	08001f49 	.word	0x08001f49
 8001f20:	08001f53 	.word	0x08001f53
 8001f24:	08001f5b 	.word	0x08001f5b
 8001f28:	08001f63 	.word	0x08001f63
 8001f2c:	08001f6b 	.word	0x08001f6b
 8001f30:	08001f73 	.word	0x08001f73
 8001f34:	08001f7b 	.word	0x08001f7b
 8001f38:	08001f83 	.word	0x08001f83
 8001f3c:	08001f8b 	.word	0x08001f8b
 8001f40:	08001f93 	.word	0x08001f93
 8001f44:	08001f9b 	.word	0x08001f9b
  {
    case ISM330DHCX_XL_ODR_OFF:
      *Odr = 0.0f;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	f04f 0200 	mov.w	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
      break;
 8001f50:	e02b      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	4a17      	ldr	r2, [pc, #92]	@ (8001fb4 <ISM330DHCX_ACC_GetOutputDataRate+0xd0>)
 8001f56:	601a      	str	r2, [r3, #0]
      break;
 8001f58:	e027      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_26Hz:
      *Odr = 26.0f;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	4a16      	ldr	r2, [pc, #88]	@ (8001fb8 <ISM330DHCX_ACC_GetOutputDataRate+0xd4>)
 8001f5e:	601a      	str	r2, [r3, #0]
      break;
 8001f60:	e023      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_52Hz:
      *Odr = 52.0f;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	4a15      	ldr	r2, [pc, #84]	@ (8001fbc <ISM330DHCX_ACC_GetOutputDataRate+0xd8>)
 8001f66:	601a      	str	r2, [r3, #0]
      break;
 8001f68:	e01f      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_104Hz:
      *Odr = 104.0f;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <ISM330DHCX_ACC_GetOutputDataRate+0xdc>)
 8001f6e:	601a      	str	r2, [r3, #0]
      break;
 8001f70:	e01b      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_208Hz:
      *Odr = 208.0f;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	4a13      	ldr	r2, [pc, #76]	@ (8001fc4 <ISM330DHCX_ACC_GetOutputDataRate+0xe0>)
 8001f76:	601a      	str	r2, [r3, #0]
      break;
 8001f78:	e017      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_416Hz:
      *Odr = 416.0f;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	4a12      	ldr	r2, [pc, #72]	@ (8001fc8 <ISM330DHCX_ACC_GetOutputDataRate+0xe4>)
 8001f7e:	601a      	str	r2, [r3, #0]
      break;
 8001f80:	e013      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_833Hz:
      *Odr = 833.0f;
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	4a11      	ldr	r2, [pc, #68]	@ (8001fcc <ISM330DHCX_ACC_GetOutputDataRate+0xe8>)
 8001f86:	601a      	str	r2, [r3, #0]
      break;
 8001f88:	e00f      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_1666Hz:
      *Odr = 1666.0f;
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	4a10      	ldr	r2, [pc, #64]	@ (8001fd0 <ISM330DHCX_ACC_GetOutputDataRate+0xec>)
 8001f8e:	601a      	str	r2, [r3, #0]
      break;
 8001f90:	e00b      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_3332Hz:
      *Odr = 3332.0f;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	4a0f      	ldr	r2, [pc, #60]	@ (8001fd4 <ISM330DHCX_ACC_GetOutputDataRate+0xf0>)
 8001f96:	601a      	str	r2, [r3, #0]
      break;
 8001f98:	e007      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    case ISM330DHCX_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8001fd8 <ISM330DHCX_ACC_GetOutputDataRate+0xf4>)
 8001f9e:	601a      	str	r2, [r3, #0]
      break;
 8001fa0:	e003      	b.n	8001faa <ISM330DHCX_ACC_GetOutputDataRate+0xc6>

    default:
      ret = ISM330DHCX_ERROR;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	60fb      	str	r3, [r7, #12]
      break;
 8001fa8:	bf00      	nop
  }

  return ret;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	41480000 	.word	0x41480000
 8001fb8:	41d00000 	.word	0x41d00000
 8001fbc:	42500000 	.word	0x42500000
 8001fc0:	42d00000 	.word	0x42d00000
 8001fc4:	43500000 	.word	0x43500000
 8001fc8:	43d00000 	.word	0x43d00000
 8001fcc:	44504000 	.word	0x44504000
 8001fd0:	44d04000 	.word	0x44d04000
 8001fd4:	45504000 	.word	0x45504000
 8001fd8:	45d05800 	.word	0x45d05800

08001fdc <ISM330DHCX_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d106      	bne.n	8002000 <ISM330DHCX_ACC_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8001ff2:	ed97 0a00 	vldr	s0, [r7]
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 fb60 	bl	80026bc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	e005      	b.n	800200c <ISM330DHCX_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002000:	ed97 0a00 	vldr	s0, [r7]
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f000 fbe5 	bl	80027d4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>
 800200a:	4603      	mov	r3, r0
  }
}
 800200c:	4618      	mov	r0, r3
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <ISM330DHCX_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t *FullScale)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3320      	adds	r3, #32
 8002026:	f107 020b 	add.w	r2, r7, #11
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fded 	bl	8002c0c <ism330dhcx_xl_full_scale_get>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d002      	beq.n	800203e <ISM330DHCX_ACC_GetFullScale+0x2a>
  {
    return ISM330DHCX_ERROR;
 8002038:	f04f 33ff 	mov.w	r3, #4294967295
 800203c:	e023      	b.n	8002086 <ISM330DHCX_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 800203e:	7afb      	ldrb	r3, [r7, #11]
 8002040:	2b03      	cmp	r3, #3
 8002042:	d81b      	bhi.n	800207c <ISM330DHCX_ACC_GetFullScale+0x68>
 8002044:	a201      	add	r2, pc, #4	@ (adr r2, 800204c <ISM330DHCX_ACC_GetFullScale+0x38>)
 8002046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800204a:	bf00      	nop
 800204c:	0800205d 	.word	0x0800205d
 8002050:	08002075 	.word	0x08002075
 8002054:	08002065 	.word	0x08002065
 8002058:	0800206d 	.word	0x0800206d
  {
    case ISM330DHCX_2g:
      *FullScale =  2;
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	2202      	movs	r2, #2
 8002060:	601a      	str	r2, [r3, #0]
      break;
 8002062:	e00f      	b.n	8002084 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_4g:
      *FullScale =  4;
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	2204      	movs	r2, #4
 8002068:	601a      	str	r2, [r3, #0]
      break;
 800206a:	e00b      	b.n	8002084 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_8g:
      *FullScale =  8;
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	2208      	movs	r2, #8
 8002070:	601a      	str	r2, [r3, #0]
      break;
 8002072:	e007      	b.n	8002084 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_16g:
      *FullScale = 16;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	2210      	movs	r2, #16
 8002078:	601a      	str	r2, [r3, #0]
      break;
 800207a:	e003      	b.n	8002084 <ISM330DHCX_ACC_GetFullScale+0x70>

    default:
      ret = ISM330DHCX_ERROR;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
 8002080:	60fb      	str	r3, [r7, #12]
      break;
 8002082:	bf00      	nop
  }

  return ret;
 8002084:	68fb      	ldr	r3, [r7, #12]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop

08002090 <ISM330DHCX_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
           : (FullScale <= 4) ? ISM330DHCX_4g
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	2b02      	cmp	r3, #2
 800209e:	dd0b      	ble.n	80020b8 <ISM330DHCX_ACC_SetFullScale+0x28>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	dd06      	ble.n	80020b4 <ISM330DHCX_ACC_SetFullScale+0x24>
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	dc01      	bgt.n	80020b0 <ISM330DHCX_ACC_SetFullScale+0x20>
 80020ac:	2303      	movs	r3, #3
 80020ae:	e004      	b.n	80020ba <ISM330DHCX_ACC_SetFullScale+0x2a>
 80020b0:	2301      	movs	r3, #1
 80020b2:	e002      	b.n	80020ba <ISM330DHCX_ACC_SetFullScale+0x2a>
 80020b4:	2302      	movs	r3, #2
 80020b6:	e000      	b.n	80020ba <ISM330DHCX_ACC_SetFullScale+0x2a>
 80020b8:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
 80020ba:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? ISM330DHCX_8g
           :                    ISM330DHCX_16g;

  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3320      	adds	r3, #32
 80020c0:	7bfa      	ldrb	r2, [r7, #15]
 80020c2:	4611      	mov	r1, r2
 80020c4:	4618      	mov	r0, r3
 80020c6:	f000 fd7b 	bl	8002bc0 <ism330dhcx_xl_full_scale_set>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <ISM330DHCX_ACC_SetFullScale+0x46>
  {
    return ISM330DHCX_ERROR;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
 80020d4:	e000      	b.n	80020d8 <ISM330DHCX_ACC_SetFullScale+0x48>
  }

  return ISM330DHCX_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <ISM330DHCX_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	3320      	adds	r3, #32
 80020ee:	f107 0208 	add.w	r2, r7, #8
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f001 fa49 	bl	800358c <ism330dhcx_acceleration_raw_get>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d002      	beq.n	8002106 <ISM330DHCX_ACC_GetAxesRaw+0x26>
  {
    return ISM330DHCX_ERROR;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
 8002104:	e00c      	b.n	8002120 <ISM330DHCX_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8002106:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800210e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8002116:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <ISM330DHCX_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *Acceleration)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3320      	adds	r3, #32
 800213c:	f107 0210 	add.w	r2, r7, #16
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f001 fa22 	bl	800358c <ism330dhcx_acceleration_raw_get>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d002      	beq.n	8002154 <ISM330DHCX_ACC_GetAxes+0x2c>
  {
    return ISM330DHCX_ERROR;
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
 8002152:	e03c      	b.n	80021ce <ISM330DHCX_ACC_GetAxes+0xa6>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_ACC_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 8002154:	f107 030c 	add.w	r3, r7, #12
 8002158:	4619      	mov	r1, r3
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f7ff fe7c 	bl	8001e58 <ISM330DHCX_ACC_GetSensitivity>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <ISM330DHCX_ACC_GetAxes+0x44>
  {
    return ISM330DHCX_ERROR;
 8002166:	f04f 33ff 	mov.w	r3, #4294967295
 800216a:	e030      	b.n	80021ce <ISM330DHCX_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800216c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002170:	ee07 3a90 	vmov	s15, r3
 8002174:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002178:	edd7 7a03 	vldr	s15, [r7, #12]
 800217c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002180:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002184:	ee17 2a90 	vmov	r2, s15
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800218c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002190:	ee07 3a90 	vmov	s15, r3
 8002194:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002198:	edd7 7a03 	vldr	s15, [r7, #12]
 800219c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021a4:	ee17 2a90 	vmov	r2, s15
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80021ac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80021b0:	ee07 3a90 	vmov	s15, r3
 80021b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80021bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021c4:	ee17 2a90 	vmov	r2, s15
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3718      	adds	r7, #24
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <ISM330DHCX_GYRO_Enable>:
  * @brief  Enable the ISM330DHCX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_Enable(ISM330DHCX_Object_t *pObj)
{
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b082      	sub	sp, #8
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d101      	bne.n	80021ec <ISM330DHCX_GYRO_Enable+0x16>
  {
    return ISM330DHCX_OK;
 80021e8:	2300      	movs	r3, #0
 80021ea:	e014      	b.n	8002216 <ISM330DHCX_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != ISM330DHCX_OK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f103 0220 	add.w	r2, r3, #32
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021f8:	4619      	mov	r1, r3
 80021fa:	4610      	mov	r0, r2
 80021fc:	f000 ff8a 	bl	8003114 <ism330dhcx_gy_data_rate_set>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d002      	beq.n	800220c <ISM330DHCX_GYRO_Enable+0x36>
  {
    return ISM330DHCX_ERROR;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	e004      	b.n	8002216 <ISM330DHCX_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2201      	movs	r2, #1
 8002210:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return ISM330DHCX_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <ISM330DHCX_GYRO_Disable>:
  * @brief  Disable the ISM330DHCX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_Disable(ISM330DHCX_Object_t *pObj)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800222c:	2b00      	cmp	r3, #0
 800222e:	d101      	bne.n	8002234 <ISM330DHCX_GYRO_Disable+0x16>
  {
    return ISM330DHCX_OK;
 8002230:	2300      	movs	r3, #0
 8002232:	e01f      	b.n	8002274 <ISM330DHCX_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != ISM330DHCX_OK)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f103 0220 	add.w	r2, r3, #32
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3334      	adds	r3, #52	@ 0x34
 800223e:	4619      	mov	r1, r3
 8002240:	4610      	mov	r0, r2
 8002242:	f001 f8d3 	bl	80033ec <ism330dhcx_gy_data_rate_get>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d002      	beq.n	8002252 <ISM330DHCX_GYRO_Disable+0x34>
  {
    return ISM330DHCX_ERROR;
 800224c:	f04f 33ff 	mov.w	r3, #4294967295
 8002250:	e010      	b.n	8002274 <ISM330DHCX_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	3320      	adds	r3, #32
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f000 ff5b 	bl	8003114 <ism330dhcx_gy_data_rate_set>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d002      	beq.n	800226a <ISM330DHCX_GYRO_Disable+0x4c>
  {
    return ISM330DHCX_ERROR;
 8002264:	f04f 33ff 	mov.w	r3, #4294967295
 8002268:	e004      	b.n	8002274 <ISM330DHCX_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return ISM330DHCX_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <ISM330DHCX_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3320      	adds	r3, #32
 800228e:	f107 020b 	add.w	r2, r7, #11
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f000 feeb 	bl	8003070 <ism330dhcx_gy_full_scale_get>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <ISM330DHCX_GYRO_GetSensitivity+0x2a>
  {
    return ISM330DHCX_ERROR;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
 80022a4:	e03d      	b.n	8002322 <ISM330DHCX_GYRO_GetSensitivity+0xa6>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 80022a6:	7afb      	ldrb	r3, [r7, #11]
 80022a8:	2b0c      	cmp	r3, #12
 80022aa:	d835      	bhi.n	8002318 <ISM330DHCX_GYRO_GetSensitivity+0x9c>
 80022ac:	a201      	add	r2, pc, #4	@ (adr r2, 80022b4 <ISM330DHCX_GYRO_GetSensitivity+0x38>)
 80022ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022b2:	bf00      	nop
 80022b4:	080022f1 	.word	0x080022f1
 80022b8:	08002311 	.word	0x08002311
 80022bc:	080022e9 	.word	0x080022e9
 80022c0:	08002319 	.word	0x08002319
 80022c4:	080022f9 	.word	0x080022f9
 80022c8:	08002319 	.word	0x08002319
 80022cc:	08002319 	.word	0x08002319
 80022d0:	08002319 	.word	0x08002319
 80022d4:	08002301 	.word	0x08002301
 80022d8:	08002319 	.word	0x08002319
 80022dc:	08002319 	.word	0x08002319
 80022e0:	08002319 	.word	0x08002319
 80022e4:	08002309 	.word	0x08002309
  {
    case ISM330DHCX_125dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_125DPS;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	4a10      	ldr	r2, [pc, #64]	@ (800232c <ISM330DHCX_GYRO_GetSensitivity+0xb0>)
 80022ec:	601a      	str	r2, [r3, #0]
      break;
 80022ee:	e017      	b.n	8002320 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_250dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_250DPS;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002330 <ISM330DHCX_GYRO_GetSensitivity+0xb4>)
 80022f4:	601a      	str	r2, [r3, #0]
      break;
 80022f6:	e013      	b.n	8002320 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_500dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_500DPS;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002334 <ISM330DHCX_GYRO_GetSensitivity+0xb8>)
 80022fc:	601a      	str	r2, [r3, #0]
      break;
 80022fe:	e00f      	b.n	8002320 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_1000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_1000DPS;
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	4a0d      	ldr	r2, [pc, #52]	@ (8002338 <ISM330DHCX_GYRO_GetSensitivity+0xbc>)
 8002304:	601a      	str	r2, [r3, #0]
      break;
 8002306:	e00b      	b.n	8002320 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_2000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_2000DPS;
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	4a0c      	ldr	r2, [pc, #48]	@ (800233c <ISM330DHCX_GYRO_GetSensitivity+0xc0>)
 800230c:	601a      	str	r2, [r3, #0]
      break;
 800230e:	e007      	b.n	8002320 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_4000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_4000DPS;
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4a0b      	ldr	r2, [pc, #44]	@ (8002340 <ISM330DHCX_GYRO_GetSensitivity+0xc4>)
 8002314:	601a      	str	r2, [r3, #0]
      break;
 8002316:	e003      	b.n	8002320 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    default:
      ret = ISM330DHCX_ERROR;
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
 800231c:	60fb      	str	r3, [r7, #12]
      break;
 800231e:	bf00      	nop
  }

  return ret;
 8002320:	68fb      	ldr	r3, [r7, #12]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	408c0000 	.word	0x408c0000
 8002330:	410c0000 	.word	0x410c0000
 8002334:	418c0000 	.word	0x418c0000
 8002338:	420c0000 	.word	0x420c0000
 800233c:	428c0000 	.word	0x428c0000
 8002340:	430c0000 	.word	0x430c0000

08002344 <ISM330DHCX_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	3320      	adds	r3, #32
 8002356:	f107 020b 	add.w	r2, r7, #11
 800235a:	4611      	mov	r1, r2
 800235c:	4618      	mov	r0, r3
 800235e:	f001 f845 	bl	80033ec <ism330dhcx_gy_data_rate_get>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <ISM330DHCX_GYRO_GetOutputDataRate+0x2a>
  {
    return ISM330DHCX_ERROR;
 8002368:	f04f 33ff 	mov.w	r3, #4294967295
 800236c:	e04e      	b.n	800240c <ISM330DHCX_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 800236e:	7afb      	ldrb	r3, [r7, #11]
 8002370:	2b0a      	cmp	r3, #10
 8002372:	d846      	bhi.n	8002402 <ISM330DHCX_GYRO_GetOutputDataRate+0xbe>
 8002374:	a201      	add	r2, pc, #4	@ (adr r2, 800237c <ISM330DHCX_GYRO_GetOutputDataRate+0x38>)
 8002376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237a:	bf00      	nop
 800237c:	080023a9 	.word	0x080023a9
 8002380:	080023b3 	.word	0x080023b3
 8002384:	080023bb 	.word	0x080023bb
 8002388:	080023c3 	.word	0x080023c3
 800238c:	080023cb 	.word	0x080023cb
 8002390:	080023d3 	.word	0x080023d3
 8002394:	080023db 	.word	0x080023db
 8002398:	080023e3 	.word	0x080023e3
 800239c:	080023eb 	.word	0x080023eb
 80023a0:	080023f3 	.word	0x080023f3
 80023a4:	080023fb 	.word	0x080023fb
  {
    case ISM330DHCX_GY_ODR_OFF:
      *Odr = 0.0f;
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
      break;
 80023b0:	e02b      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_12Hz5:
      *Odr = 12.5f;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4a17      	ldr	r2, [pc, #92]	@ (8002414 <ISM330DHCX_GYRO_GetOutputDataRate+0xd0>)
 80023b6:	601a      	str	r2, [r3, #0]
      break;
 80023b8:	e027      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_26Hz:
      *Odr = 26.0f;
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	4a16      	ldr	r2, [pc, #88]	@ (8002418 <ISM330DHCX_GYRO_GetOutputDataRate+0xd4>)
 80023be:	601a      	str	r2, [r3, #0]
      break;
 80023c0:	e023      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_52Hz:
      *Odr = 52.0f;
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	4a15      	ldr	r2, [pc, #84]	@ (800241c <ISM330DHCX_GYRO_GetOutputDataRate+0xd8>)
 80023c6:	601a      	str	r2, [r3, #0]
      break;
 80023c8:	e01f      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_104Hz:
      *Odr = 104.0f;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	4a14      	ldr	r2, [pc, #80]	@ (8002420 <ISM330DHCX_GYRO_GetOutputDataRate+0xdc>)
 80023ce:	601a      	str	r2, [r3, #0]
      break;
 80023d0:	e01b      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_208Hz:
      *Odr = 208.0f;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	4a13      	ldr	r2, [pc, #76]	@ (8002424 <ISM330DHCX_GYRO_GetOutputDataRate+0xe0>)
 80023d6:	601a      	str	r2, [r3, #0]
      break;
 80023d8:	e017      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_416Hz:
      *Odr = 416.0f;
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	4a12      	ldr	r2, [pc, #72]	@ (8002428 <ISM330DHCX_GYRO_GetOutputDataRate+0xe4>)
 80023de:	601a      	str	r2, [r3, #0]
      break;
 80023e0:	e013      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_833Hz:
      *Odr = 833.0f;
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	4a11      	ldr	r2, [pc, #68]	@ (800242c <ISM330DHCX_GYRO_GetOutputDataRate+0xe8>)
 80023e6:	601a      	str	r2, [r3, #0]
      break;
 80023e8:	e00f      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_1666Hz:
      *Odr =  1666.0f;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	4a10      	ldr	r2, [pc, #64]	@ (8002430 <ISM330DHCX_GYRO_GetOutputDataRate+0xec>)
 80023ee:	601a      	str	r2, [r3, #0]
      break;
 80023f0:	e00b      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_3332Hz:
      *Odr =  3332.0f;
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002434 <ISM330DHCX_GYRO_GetOutputDataRate+0xf0>)
 80023f6:	601a      	str	r2, [r3, #0]
      break;
 80023f8:	e007      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_6667Hz:
      *Odr =  6667.0f;
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002438 <ISM330DHCX_GYRO_GetOutputDataRate+0xf4>)
 80023fe:	601a      	str	r2, [r3, #0]
      break;
 8002400:	e003      	b.n	800240a <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = ISM330DHCX_ERROR;
 8002402:	f04f 33ff 	mov.w	r3, #4294967295
 8002406:	60fb      	str	r3, [r7, #12]
      break;
 8002408:	bf00      	nop
  }

  return ret;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	41480000 	.word	0x41480000
 8002418:	41d00000 	.word	0x41d00000
 800241c:	42500000 	.word	0x42500000
 8002420:	42d00000 	.word	0x42d00000
 8002424:	43500000 	.word	0x43500000
 8002428:	43d00000 	.word	0x43d00000
 800242c:	44504000 	.word	0x44504000
 8002430:	44d04000 	.word	0x44d04000
 8002434:	45504000 	.word	0x45504000
 8002438:	45d05800 	.word	0x45d05800

0800243c <ISM330DHCX_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800244e:	2b01      	cmp	r3, #1
 8002450:	d106      	bne.n	8002460 <ISM330DHCX_GYRO_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8002452:	ed97 0a00 	vldr	s0, [r7]
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 fa3e 	bl	80028d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>
 800245c:	4603      	mov	r3, r0
 800245e:	e005      	b.n	800246c <ISM330DHCX_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002460:	ed97 0a00 	vldr	s0, [r7]
 8002464:	6878      	ldr	r0, [r7, #4]
 8002466:	f000 fac3 	bl	80029f0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>
 800246a:	4603      	mov	r3, r0
  }
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <ISM330DHCX_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t  *FullScale)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3320      	adds	r3, #32
 8002486:	f107 020b 	add.w	r2, r7, #11
 800248a:	4611      	mov	r1, r2
 800248c:	4618      	mov	r0, r3
 800248e:	f000 fdef 	bl	8003070 <ism330dhcx_gy_full_scale_get>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d002      	beq.n	800249e <ISM330DHCX_GYRO_GetFullScale+0x2a>
  {
    return ISM330DHCX_ERROR;
 8002498:	f04f 33ff 	mov.w	r3, #4294967295
 800249c:	e041      	b.n	8002522 <ISM330DHCX_GYRO_GetFullScale+0xae>
  }

  switch (fs_low_level)
 800249e:	7afb      	ldrb	r3, [r7, #11]
 80024a0:	2b0c      	cmp	r3, #12
 80024a2:	d839      	bhi.n	8002518 <ISM330DHCX_GYRO_GetFullScale+0xa4>
 80024a4:	a201      	add	r2, pc, #4	@ (adr r2, 80024ac <ISM330DHCX_GYRO_GetFullScale+0x38>)
 80024a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024aa:	bf00      	nop
 80024ac:	080024e9 	.word	0x080024e9
 80024b0:	0800250f 	.word	0x0800250f
 80024b4:	080024e1 	.word	0x080024e1
 80024b8:	08002519 	.word	0x08002519
 80024bc:	080024f1 	.word	0x080024f1
 80024c0:	08002519 	.word	0x08002519
 80024c4:	08002519 	.word	0x08002519
 80024c8:	08002519 	.word	0x08002519
 80024cc:	080024fb 	.word	0x080024fb
 80024d0:	08002519 	.word	0x08002519
 80024d4:	08002519 	.word	0x08002519
 80024d8:	08002519 	.word	0x08002519
 80024dc:	08002505 	.word	0x08002505
  {
    case ISM330DHCX_125dps:
      *FullScale =  125;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	227d      	movs	r2, #125	@ 0x7d
 80024e4:	601a      	str	r2, [r3, #0]
      break;
 80024e6:	e01b      	b.n	8002520 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_250dps:
      *FullScale =  250;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	22fa      	movs	r2, #250	@ 0xfa
 80024ec:	601a      	str	r2, [r3, #0]
      break;
 80024ee:	e017      	b.n	8002520 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_500dps:
      *FullScale =  500;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80024f6:	601a      	str	r2, [r3, #0]
      break;
 80024f8:	e012      	b.n	8002520 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_1000dps:
      *FullScale = 1000;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002500:	601a      	str	r2, [r3, #0]
      break;
 8002502:	e00d      	b.n	8002520 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_2000dps:
      *FullScale = 2000;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800250a:	601a      	str	r2, [r3, #0]
      break;
 800250c:	e008      	b.n	8002520 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_4000dps:
      *FullScale = 4000;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8002514:	601a      	str	r2, [r3, #0]
      break;
 8002516:	e003      	b.n	8002520 <ISM330DHCX_GYRO_GetFullScale+0xac>

    default:
      ret = ISM330DHCX_ERROR;
 8002518:	f04f 33ff 	mov.w	r3, #4294967295
 800251c:	60fb      	str	r3, [r7, #12]
      break;
 800251e:	bf00      	nop
  }

  return ret;
 8002520:	68fb      	ldr	r3, [r7, #12]
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop

0800252c <ISM330DHCX_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
           : (FullScale <= 250)  ? ISM330DHCX_250dps
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b7d      	cmp	r3, #125	@ 0x7d
 800253a:	dd18      	ble.n	800256e <ISM330DHCX_GYRO_SetFullScale+0x42>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2bfa      	cmp	r3, #250	@ 0xfa
 8002540:	dd13      	ble.n	800256a <ISM330DHCX_GYRO_SetFullScale+0x3e>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002548:	dd0d      	ble.n	8002566 <ISM330DHCX_GYRO_SetFullScale+0x3a>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002550:	dd07      	ble.n	8002562 <ISM330DHCX_GYRO_SetFullScale+0x36>
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002558:	dc01      	bgt.n	800255e <ISM330DHCX_GYRO_SetFullScale+0x32>
 800255a:	230c      	movs	r3, #12
 800255c:	e008      	b.n	8002570 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800255e:	2301      	movs	r3, #1
 8002560:	e006      	b.n	8002570 <ISM330DHCX_GYRO_SetFullScale+0x44>
 8002562:	2308      	movs	r3, #8
 8002564:	e004      	b.n	8002570 <ISM330DHCX_GYRO_SetFullScale+0x44>
 8002566:	2304      	movs	r3, #4
 8002568:	e002      	b.n	8002570 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800256a:	2300      	movs	r3, #0
 800256c:	e000      	b.n	8002570 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800256e:	2302      	movs	r3, #2
  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
 8002570:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? ISM330DHCX_500dps
           : (FullScale <= 1000) ? ISM330DHCX_1000dps
           : (FullScale <= 2000) ? ISM330DHCX_2000dps
           :                       ISM330DHCX_4000dps;

  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3320      	adds	r3, #32
 8002576:	7bfa      	ldrb	r2, [r7, #15]
 8002578:	4611      	mov	r1, r2
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fd52 	bl	8003024 <ism330dhcx_gy_full_scale_set>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <ISM330DHCX_GYRO_SetFullScale+0x60>
  {
    return ISM330DHCX_ERROR;
 8002586:	f04f 33ff 	mov.w	r3, #4294967295
 800258a:	e000      	b.n	800258e <ISM330DHCX_GYRO_SetFullScale+0x62>
  }

  return ISM330DHCX_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <ISM330DHCX_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3320      	adds	r3, #32
 80025a4:	f107 0208 	add.w	r2, r7, #8
 80025a8:	4611      	mov	r1, r2
 80025aa:	4618      	mov	r0, r3
 80025ac:	f000 ffa6 	bl	80034fc <ism330dhcx_angular_rate_raw_get>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d002      	beq.n	80025bc <ISM330DHCX_GYRO_GetAxesRaw+0x26>
  {
    return ISM330DHCX_ERROR;
 80025b6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ba:	e00c      	b.n	80025d6 <ISM330DHCX_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 80025bc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 80025c4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80025cc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3710      	adds	r7, #16
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}

080025de <ISM330DHCX_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *AngularRate)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b086      	sub	sp, #24
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3320      	adds	r3, #32
 80025ec:	f107 0210 	add.w	r2, r7, #16
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f000 ff82 	bl	80034fc <ism330dhcx_angular_rate_raw_get>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d002      	beq.n	8002604 <ISM330DHCX_GYRO_GetAxes+0x26>
  {
    return ISM330DHCX_ERROR;
 80025fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002602:	e03c      	b.n	800267e <ISM330DHCX_GYRO_GetAxes+0xa0>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_GYRO_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 8002604:	f107 030c 	add.w	r3, r7, #12
 8002608:	4619      	mov	r1, r3
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff fe36 	bl	800227c <ISM330DHCX_GYRO_GetSensitivity>
 8002610:	4603      	mov	r3, r0
 8002612:	2b00      	cmp	r3, #0
 8002614:	d002      	beq.n	800261c <ISM330DHCX_GYRO_GetAxes+0x3e>
  {
    return ISM330DHCX_ERROR;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295
 800261a:	e030      	b.n	800267e <ISM330DHCX_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800261c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002620:	ee07 3a90 	vmov	s15, r3
 8002624:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002628:	edd7 7a03 	vldr	s15, [r7, #12]
 800262c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002630:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002634:	ee17 2a90 	vmov	r2, s15
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800263c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002640:	ee07 3a90 	vmov	s15, r3
 8002644:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002648:	edd7 7a03 	vldr	s15, [r7, #12]
 800264c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002650:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002654:	ee17 2a90 	vmov	r2, s15
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800265c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002660:	ee07 3a90 	vmov	s15, r3
 8002664:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002668:	edd7 7a03 	vldr	s15, [r7, #12]
 800266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002670:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002674:	ee17 2a90 	vmov	r2, s15
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <ISM330DHCX_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Write_Reg(ISM330DHCX_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	70fb      	strb	r3, [r7, #3]
 8002692:	4613      	mov	r3, r2
 8002694:	70bb      	strb	r3, [r7, #2]
  if (ism330dhcx_write_reg(&(pObj->Ctx), Reg, &Data, 1) != ISM330DHCX_OK)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f103 0020 	add.w	r0, r3, #32
 800269c:	1cba      	adds	r2, r7, #2
 800269e:	78f9      	ldrb	r1, [r7, #3]
 80026a0:	2301      	movs	r3, #1
 80026a2:	f000 fa75 	bl	8002b90 <ism330dhcx_write_reg>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d002      	beq.n	80026b2 <ISM330DHCX_Write_Reg+0x2c>
  {
    return ISM330DHCX_ERROR;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e000      	b.n	80026b4 <ISM330DHCX_Write_Reg+0x2e>
  }

  return ISM330DHCX_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	ed87 0a00 	vstr	s0, [r7]
  ism330dhcx_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 80026c8:	edd7 7a00 	vldr	s15, [r7]
 80026cc:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80026d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d8:	d801      	bhi.n	80026de <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x22>
 80026da:	2301      	movs	r3, #1
 80026dc:	e058      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80026de:	edd7 7a00 	vldr	s15, [r7]
 80026e2:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 80026e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ee:	d801      	bhi.n	80026f4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x38>
 80026f0:	2302      	movs	r3, #2
 80026f2:	e04d      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80026f4:	edd7 7a00 	vldr	s15, [r7]
 80026f8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80027b8 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xfc>
 80026fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002704:	d801      	bhi.n	800270a <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x4e>
 8002706:	2303      	movs	r3, #3
 8002708:	e042      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800270a:	edd7 7a00 	vldr	s15, [r7]
 800270e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80027bc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x100>
 8002712:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800271a:	d801      	bhi.n	8002720 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x64>
 800271c:	2304      	movs	r3, #4
 800271e:	e037      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002720:	edd7 7a00 	vldr	s15, [r7]
 8002724:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80027c0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x104>
 8002728:	eef4 7ac7 	vcmpe.f32	s15, s14
 800272c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002730:	d801      	bhi.n	8002736 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x7a>
 8002732:	2305      	movs	r3, #5
 8002734:	e02c      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002736:	edd7 7a00 	vldr	s15, [r7]
 800273a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80027c4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x108>
 800273e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002746:	d801      	bhi.n	800274c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x90>
 8002748:	2306      	movs	r3, #6
 800274a:	e021      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800274c:	edd7 7a00 	vldr	s15, [r7]
 8002750:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80027c8 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8002754:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275c:	d801      	bhi.n	8002762 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xa6>
 800275e:	2307      	movs	r3, #7
 8002760:	e016      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002762:	edd7 7a00 	vldr	s15, [r7]
 8002766:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80027cc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x110>
 800276a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800276e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002772:	d801      	bhi.n	8002778 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8002774:	2308      	movs	r3, #8
 8002776:	e00b      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8002778:	edd7 7a00 	vldr	s15, [r7]
 800277c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80027d0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x114>
 8002780:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002788:	d801      	bhi.n	800278e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd2>
 800278a:	2309      	movs	r3, #9
 800278c:	e000      	b.n	8002790 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800278e:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 8002790:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1666.0f) ? ISM330DHCX_XL_ODR_1666Hz
            : (Odr <= 3332.0f) ? ISM330DHCX_XL_ODR_3332Hz
            :                    ISM330DHCX_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3320      	adds	r3, #32
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	4611      	mov	r1, r2
 800279a:	4618      	mov	r0, r3
 800279c:	f000 fa6e 	bl	8002c7c <ism330dhcx_xl_data_rate_set>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return ISM330DHCX_ERROR;
 80027a6:	f04f 33ff 	mov.w	r3, #4294967295
 80027aa:	e000      	b.n	80027ae <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return ISM330DHCX_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	42500000 	.word	0x42500000
 80027bc:	42d00000 	.word	0x42d00000
 80027c0:	43500000 	.word	0x43500000
 80027c4:	43d00000 	.word	0x43d00000
 80027c8:	44504000 	.word	0x44504000
 80027cc:	44d04000 	.word	0x44d04000
 80027d0:	45504000 	.word	0x45504000

080027d4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 80027e0:	edd7 7a00 	vldr	s15, [r7]
 80027e4:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80027e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f0:	d801      	bhi.n	80027f6 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x22>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e058      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80027f6:	edd7 7a00 	vldr	s15, [r7]
 80027fa:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 80027fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002806:	d801      	bhi.n	800280c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x38>
 8002808:	2302      	movs	r3, #2
 800280a:	e04d      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800280c:	edd7 7a00 	vldr	s15, [r7]
 8002810:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80028bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8002814:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281c:	d801      	bhi.n	8002822 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800281e:	2303      	movs	r3, #3
 8002820:	e042      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002822:	edd7 7a00 	vldr	s15, [r7]
 8002826:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80028c0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xec>
 800282a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800282e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002832:	d801      	bhi.n	8002838 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x64>
 8002834:	2304      	movs	r3, #4
 8002836:	e037      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002838:	edd7 7a00 	vldr	s15, [r7]
 800283c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80028c4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8002840:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002848:	d801      	bhi.n	800284e <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800284a:	2305      	movs	r3, #5
 800284c:	e02c      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800284e:	edd7 7a00 	vldr	s15, [r7]
 8002852:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80028c8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8002856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800285a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285e:	d801      	bhi.n	8002864 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x90>
 8002860:	2306      	movs	r3, #6
 8002862:	e021      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002864:	edd7 7a00 	vldr	s15, [r7]
 8002868:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80028cc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf8>
 800286c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002870:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002874:	d801      	bhi.n	800287a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8002876:	2307      	movs	r3, #7
 8002878:	e016      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800287a:	edd7 7a00 	vldr	s15, [r7]
 800287e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80028d0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8002882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288a:	d801      	bhi.n	8002890 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xbc>
 800288c:	2308      	movs	r3, #8
 800288e:	e00b      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8002890:	edd7 7a00 	vldr	s15, [r7]
 8002894:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80028d4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x100>
 8002898:	eef4 7ac7 	vcmpe.f32	s15, s14
 800289c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a0:	d801      	bhi.n	80028a6 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80028a2:	2309      	movs	r3, #9
 80028a4:	e000      	b.n	80028a8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80028a6:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 80028a8:	687a      	ldr	r2, [r7, #4]
 80028aa:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? ISM330DHCX_XL_ODR_833Hz
                  : (Odr <= 1666.0f) ? ISM330DHCX_XL_ODR_1666Hz
                  : (Odr <= 3332.0f) ? ISM330DHCX_XL_ODR_3332Hz
                  :                    ISM330DHCX_XL_ODR_6667Hz;

  return ISM330DHCX_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	42500000 	.word	0x42500000
 80028c0:	42d00000 	.word	0x42d00000
 80028c4:	43500000 	.word	0x43500000
 80028c8:	43d00000 	.word	0x43d00000
 80028cc:	44504000 	.word	0x44504000
 80028d0:	44d04000 	.word	0x44d04000
 80028d4:	45504000 	.word	0x45504000

080028d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	ed87 0a00 	vstr	s0, [r7]
  ism330dhcx_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 80028e4:	edd7 7a00 	vldr	s15, [r7]
 80028e8:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80028ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f4:	d801      	bhi.n	80028fa <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x22>
 80028f6:	2301      	movs	r3, #1
 80028f8:	e058      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80028fa:	edd7 7a00 	vldr	s15, [r7]
 80028fe:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8002902:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290a:	d801      	bhi.n	8002910 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x38>
 800290c:	2302      	movs	r3, #2
 800290e:	e04d      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002910:	edd7 7a00 	vldr	s15, [r7]
 8002914:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80029d4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8002918:	eef4 7ac7 	vcmpe.f32	s15, s14
 800291c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002920:	d801      	bhi.n	8002926 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 8002922:	2303      	movs	r3, #3
 8002924:	e042      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002926:	edd7 7a00 	vldr	s15, [r7]
 800292a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80029d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x100>
 800292e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002936:	d801      	bhi.n	800293c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x64>
 8002938:	2304      	movs	r3, #4
 800293a:	e037      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800293c:	edd7 7a00 	vldr	s15, [r7]
 8002940:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80029dc <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x104>
 8002944:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294c:	d801      	bhi.n	8002952 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 800294e:	2305      	movs	r3, #5
 8002950:	e02c      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002952:	edd7 7a00 	vldr	s15, [r7]
 8002956:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80029e0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x108>
 800295a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800295e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002962:	d801      	bhi.n	8002968 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8002964:	2306      	movs	r3, #6
 8002966:	e021      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002968:	edd7 7a00 	vldr	s15, [r7]
 800296c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80029e4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8002970:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002978:	d801      	bhi.n	800297e <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800297a:	2307      	movs	r3, #7
 800297c:	e016      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800297e:	edd7 7a00 	vldr	s15, [r7]
 8002982:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80029e8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8002986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800298a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298e:	d801      	bhi.n	8002994 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8002990:	2308      	movs	r3, #8
 8002992:	e00b      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002994:	edd7 7a00 	vldr	s15, [r7]
 8002998:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80029ec <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x114>
 800299c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a4:	d801      	bhi.n	80029aa <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 80029a6:	2309      	movs	r3, #9
 80029a8:	e000      	b.n	80029ac <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80029aa:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 80029ac:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1666.0f) ? ISM330DHCX_GY_ODR_1666Hz
            : (Odr <= 3332.0f) ? ISM330DHCX_GY_ODR_3332Hz
            :                    ISM330DHCX_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3320      	adds	r3, #32
 80029b2:	7bfa      	ldrb	r2, [r7, #15]
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 fbac 	bl	8003114 <ism330dhcx_gy_data_rate_set>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return ISM330DHCX_ERROR;
 80029c2:	f04f 33ff 	mov.w	r3, #4294967295
 80029c6:	e000      	b.n	80029ca <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return ISM330DHCX_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	42500000 	.word	0x42500000
 80029d8:	42d00000 	.word	0x42d00000
 80029dc:	43500000 	.word	0x43500000
 80029e0:	43d00000 	.word	0x43d00000
 80029e4:	44504000 	.word	0x44504000
 80029e8:	44d04000 	.word	0x44d04000
 80029ec:	45504000 	.word	0x45504000

080029f0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 80029fc:	edd7 7a00 	vldr	s15, [r7]
 8002a00:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8002a04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0c:	d801      	bhi.n	8002a12 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e058      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a12:	edd7 7a00 	vldr	s15, [r7]
 8002a16:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8002a1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a22:	d801      	bhi.n	8002a28 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x38>
 8002a24:	2302      	movs	r3, #2
 8002a26:	e04d      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a28:	edd7 7a00 	vldr	s15, [r7]
 8002a2c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002ad8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 8002a30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a38:	d801      	bhi.n	8002a3e <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e042      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a3e:	edd7 7a00 	vldr	s15, [r7]
 8002a42:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002adc <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xec>
 8002a46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a4e:	d801      	bhi.n	8002a54 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8002a50:	2304      	movs	r3, #4
 8002a52:	e037      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a54:	edd7 7a00 	vldr	s15, [r7]
 8002a58:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002ae0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8002a5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a64:	d801      	bhi.n	8002a6a <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8002a66:	2305      	movs	r3, #5
 8002a68:	e02c      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a6a:	edd7 7a00 	vldr	s15, [r7]
 8002a6e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002ae4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8002a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7a:	d801      	bhi.n	8002a80 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8002a7c:	2306      	movs	r3, #6
 8002a7e:	e021      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a80:	edd7 7a00 	vldr	s15, [r7]
 8002a84:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002ae8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8002a88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a90:	d801      	bhi.n	8002a96 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8002a92:	2307      	movs	r3, #7
 8002a94:	e016      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002a96:	edd7 7a00 	vldr	s15, [r7]
 8002a9a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002aec <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8002a9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa6:	d801      	bhi.n	8002aac <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8002aa8:	2308      	movs	r3, #8
 8002aaa:	e00b      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002aac:	edd7 7a00 	vldr	s15, [r7]
 8002ab0:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002af0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8002ab4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abc:	d801      	bhi.n	8002ac2 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8002abe:	2309      	movs	r3, #9
 8002ac0:	e000      	b.n	8002ac4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002ac2:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
                   : (Odr <=  833.0f) ? ISM330DHCX_GY_ODR_833Hz
                   : (Odr <= 1666.0f) ? ISM330DHCX_GY_ODR_1666Hz
                   : (Odr <= 3332.0f) ? ISM330DHCX_GY_ODR_3332Hz
                   :                    ISM330DHCX_GY_ODR_6667Hz;

  return ISM330DHCX_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr
 8002ad8:	42500000 	.word	0x42500000
 8002adc:	42d00000 	.word	0x42d00000
 8002ae0:	43500000 	.word	0x43500000
 8002ae4:	43d00000 	.word	0x43d00000
 8002ae8:	44504000 	.word	0x44504000
 8002aec:	44d04000 	.word	0x44d04000
 8002af0:	45504000 	.word	0x45504000

08002af4 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b087      	sub	sp, #28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	607a      	str	r2, [r7, #4]
 8002afe:	461a      	mov	r2, r3
 8002b00:	460b      	mov	r3, r1
 8002b02:	72fb      	strb	r3, [r7, #11]
 8002b04:	4613      	mov	r3, r2
 8002b06:	813b      	strh	r3, [r7, #8]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	695c      	ldr	r4, [r3, #20]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	7b1b      	ldrb	r3, [r3, #12]
 8002b14:	4618      	mov	r0, r3
 8002b16:	7afb      	ldrb	r3, [r7, #11]
 8002b18:	b299      	uxth	r1, r3
 8002b1a:	893b      	ldrh	r3, [r7, #8]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	47a0      	blx	r4
 8002b20:	4603      	mov	r3, r0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	371c      	adds	r7, #28
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd90      	pop	{r4, r7, pc}

08002b2a <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8002b2a:	b590      	push	{r4, r7, lr}
 8002b2c:	b087      	sub	sp, #28
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	607a      	str	r2, [r7, #4]
 8002b34:	461a      	mov	r2, r3
 8002b36:	460b      	mov	r3, r1
 8002b38:	72fb      	strb	r3, [r7, #11]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	813b      	strh	r3, [r7, #8]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	691c      	ldr	r4, [r3, #16]
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	7b1b      	ldrb	r3, [r3, #12]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	7afb      	ldrb	r3, [r7, #11]
 8002b4e:	b299      	uxth	r1, r3
 8002b50:	893b      	ldrh	r3, [r7, #8]
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	47a0      	blx	r4
 8002b56:	4603      	mov	r3, r0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	371c      	adds	r7, #28
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd90      	pop	{r4, r7, pc}

08002b60 <ism330dhcx_read_reg>:
  *
  */
int32_t __weak ism330dhcx_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 8002b60:	b590      	push	{r4, r7, lr}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	607a      	str	r2, [r7, #4]
 8002b6a:	461a      	mov	r2, r3
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	72fb      	strb	r3, [r7, #11]
 8002b70:	4613      	mov	r3, r2
 8002b72:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	685c      	ldr	r4, [r3, #4]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	68d8      	ldr	r0, [r3, #12]
 8002b7c:	893b      	ldrh	r3, [r7, #8]
 8002b7e:	7af9      	ldrb	r1, [r7, #11]
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	47a0      	blx	r4
 8002b84:	6178      	str	r0, [r7, #20]

  return ret;
 8002b86:	697b      	ldr	r3, [r7, #20]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	371c      	adds	r7, #28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd90      	pop	{r4, r7, pc}

08002b90 <ism330dhcx_write_reg>:
  *
  */
int32_t __weak ism330dhcx_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 8002b90:	b590      	push	{r4, r7, lr}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	72fb      	strb	r3, [r7, #11]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681c      	ldr	r4, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	68d8      	ldr	r0, [r3, #12]
 8002bac:	893b      	ldrh	r3, [r7, #8]
 8002bae:	7af9      	ldrb	r1, [r7, #11]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	47a0      	blx	r4
 8002bb4:	6178      	str	r0, [r7, #20]

  return ret;
 8002bb6:	697b      	ldr	r3, [r7, #20]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	371c      	adds	r7, #28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd90      	pop	{r4, r7, pc}

08002bc0 <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8002bcc:	f107 0208 	add.w	r2, r7, #8
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	2110      	movs	r1, #16
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff ffc3 	bl	8002b60 <ism330dhcx_read_reg>
 8002bda:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10f      	bne.n	8002c02 <ism330dhcx_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8002be2:	78fb      	ldrb	r3, [r7, #3]
 8002be4:	f003 0303 	and.w	r3, r3, #3
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	7a3b      	ldrb	r3, [r7, #8]
 8002bec:	f362 0383 	bfi	r3, r2, #2, #2
 8002bf0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8002bf2:	f107 0208 	add.w	r2, r7, #8
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	2110      	movs	r1, #16
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7ff ffc8 	bl	8002b90 <ism330dhcx_write_reg>
 8002c00:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8002c02:	68fb      	ldr	r3, [r7, #12]
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3710      	adds	r7, #16
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}

08002c0c <ism330dhcx_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t *val)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8002c16:	f107 0208 	add.w	r2, r7, #8
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	2110      	movs	r1, #16
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff9e 	bl	8002b60 <ism330dhcx_read_reg>
 8002c24:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.fs_xl)
 8002c26:	7a3b      	ldrb	r3, [r7, #8]
 8002c28:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	d81a      	bhi.n	8002c68 <ism330dhcx_xl_full_scale_get+0x5c>
 8002c32:	a201      	add	r2, pc, #4	@ (adr r2, 8002c38 <ism330dhcx_xl_full_scale_get+0x2c>)
 8002c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c38:	08002c49 	.word	0x08002c49
 8002c3c:	08002c51 	.word	0x08002c51
 8002c40:	08002c59 	.word	0x08002c59
 8002c44:	08002c61 	.word	0x08002c61
  {
    case ISM330DHCX_2g:
      *val = ISM330DHCX_2g;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]
      break;
 8002c4e:	e00f      	b.n	8002c70 <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_16g:
      *val = ISM330DHCX_16g;
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	2201      	movs	r2, #1
 8002c54:	701a      	strb	r2, [r3, #0]
      break;
 8002c56:	e00b      	b.n	8002c70 <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_4g:
      *val = ISM330DHCX_4g;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	701a      	strb	r2, [r3, #0]
      break;
 8002c5e:	e007      	b.n	8002c70 <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_8g:
      *val = ISM330DHCX_8g;
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	2203      	movs	r2, #3
 8002c64:	701a      	strb	r2, [r3, #0]
      break;
 8002c66:	e003      	b.n	8002c70 <ism330dhcx_xl_full_scale_get+0x64>

    default:
      *val = ISM330DHCX_2g;
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]
      break;
 8002c6e:	bf00      	nop
  }

  return ret;
 8002c70:	68fb      	ldr	r3, [r7, #12]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop

08002c7c <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	460b      	mov	r3, r1
 8002c86:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 8002c8c:	f107 030c 	add.w	r3, r7, #12
 8002c90:	4619      	mov	r1, r3
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 fd91 	bl	80037ba <ism330dhcx_fsm_enable_get>
 8002c98:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f040 80c4 	bne.w	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002ca2:	7b3b      	ldrb	r3, [r7, #12]
 8002ca4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002ca8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002caa:	7b3b      	ldrb	r3, [r7, #12]
 8002cac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002cb0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002cb6:	7b3b      	ldrb	r3, [r7, #12]
 8002cb8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002cbc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002cc2:	7b3b      	ldrb	r3, [r7, #12]
 8002cc4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002cc8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002cce:	7b3b      	ldrb	r3, [r7, #12]
 8002cd0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002cd4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002cda:	7b3b      	ldrb	r3, [r7, #12]
 8002cdc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002ce0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002ce6:	7b3b      	ldrb	r3, [r7, #12]
 8002ce8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002cec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002cf2:	7b3b      	ldrb	r3, [r7, #12]
 8002cf4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002cf8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002cfe:	7b7b      	ldrb	r3, [r7, #13]
 8002d00:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002d04:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002d06:	4313      	orrs	r3, r2
 8002d08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002d0a:	7b7b      	ldrb	r3, [r7, #13]
 8002d0c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002d10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002d12:	4313      	orrs	r3, r2
 8002d14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002d16:	7b7b      	ldrb	r3, [r7, #13]
 8002d18:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002d1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002d22:	7b7b      	ldrb	r3, [r7, #13]
 8002d24:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002d28:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002d2e:	7b7b      	ldrb	r3, [r7, #13]
 8002d30:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002d34:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002d36:	4313      	orrs	r3, r2
 8002d38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002d3a:	7b7b      	ldrb	r3, [r7, #13]
 8002d3c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002d40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002d42:	4313      	orrs	r3, r2
 8002d44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002d46:	7b7b      	ldrb	r3, [r7, #13]
 8002d48:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002d4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8002d52:	7b7b      	ldrb	r3, [r7, #13]
 8002d54:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002d58:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d163      	bne.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 8002d62:	f107 030b 	add.w	r3, r7, #11
 8002d66:	4619      	mov	r1, r3
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 fd53 	bl	8003814 <ism330dhcx_fsm_data_rate_get>
 8002d6e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d159      	bne.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8002d76:	7afb      	ldrb	r3, [r7, #11]
 8002d78:	2b03      	cmp	r3, #3
 8002d7a:	d853      	bhi.n	8002e24 <ism330dhcx_xl_data_rate_set+0x1a8>
 8002d7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d84 <ism330dhcx_xl_data_rate_set+0x108>)
 8002d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d82:	bf00      	nop
 8002d84:	08002d95 	.word	0x08002d95
 8002d88:	08002da7 	.word	0x08002da7
 8002d8c:	08002dc5 	.word	0x08002dc5
 8002d90:	08002def 	.word	0x08002def
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002d94:	78fb      	ldrb	r3, [r7, #3]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d102      	bne.n	8002da0 <ism330dhcx_xl_data_rate_set+0x124>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002d9e:	e044      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002da0:	78fb      	ldrb	r3, [r7, #3]
 8002da2:	75fb      	strb	r3, [r7, #23]
            break;
 8002da4:	e041      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002da6:	78fb      	ldrb	r3, [r7, #3]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d102      	bne.n	8002db2 <ism330dhcx_xl_data_rate_set+0x136>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8002dac:	2302      	movs	r3, #2
 8002dae:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002db0:	e03b      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8002db2:	78fb      	ldrb	r3, [r7, #3]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d102      	bne.n	8002dbe <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8002db8:	2302      	movs	r3, #2
 8002dba:	75fb      	strb	r3, [r7, #23]
            break;
 8002dbc:	e035      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002dbe:	78fb      	ldrb	r3, [r7, #3]
 8002dc0:	75fb      	strb	r3, [r7, #23]
            break;
 8002dc2:	e032      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002dc4:	78fb      	ldrb	r3, [r7, #3]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d102      	bne.n	8002dd0 <ism330dhcx_xl_data_rate_set+0x154>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002dce:	e02c      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8002dd0:	78fb      	ldrb	r3, [r7, #3]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d102      	bne.n	8002ddc <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	75fb      	strb	r3, [r7, #23]
            break;
 8002dda:	e026      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8002ddc:	78fb      	ldrb	r3, [r7, #3]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d102      	bne.n	8002de8 <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8002de2:	2303      	movs	r3, #3
 8002de4:	75fb      	strb	r3, [r7, #23]
            break;
 8002de6:	e020      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002de8:	78fb      	ldrb	r3, [r7, #3]
 8002dea:	75fb      	strb	r3, [r7, #23]
            break;
 8002dec:	e01d      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002dee:	78fb      	ldrb	r3, [r7, #3]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d102      	bne.n	8002dfa <ism330dhcx_xl_data_rate_set+0x17e>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002df4:	2304      	movs	r3, #4
 8002df6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002df8:	e017      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8002dfa:	78fb      	ldrb	r3, [r7, #3]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d102      	bne.n	8002e06 <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002e00:	2304      	movs	r3, #4
 8002e02:	75fb      	strb	r3, [r7, #23]
            break;
 8002e04:	e011      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8002e06:	78fb      	ldrb	r3, [r7, #3]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d102      	bne.n	8002e12 <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002e0c:	2304      	movs	r3, #4
 8002e0e:	75fb      	strb	r3, [r7, #23]
            break;
 8002e10:	e00b      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 8002e12:	78fb      	ldrb	r3, [r7, #3]
 8002e14:	2b03      	cmp	r3, #3
 8002e16:	d102      	bne.n	8002e1e <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002e18:	2304      	movs	r3, #4
 8002e1a:	75fb      	strb	r3, [r7, #23]
            break;
 8002e1c:	e005      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002e1e:	78fb      	ldrb	r3, [r7, #3]
 8002e20:	75fb      	strb	r3, [r7, #23]
            break;
 8002e22:	e002      	b.n	8002e2a <ism330dhcx_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8002e24:	78fb      	ldrb	r3, [r7, #3]
 8002e26:	75fb      	strb	r3, [r7, #23]
            break;
 8002e28:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d16c      	bne.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 8002e34:	f107 030a 	add.w	r3, r7, #10
 8002e38:	4619      	mov	r1, r3
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 fd32 	bl	80038a4 <ism330dhcx_mlc_get>
 8002e40:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 8002e42:	7abb      	ldrb	r3, [r7, #10]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d162      	bne.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 8002e48:	f107 0309 	add.w	r3, r7, #9
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 fd52 	bl	80038f8 <ism330dhcx_mlc_data_rate_get>
 8002e54:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d158      	bne.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
      {
        switch (mlc_odr)
 8002e5c:	7a7b      	ldrb	r3, [r7, #9]
 8002e5e:	2b03      	cmp	r3, #3
 8002e60:	d852      	bhi.n	8002f08 <ism330dhcx_xl_data_rate_set+0x28c>
 8002e62:	a201      	add	r2, pc, #4	@ (adr r2, 8002e68 <ism330dhcx_xl_data_rate_set+0x1ec>)
 8002e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e68:	08002e79 	.word	0x08002e79
 8002e6c:	08002e8b 	.word	0x08002e8b
 8002e70:	08002ea9 	.word	0x08002ea9
 8002e74:	08002ed3 	.word	0x08002ed3
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d102      	bne.n	8002e84 <ism330dhcx_xl_data_rate_set+0x208>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002e82:	e044      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8002e84:	78fb      	ldrb	r3, [r7, #3]
 8002e86:	75fb      	strb	r3, [r7, #23]
            break;
 8002e88:	e041      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002e8a:	78fb      	ldrb	r3, [r7, #3]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d102      	bne.n	8002e96 <ism330dhcx_xl_data_rate_set+0x21a>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8002e90:	2302      	movs	r3, #2
 8002e92:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002e94:	e03b      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8002e96:	78fb      	ldrb	r3, [r7, #3]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d102      	bne.n	8002ea2 <ism330dhcx_xl_data_rate_set+0x226>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	75fb      	strb	r3, [r7, #23]
            break;
 8002ea0:	e035      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8002ea2:	78fb      	ldrb	r3, [r7, #3]
 8002ea4:	75fb      	strb	r3, [r7, #23]
            break;
 8002ea6:	e032      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002ea8:	78fb      	ldrb	r3, [r7, #3]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d102      	bne.n	8002eb4 <ism330dhcx_xl_data_rate_set+0x238>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002eb2:	e02c      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8002eb4:	78fb      	ldrb	r3, [r7, #3]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d102      	bne.n	8002ec0 <ism330dhcx_xl_data_rate_set+0x244>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	75fb      	strb	r3, [r7, #23]
            break;
 8002ebe:	e026      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8002ec0:	78fb      	ldrb	r3, [r7, #3]
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d102      	bne.n	8002ecc <ism330dhcx_xl_data_rate_set+0x250>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	75fb      	strb	r3, [r7, #23]
            break;
 8002eca:	e020      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	75fb      	strb	r3, [r7, #23]
            break;
 8002ed0:	e01d      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 8002ed2:	78fb      	ldrb	r3, [r7, #3]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d102      	bne.n	8002ede <ism330dhcx_xl_data_rate_set+0x262>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002ed8:	2304      	movs	r3, #4
 8002eda:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8002edc:	e017      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d102      	bne.n	8002eea <ism330dhcx_xl_data_rate_set+0x26e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002ee4:	2304      	movs	r3, #4
 8002ee6:	75fb      	strb	r3, [r7, #23]
            break;
 8002ee8:	e011      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 8002eea:	78fb      	ldrb	r3, [r7, #3]
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d102      	bne.n	8002ef6 <ism330dhcx_xl_data_rate_set+0x27a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002ef0:	2304      	movs	r3, #4
 8002ef2:	75fb      	strb	r3, [r7, #23]
            break;
 8002ef4:	e00b      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	2b03      	cmp	r3, #3
 8002efa:	d102      	bne.n	8002f02 <ism330dhcx_xl_data_rate_set+0x286>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 8002efc:	2304      	movs	r3, #4
 8002efe:	75fb      	strb	r3, [r7, #23]
            break;
 8002f00:	e005      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 8002f02:	78fb      	ldrb	r3, [r7, #3]
 8002f04:	75fb      	strb	r3, [r7, #23]
            break;
 8002f06:	e002      	b.n	8002f0e <ism330dhcx_xl_data_rate_set+0x292>

          default:
            odr_xl = val;
 8002f08:	78fb      	ldrb	r3, [r7, #3]
 8002f0a:	75fb      	strb	r3, [r7, #23]
            break;
 8002f0c:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d107      	bne.n	8002f24 <ism330dhcx_xl_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8002f14:	f107 0208 	add.w	r2, r7, #8
 8002f18:	2301      	movs	r3, #1
 8002f1a:	2110      	movs	r1, #16
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff fe1f 	bl	8002b60 <ism330dhcx_read_reg>
 8002f22:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0)
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10f      	bne.n	8002f4a <ism330dhcx_xl_data_rate_set+0x2ce>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8002f2a:	7dfb      	ldrb	r3, [r7, #23]
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	7a3b      	ldrb	r3, [r7, #8]
 8002f34:	f362 1307 	bfi	r3, r2, #4, #4
 8002f38:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 8002f3a:	f107 0208 	add.w	r2, r7, #8
 8002f3e:	2301      	movs	r3, #1
 8002f40:	2110      	movs	r1, #16
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f7ff fe24 	bl	8002b90 <ism330dhcx_write_reg>
 8002f48:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8002f4a:	693b      	ldr	r3, [r7, #16]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <ism330dhcx_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_get(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t *val)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 8002f5e:	f107 0208 	add.w	r2, r7, #8
 8002f62:	2301      	movs	r3, #1
 8002f64:	2110      	movs	r1, #16
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7ff fdfa 	bl	8002b60 <ism330dhcx_read_reg>
 8002f6c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.odr_xl)
 8002f6e:	7a3b      	ldrb	r3, [r7, #8]
 8002f70:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b0b      	cmp	r3, #11
 8002f78:	d84a      	bhi.n	8003010 <ism330dhcx_xl_data_rate_get+0xbc>
 8002f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f80 <ism330dhcx_xl_data_rate_get+0x2c>)
 8002f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f80:	08002fb1 	.word	0x08002fb1
 8002f84:	08002fb9 	.word	0x08002fb9
 8002f88:	08002fc1 	.word	0x08002fc1
 8002f8c:	08002fc9 	.word	0x08002fc9
 8002f90:	08002fd1 	.word	0x08002fd1
 8002f94:	08002fd9 	.word	0x08002fd9
 8002f98:	08002fe1 	.word	0x08002fe1
 8002f9c:	08002fe9 	.word	0x08002fe9
 8002fa0:	08002ff1 	.word	0x08002ff1
 8002fa4:	08002ff9 	.word	0x08002ff9
 8002fa8:	08003001 	.word	0x08003001
 8002fac:	08003009 	.word	0x08003009
  {
    case ISM330DHCX_XL_ODR_OFF:
      *val = ISM330DHCX_XL_ODR_OFF;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	701a      	strb	r2, [r3, #0]
      break;
 8002fb6:	e02f      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_12Hz5:
      *val = ISM330DHCX_XL_ODR_12Hz5;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	701a      	strb	r2, [r3, #0]
      break;
 8002fbe:	e02b      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_26Hz:
      *val = ISM330DHCX_XL_ODR_26Hz;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	701a      	strb	r2, [r3, #0]
      break;
 8002fc6:	e027      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_52Hz:
      *val = ISM330DHCX_XL_ODR_52Hz;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	2203      	movs	r2, #3
 8002fcc:	701a      	strb	r2, [r3, #0]
      break;
 8002fce:	e023      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_104Hz:
      *val = ISM330DHCX_XL_ODR_104Hz;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	2204      	movs	r2, #4
 8002fd4:	701a      	strb	r2, [r3, #0]
      break;
 8002fd6:	e01f      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_208Hz:
      *val = ISM330DHCX_XL_ODR_208Hz;
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	2205      	movs	r2, #5
 8002fdc:	701a      	strb	r2, [r3, #0]
      break;
 8002fde:	e01b      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_416Hz:
      *val = ISM330DHCX_XL_ODR_416Hz;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	2206      	movs	r2, #6
 8002fe4:	701a      	strb	r2, [r3, #0]
      break;
 8002fe6:	e017      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_833Hz:
      *val = ISM330DHCX_XL_ODR_833Hz;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2207      	movs	r2, #7
 8002fec:	701a      	strb	r2, [r3, #0]
      break;
 8002fee:	e013      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_1666Hz:
      *val = ISM330DHCX_XL_ODR_1666Hz;
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	701a      	strb	r2, [r3, #0]
      break;
 8002ff6:	e00f      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_3332Hz:
      *val = ISM330DHCX_XL_ODR_3332Hz;
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	2209      	movs	r2, #9
 8002ffc:	701a      	strb	r2, [r3, #0]
      break;
 8002ffe:	e00b      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_6667Hz:
      *val = ISM330DHCX_XL_ODR_6667Hz;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	220a      	movs	r2, #10
 8003004:	701a      	strb	r2, [r3, #0]
      break;
 8003006:	e007      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_1Hz6:
      *val = ISM330DHCX_XL_ODR_1Hz6;
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	220b      	movs	r2, #11
 800300c:	701a      	strb	r2, [r3, #0]
      break;
 800300e:	e003      	b.n	8003018 <ism330dhcx_xl_data_rate_get+0xc4>

    default:
      *val = ISM330DHCX_XL_ODR_OFF;
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2200      	movs	r2, #0
 8003014:	701a      	strb	r2, [r3, #0]
      break;
 8003016:	bf00      	nop
  }

  return ret;
 8003018:	68fb      	ldr	r3, [r7, #12]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop

08003024 <ism330dhcx_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_set(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t val)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 8003030:	f107 0208 	add.w	r2, r7, #8
 8003034:	2301      	movs	r3, #1
 8003036:	2111      	movs	r1, #17
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7ff fd91 	bl	8002b60 <ism330dhcx_read_reg>
 800303e:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  if (ret == 0)
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d10f      	bne.n	8003066 <ism330dhcx_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	b2da      	uxtb	r2, r3
 800304e:	7a3b      	ldrb	r3, [r7, #8]
 8003050:	f362 0303 	bfi	r3, r2, #0, #4
 8003054:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 8003056:	f107 0208 	add.w	r2, r7, #8
 800305a:	2301      	movs	r3, #1
 800305c:	2111      	movs	r1, #17
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7ff fd96 	bl	8002b90 <ism330dhcx_write_reg>
 8003064:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 8003066:	68fb      	ldr	r3, [r7, #12]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <ism330dhcx_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t *val)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 800307a:	f107 0208 	add.w	r2, r7, #8
 800307e:	2301      	movs	r3, #1
 8003080:	2111      	movs	r1, #17
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff fd6c 	bl	8002b60 <ism330dhcx_read_reg>
 8003088:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.fs_g)
 800308a:	7a3b      	ldrb	r3, [r7, #8]
 800308c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b0c      	cmp	r3, #12
 8003094:	d834      	bhi.n	8003100 <ism330dhcx_gy_full_scale_get+0x90>
 8003096:	a201      	add	r2, pc, #4	@ (adr r2, 800309c <ism330dhcx_gy_full_scale_get+0x2c>)
 8003098:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800309c:	080030d9 	.word	0x080030d9
 80030a0:	080030f9 	.word	0x080030f9
 80030a4:	080030d1 	.word	0x080030d1
 80030a8:	08003101 	.word	0x08003101
 80030ac:	080030e1 	.word	0x080030e1
 80030b0:	08003101 	.word	0x08003101
 80030b4:	08003101 	.word	0x08003101
 80030b8:	08003101 	.word	0x08003101
 80030bc:	080030e9 	.word	0x080030e9
 80030c0:	08003101 	.word	0x08003101
 80030c4:	08003101 	.word	0x08003101
 80030c8:	08003101 	.word	0x08003101
 80030cc:	080030f1 	.word	0x080030f1
  {
    case ISM330DHCX_125dps:
      *val = ISM330DHCX_125dps;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	2202      	movs	r2, #2
 80030d4:	701a      	strb	r2, [r3, #0]
      break;
 80030d6:	e017      	b.n	8003108 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_250dps:
      *val = ISM330DHCX_250dps;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	2200      	movs	r2, #0
 80030dc:	701a      	strb	r2, [r3, #0]
      break;
 80030de:	e013      	b.n	8003108 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_500dps:
      *val = ISM330DHCX_500dps;
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	2204      	movs	r2, #4
 80030e4:	701a      	strb	r2, [r3, #0]
      break;
 80030e6:	e00f      	b.n	8003108 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_1000dps:
      *val = ISM330DHCX_1000dps;
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	2208      	movs	r2, #8
 80030ec:	701a      	strb	r2, [r3, #0]
      break;
 80030ee:	e00b      	b.n	8003108 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_2000dps:
      *val = ISM330DHCX_2000dps;
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	220c      	movs	r2, #12
 80030f4:	701a      	strb	r2, [r3, #0]
      break;
 80030f6:	e007      	b.n	8003108 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_4000dps:
      *val = ISM330DHCX_4000dps;
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2201      	movs	r2, #1
 80030fc:	701a      	strb	r2, [r3, #0]
      break;
 80030fe:	e003      	b.n	8003108 <ism330dhcx_gy_full_scale_get+0x98>

    default:
      *val = ISM330DHCX_125dps;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	2202      	movs	r2, #2
 8003104:	701a      	strb	r2, [r3, #0]
      break;
 8003106:	bf00      	nop
  }

  return ret;
 8003108:	68fb      	ldr	r3, [r7, #12]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop

08003114 <ism330dhcx_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_set(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t val)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	460b      	mov	r3, r1
 800311e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_g_t odr_gy =  val;
 8003120:	78fb      	ldrb	r3, [r7, #3]
 8003122:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 8003124:	f107 030c 	add.w	r3, r7, #12
 8003128:	4619      	mov	r1, r3
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 fb45 	bl	80037ba <ism330dhcx_fsm_enable_get>
 8003130:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	2b00      	cmp	r3, #0
 8003136:	f040 80c4 	bne.w	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800313a:	7b3b      	ldrb	r3, [r7, #12]
 800313c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003140:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8003142:	7b3b      	ldrb	r3, [r7, #12]
 8003144:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003148:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800314a:	4313      	orrs	r3, r2
 800314c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800314e:	7b3b      	ldrb	r3, [r7, #12]
 8003150:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003154:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8003156:	4313      	orrs	r3, r2
 8003158:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800315a:	7b3b      	ldrb	r3, [r7, #12]
 800315c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003160:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8003162:	4313      	orrs	r3, r2
 8003164:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8003166:	7b3b      	ldrb	r3, [r7, #12]
 8003168:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800316c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800316e:	4313      	orrs	r3, r2
 8003170:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8003172:	7b3b      	ldrb	r3, [r7, #12]
 8003174:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003178:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800317a:	4313      	orrs	r3, r2
 800317c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800317e:	7b3b      	ldrb	r3, [r7, #12]
 8003180:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003184:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8003186:	4313      	orrs	r3, r2
 8003188:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800318a:	7b3b      	ldrb	r3, [r7, #12]
 800318c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003190:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8003192:	4313      	orrs	r3, r2
 8003194:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8003196:	7b7b      	ldrb	r3, [r7, #13]
 8003198:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800319c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800319e:	4313      	orrs	r3, r2
 80031a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80031a2:	7b7b      	ldrb	r3, [r7, #13]
 80031a4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80031a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80031aa:	4313      	orrs	r3, r2
 80031ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80031ae:	7b7b      	ldrb	r3, [r7, #13]
 80031b0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80031b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80031b6:	4313      	orrs	r3, r2
 80031b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80031ba:	7b7b      	ldrb	r3, [r7, #13]
 80031bc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80031c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80031c2:	4313      	orrs	r3, r2
 80031c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80031c6:	7b7b      	ldrb	r3, [r7, #13]
 80031c8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80031cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80031d2:	7b7b      	ldrb	r3, [r7, #13]
 80031d4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80031d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80031da:	4313      	orrs	r3, r2
 80031dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80031de:	7b7b      	ldrb	r3, [r7, #13]
 80031e0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80031e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80031e6:	4313      	orrs	r3, r2
 80031e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80031ea:	7b7b      	ldrb	r3, [r7, #13]
 80031ec:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80031f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80031f2:	4313      	orrs	r3, r2
 80031f4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d163      	bne.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 80031fa:	f107 030b 	add.w	r3, r7, #11
 80031fe:	4619      	mov	r1, r3
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f000 fb07 	bl	8003814 <ism330dhcx_fsm_data_rate_get>
 8003206:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d159      	bne.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800320e:	7afb      	ldrb	r3, [r7, #11]
 8003210:	2b03      	cmp	r3, #3
 8003212:	d853      	bhi.n	80032bc <ism330dhcx_gy_data_rate_set+0x1a8>
 8003214:	a201      	add	r2, pc, #4	@ (adr r2, 800321c <ism330dhcx_gy_data_rate_set+0x108>)
 8003216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321a:	bf00      	nop
 800321c:	0800322d 	.word	0x0800322d
 8003220:	0800323f 	.word	0x0800323f
 8003224:	0800325d 	.word	0x0800325d
 8003228:	08003287 	.word	0x08003287
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800322c:	78fb      	ldrb	r3, [r7, #3]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <ism330dhcx_gy_data_rate_set+0x124>
            {
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8003232:	2301      	movs	r3, #1
 8003234:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8003236:	e044      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	75fb      	strb	r3, [r7, #23]
            break;
 800323c:	e041      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800323e:	78fb      	ldrb	r3, [r7, #3]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <ism330dhcx_gy_data_rate_set+0x136>
            {
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8003244:	2302      	movs	r3, #2
 8003246:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8003248:	e03b      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800324a:	78fb      	ldrb	r3, [r7, #3]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d102      	bne.n	8003256 <ism330dhcx_gy_data_rate_set+0x142>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8003250:	2302      	movs	r3, #2
 8003252:	75fb      	strb	r3, [r7, #23]
            break;
 8003254:	e035      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8003256:	78fb      	ldrb	r3, [r7, #3]
 8003258:	75fb      	strb	r3, [r7, #23]
            break;
 800325a:	e032      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800325c:	78fb      	ldrb	r3, [r7, #3]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d102      	bne.n	8003268 <ism330dhcx_gy_data_rate_set+0x154>
            {
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8003262:	2303      	movs	r3, #3
 8003264:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8003266:	e02c      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8003268:	78fb      	ldrb	r3, [r7, #3]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d102      	bne.n	8003274 <ism330dhcx_gy_data_rate_set+0x160>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800326e:	2303      	movs	r3, #3
 8003270:	75fb      	strb	r3, [r7, #23]
            break;
 8003272:	e026      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8003274:	78fb      	ldrb	r3, [r7, #3]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d102      	bne.n	8003280 <ism330dhcx_gy_data_rate_set+0x16c>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800327a:	2303      	movs	r3, #3
 800327c:	75fb      	strb	r3, [r7, #23]
            break;
 800327e:	e020      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8003280:	78fb      	ldrb	r3, [r7, #3]
 8003282:	75fb      	strb	r3, [r7, #23]
            break;
 8003284:	e01d      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8003286:	78fb      	ldrb	r3, [r7, #3]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d102      	bne.n	8003292 <ism330dhcx_gy_data_rate_set+0x17e>
            {
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800328c:	2304      	movs	r3, #4
 800328e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8003290:	e017      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d102      	bne.n	800329e <ism330dhcx_gy_data_rate_set+0x18a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8003298:	2304      	movs	r3, #4
 800329a:	75fb      	strb	r3, [r7, #23]
            break;
 800329c:	e011      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 800329e:	78fb      	ldrb	r3, [r7, #3]
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d102      	bne.n	80032aa <ism330dhcx_gy_data_rate_set+0x196>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 80032a4:	2304      	movs	r3, #4
 80032a6:	75fb      	strb	r3, [r7, #23]
            break;
 80032a8:	e00b      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_52Hz)
 80032aa:	78fb      	ldrb	r3, [r7, #3]
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d102      	bne.n	80032b6 <ism330dhcx_gy_data_rate_set+0x1a2>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 80032b0:	2304      	movs	r3, #4
 80032b2:	75fb      	strb	r3, [r7, #23]
            break;
 80032b4:	e005      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 80032b6:	78fb      	ldrb	r3, [r7, #3]
 80032b8:	75fb      	strb	r3, [r7, #23]
            break;
 80032ba:	e002      	b.n	80032c2 <ism330dhcx_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 80032bc:	78fb      	ldrb	r3, [r7, #3]
 80032be:	75fb      	strb	r3, [r7, #23]
            break;
 80032c0:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 80032c2:	2300      	movs	r3, #0
 80032c4:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d16c      	bne.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 80032cc:	f107 030a 	add.w	r3, r7, #10
 80032d0:	4619      	mov	r1, r3
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fae6 	bl	80038a4 <ism330dhcx_mlc_get>
 80032d8:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 80032da:	7abb      	ldrb	r3, [r7, #10]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d162      	bne.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 80032e0:	f107 0309 	add.w	r3, r7, #9
 80032e4:	4619      	mov	r1, r3
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f000 fb06 	bl	80038f8 <ism330dhcx_mlc_data_rate_get>
 80032ec:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d158      	bne.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
      {
        switch (mlc_odr)
 80032f4:	7a7b      	ldrb	r3, [r7, #9]
 80032f6:	2b03      	cmp	r3, #3
 80032f8:	d852      	bhi.n	80033a0 <ism330dhcx_gy_data_rate_set+0x28c>
 80032fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003300 <ism330dhcx_gy_data_rate_set+0x1ec>)
 80032fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003300:	08003311 	.word	0x08003311
 8003304:	08003323 	.word	0x08003323
 8003308:	08003341 	.word	0x08003341
 800330c:	0800336b 	.word	0x0800336b
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8003310:	78fb      	ldrb	r3, [r7, #3]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d102      	bne.n	800331c <ism330dhcx_gy_data_rate_set+0x208>
            {
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 8003316:	2301      	movs	r3, #1
 8003318:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800331a:	e044      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800331c:	78fb      	ldrb	r3, [r7, #3]
 800331e:	75fb      	strb	r3, [r7, #23]
            break;
 8003320:	e041      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8003322:	78fb      	ldrb	r3, [r7, #3]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d102      	bne.n	800332e <ism330dhcx_gy_data_rate_set+0x21a>
            {
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8003328:	2302      	movs	r3, #2
 800332a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800332c:	e03b      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800332e:	78fb      	ldrb	r3, [r7, #3]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d102      	bne.n	800333a <ism330dhcx_gy_data_rate_set+0x226>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 8003334:	2302      	movs	r3, #2
 8003336:	75fb      	strb	r3, [r7, #23]
            break;
 8003338:	e035      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800333a:	78fb      	ldrb	r3, [r7, #3]
 800333c:	75fb      	strb	r3, [r7, #23]
            break;
 800333e:	e032      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 8003340:	78fb      	ldrb	r3, [r7, #3]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d102      	bne.n	800334c <ism330dhcx_gy_data_rate_set+0x238>
            {
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8003346:	2303      	movs	r3, #3
 8003348:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800334a:	e02c      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800334c:	78fb      	ldrb	r3, [r7, #3]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d102      	bne.n	8003358 <ism330dhcx_gy_data_rate_set+0x244>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 8003352:	2303      	movs	r3, #3
 8003354:	75fb      	strb	r3, [r7, #23]
            break;
 8003356:	e026      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8003358:	78fb      	ldrb	r3, [r7, #3]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d102      	bne.n	8003364 <ism330dhcx_gy_data_rate_set+0x250>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800335e:	2303      	movs	r3, #3
 8003360:	75fb      	strb	r3, [r7, #23]
            break;
 8003362:	e020      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 8003364:	78fb      	ldrb	r3, [r7, #3]
 8003366:	75fb      	strb	r3, [r7, #23]
            break;
 8003368:	e01d      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800336a:	78fb      	ldrb	r3, [r7, #3]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <ism330dhcx_gy_data_rate_set+0x262>
            {
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8003370:	2304      	movs	r3, #4
 8003372:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8003374:	e017      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 8003376:	78fb      	ldrb	r3, [r7, #3]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d102      	bne.n	8003382 <ism330dhcx_gy_data_rate_set+0x26e>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800337c:	2304      	movs	r3, #4
 800337e:	75fb      	strb	r3, [r7, #23]
            break;
 8003380:	e011      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 8003382:	78fb      	ldrb	r3, [r7, #3]
 8003384:	2b02      	cmp	r3, #2
 8003386:	d102      	bne.n	800338e <ism330dhcx_gy_data_rate_set+0x27a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8003388:	2304      	movs	r3, #4
 800338a:	75fb      	strb	r3, [r7, #23]
            break;
 800338c:	e00b      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_52Hz)
 800338e:	78fb      	ldrb	r3, [r7, #3]
 8003390:	2b03      	cmp	r3, #3
 8003392:	d102      	bne.n	800339a <ism330dhcx_gy_data_rate_set+0x286>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 8003394:	2304      	movs	r3, #4
 8003396:	75fb      	strb	r3, [r7, #23]
            break;
 8003398:	e005      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	75fb      	strb	r3, [r7, #23]
            break;
 800339e:	e002      	b.n	80033a6 <ism330dhcx_gy_data_rate_set+0x292>

          default:
            odr_gy = val;
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	75fb      	strb	r3, [r7, #23]
            break;
 80033a4:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d107      	bne.n	80033bc <ism330dhcx_gy_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 80033ac:	f107 0208 	add.w	r2, r7, #8
 80033b0:	2301      	movs	r3, #1
 80033b2:	2111      	movs	r1, #17
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7ff fbd3 	bl	8002b60 <ism330dhcx_read_reg>
 80033ba:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl2_g, 1);
  }

  if (ret == 0)
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10f      	bne.n	80033e2 <ism330dhcx_gy_data_rate_set+0x2ce>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 80033c2:	7dfb      	ldrb	r3, [r7, #23]
 80033c4:	f003 030f 	and.w	r3, r3, #15
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	7a3b      	ldrb	r3, [r7, #8]
 80033cc:	f362 1307 	bfi	r3, r2, #4, #4
 80033d0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 80033d2:	f107 0208 	add.w	r2, r7, #8
 80033d6:	2301      	movs	r3, #1
 80033d8:	2111      	movs	r1, #17
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f7ff fbd8 	bl	8002b90 <ism330dhcx_write_reg>
 80033e0:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 80033e2:	693b      	ldr	r3, [r7, #16]
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <ism330dhcx_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_get(stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t *val)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 80033f6:	f107 0208 	add.w	r2, r7, #8
 80033fa:	2301      	movs	r3, #1
 80033fc:	2111      	movs	r1, #17
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7ff fbae 	bl	8002b60 <ism330dhcx_read_reg>
 8003404:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.odr_g)
 8003406:	7a3b      	ldrb	r3, [r7, #8]
 8003408:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800340c:	b2db      	uxtb	r3, r3
 800340e:	2b0a      	cmp	r3, #10
 8003410:	d844      	bhi.n	800349c <ism330dhcx_gy_data_rate_get+0xb0>
 8003412:	a201      	add	r2, pc, #4	@ (adr r2, 8003418 <ism330dhcx_gy_data_rate_get+0x2c>)
 8003414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003418:	08003445 	.word	0x08003445
 800341c:	0800344d 	.word	0x0800344d
 8003420:	08003455 	.word	0x08003455
 8003424:	0800345d 	.word	0x0800345d
 8003428:	08003465 	.word	0x08003465
 800342c:	0800346d 	.word	0x0800346d
 8003430:	08003475 	.word	0x08003475
 8003434:	0800347d 	.word	0x0800347d
 8003438:	08003485 	.word	0x08003485
 800343c:	0800348d 	.word	0x0800348d
 8003440:	08003495 	.word	0x08003495
  {
    case ISM330DHCX_GY_ODR_OFF:
      *val = ISM330DHCX_GY_ODR_OFF;
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
      break;
 800344a:	e02b      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_12Hz5:
      *val = ISM330DHCX_GY_ODR_12Hz5;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	2201      	movs	r2, #1
 8003450:	701a      	strb	r2, [r3, #0]
      break;
 8003452:	e027      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_26Hz:
      *val = ISM330DHCX_GY_ODR_26Hz;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	2202      	movs	r2, #2
 8003458:	701a      	strb	r2, [r3, #0]
      break;
 800345a:	e023      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_52Hz:
      *val = ISM330DHCX_GY_ODR_52Hz;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	2203      	movs	r2, #3
 8003460:	701a      	strb	r2, [r3, #0]
      break;
 8003462:	e01f      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_104Hz:
      *val = ISM330DHCX_GY_ODR_104Hz;
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	2204      	movs	r2, #4
 8003468:	701a      	strb	r2, [r3, #0]
      break;
 800346a:	e01b      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_208Hz:
      *val = ISM330DHCX_GY_ODR_208Hz;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2205      	movs	r2, #5
 8003470:	701a      	strb	r2, [r3, #0]
      break;
 8003472:	e017      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_416Hz:
      *val = ISM330DHCX_GY_ODR_416Hz;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2206      	movs	r2, #6
 8003478:	701a      	strb	r2, [r3, #0]
      break;
 800347a:	e013      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_833Hz:
      *val = ISM330DHCX_GY_ODR_833Hz;
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2207      	movs	r2, #7
 8003480:	701a      	strb	r2, [r3, #0]
      break;
 8003482:	e00f      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_1666Hz:
      *val = ISM330DHCX_GY_ODR_1666Hz;
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	2208      	movs	r2, #8
 8003488:	701a      	strb	r2, [r3, #0]
      break;
 800348a:	e00b      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_3332Hz:
      *val = ISM330DHCX_GY_ODR_3332Hz;
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2209      	movs	r2, #9
 8003490:	701a      	strb	r2, [r3, #0]
      break;
 8003492:	e007      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_6667Hz:
      *val = ISM330DHCX_GY_ODR_6667Hz;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	220a      	movs	r2, #10
 8003498:	701a      	strb	r2, [r3, #0]
      break;
 800349a:	e003      	b.n	80034a4 <ism330dhcx_gy_data_rate_get+0xb8>

    default:
      *val = ISM330DHCX_GY_ODR_OFF;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2200      	movs	r2, #0
 80034a0:	701a      	strb	r2, [r3, #0]
      break;
 80034a2:	bf00      	nop
  }

  return ret;
 80034a4:	68fb      	ldr	r3, [r7, #12]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop

080034b0 <ism330dhcx_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(stmdev_ctx_t *ctx,
                                         uint8_t val)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	460b      	mov	r3, r1
 80034ba:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 80034bc:	f107 0208 	add.w	r2, r7, #8
 80034c0:	2301      	movs	r3, #1
 80034c2:	2112      	movs	r1, #18
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f7ff fb4b 	bl	8002b60 <ism330dhcx_read_reg>
 80034ca:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10f      	bne.n	80034f2 <ism330dhcx_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 80034d2:	78fb      	ldrb	r3, [r7, #3]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	7a3b      	ldrb	r3, [r7, #8]
 80034dc:	f362 1386 	bfi	r3, r2, #6, #1
 80034e0:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 80034e2:	f107 0208 	add.w	r2, r7, #8
 80034e6:	2301      	movs	r3, #1
 80034e8:	2112      	movs	r1, #18
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff fb50 	bl	8002b90 <ism330dhcx_write_reg>
 80034f0:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 80034f2:	68fb      	ldr	r3, [r7, #12]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3710      	adds	r7, #16
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <ism330dhcx_angular_rate_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_angular_rate_raw_get(stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_G, buff, 6);
 8003506:	f107 020c 	add.w	r2, r7, #12
 800350a:	2306      	movs	r3, #6
 800350c:	2122      	movs	r1, #34	@ 0x22
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff fb26 	bl	8002b60 <ism330dhcx_read_reg>
 8003514:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003516:	7b7b      	ldrb	r3, [r7, #13]
 8003518:	b21a      	sxth	r2, r3
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003524:	b29b      	uxth	r3, r3
 8003526:	021b      	lsls	r3, r3, #8
 8003528:	b29b      	uxth	r3, r3
 800352a:	7b3a      	ldrb	r2, [r7, #12]
 800352c:	4413      	add	r3, r2
 800352e:	b29b      	uxth	r3, r3
 8003530:	b21a      	sxth	r2, r3
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003536:	7bfa      	ldrb	r2, [r7, #15]
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	3302      	adds	r3, #2
 800353c:	b212      	sxth	r2, r2
 800353e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	3302      	adds	r3, #2
 8003544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003548:	b29b      	uxth	r3, r3
 800354a:	021b      	lsls	r3, r3, #8
 800354c:	b29b      	uxth	r3, r3
 800354e:	7bba      	ldrb	r2, [r7, #14]
 8003550:	4413      	add	r3, r2
 8003552:	b29a      	uxth	r2, r3
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	3302      	adds	r3, #2
 8003558:	b212      	sxth	r2, r2
 800355a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800355c:	7c7a      	ldrb	r2, [r7, #17]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	3304      	adds	r3, #4
 8003562:	b212      	sxth	r2, r2
 8003564:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	3304      	adds	r3, #4
 800356a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800356e:	b29b      	uxth	r3, r3
 8003570:	021b      	lsls	r3, r3, #8
 8003572:	b29b      	uxth	r3, r3
 8003574:	7c3a      	ldrb	r2, [r7, #16]
 8003576:	4413      	add	r3, r2
 8003578:	b29a      	uxth	r2, r3
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	3304      	adds	r3, #4
 800357e:	b212      	sxth	r2, r2
 8003580:	801a      	strh	r2, [r3, #0]

  return ret;
 8003582:	697b      	ldr	r3, [r7, #20]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <ism330dhcx_acceleration_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_acceleration_raw_get(stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b086      	sub	sp, #24
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_A, buff, 6);
 8003596:	f107 020c 	add.w	r2, r7, #12
 800359a:	2306      	movs	r3, #6
 800359c:	2128      	movs	r1, #40	@ 0x28
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7ff fade 	bl	8002b60 <ism330dhcx_read_reg>
 80035a4:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80035a6:	7b7b      	ldrb	r3, [r7, #13]
 80035a8:	b21a      	sxth	r2, r3
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	7b3a      	ldrb	r2, [r7, #12]
 80035bc:	4413      	add	r3, r2
 80035be:	b29b      	uxth	r3, r3
 80035c0:	b21a      	sxth	r2, r3
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80035c6:	7bfa      	ldrb	r2, [r7, #15]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	3302      	adds	r3, #2
 80035cc:	b212      	sxth	r2, r2
 80035ce:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	3302      	adds	r3, #2
 80035d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	021b      	lsls	r3, r3, #8
 80035dc:	b29b      	uxth	r3, r3
 80035de:	7bba      	ldrb	r2, [r7, #14]
 80035e0:	4413      	add	r3, r2
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	3302      	adds	r3, #2
 80035e8:	b212      	sxth	r2, r2
 80035ea:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80035ec:	7c7a      	ldrb	r2, [r7, #17]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	3304      	adds	r3, #4
 80035f2:	b212      	sxth	r2, r2
 80035f4:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	3304      	adds	r3, #4
 80035fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80035fe:	b29b      	uxth	r3, r3
 8003600:	021b      	lsls	r3, r3, #8
 8003602:	b29b      	uxth	r3, r3
 8003604:	7c3a      	ldrb	r2, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	b29a      	uxth	r2, r3
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	3304      	adds	r3, #4
 800360e:	b212      	sxth	r2, r2
 8003610:	801a      	strh	r2, [r3, #0]

  return ret;
 8003612:	697b      	ldr	r3, [r7, #20]
}
 8003614:	4618      	mov	r0, r3
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <ism330dhcx_device_conf_set>:
  * @param  val    Change the values of device_conf in reg CTRL9_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_conf_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl9_xl_t ctrl9_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL9_XL,
 8003628:	f107 0208 	add.w	r2, r7, #8
 800362c:	2301      	movs	r3, #1
 800362e:	2118      	movs	r1, #24
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f7ff fa95 	bl	8002b60 <ism330dhcx_read_reg>
 8003636:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl9_xl, 1);

  if (ret == 0)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10f      	bne.n	800365e <ism330dhcx_device_conf_set+0x42>
  {
    ctrl9_xl.device_conf = (uint8_t)val;
 800363e:	78fb      	ldrb	r3, [r7, #3]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	b2da      	uxtb	r2, r3
 8003646:	7a3b      	ldrb	r3, [r7, #8]
 8003648:	f362 0341 	bfi	r3, r2, #1, #1
 800364c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL9_XL,
 800364e:	f107 0208 	add.w	r2, r7, #8
 8003652:	2301      	movs	r3, #1
 8003654:	2118      	movs	r1, #24
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f7ff fa9a 	bl	8002b90 <ism330dhcx_write_reg>
 800365c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl9_xl, 1);
  }

  return ret;
 800365e:	68fb      	ldr	r3, [r7, #12]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	460b      	mov	r3, r1
 8003672:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 8003674:	f107 0208 	add.w	r2, r7, #8
 8003678:	2301      	movs	r3, #1
 800367a:	2101      	movs	r1, #1
 800367c:	6878      	ldr	r0, [r7, #4]
 800367e:	f7ff fa6f 	bl	8002b60 <ism330dhcx_read_reg>
 8003682:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d10f      	bne.n	80036aa <ism330dhcx_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 800368a:	78fb      	ldrb	r3, [r7, #3]
 800368c:	f003 0303 	and.w	r3, r3, #3
 8003690:	b2da      	uxtb	r2, r3
 8003692:	7a3b      	ldrb	r3, [r7, #8]
 8003694:	f362 1387 	bfi	r3, r2, #6, #2
 8003698:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 800369a:	f107 0208 	add.w	r2, r7, #8
 800369e:	2301      	movs	r3, #1
 80036a0:	2101      	movs	r1, #1
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f7ff fa74 	bl	8002b90 <ism330dhcx_write_reg>
 80036a8:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 80036aa:	68fb      	ldr	r3, [r7, #12]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 80036be:	2301      	movs	r3, #1
 80036c0:	683a      	ldr	r2, [r7, #0]
 80036c2:	210f      	movs	r1, #15
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7ff fa4b 	bl	8002b60 <ism330dhcx_read_reg>
 80036ca:	60f8      	str	r0, [r7, #12]

  return ret;
 80036cc:	68fb      	ldr	r3, [r7, #12]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b084      	sub	sp, #16
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	460b      	mov	r3, r1
 80036e0:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 80036e2:	f107 0208 	add.w	r2, r7, #8
 80036e6:	2301      	movs	r3, #1
 80036e8:	2112      	movs	r1, #18
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7ff fa38 	bl	8002b60 <ism330dhcx_read_reg>
 80036f0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10f      	bne.n	8003718 <ism330dhcx_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 80036f8:	78fb      	ldrb	r3, [r7, #3]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	b2da      	uxtb	r2, r3
 8003700:	7a3b      	ldrb	r3, [r7, #8]
 8003702:	f362 0300 	bfi	r3, r2, #0, #1
 8003706:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8003708:	f107 0208 	add.w	r2, r7, #8
 800370c:	2301      	movs	r3, #1
 800370e:	2112      	movs	r1, #18
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f7ff fa3d 	bl	8002b90 <ism330dhcx_write_reg>
 8003716:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8003718:	68fb      	ldr	r3, [r7, #12]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	460b      	mov	r3, r1
 800372c:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 800372e:	f107 0208 	add.w	r2, r7, #8
 8003732:	2301      	movs	r3, #1
 8003734:	2112      	movs	r1, #18
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff fa12 	bl	8002b60 <ism330dhcx_read_reg>
 800373c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10f      	bne.n	8003764 <ism330dhcx_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = (uint8_t)val;
 8003744:	78fb      	ldrb	r3, [r7, #3]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	b2da      	uxtb	r2, r3
 800374c:	7a3b      	ldrb	r3, [r7, #8]
 800374e:	f362 0382 	bfi	r3, r2, #2, #1
 8003752:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 8003754:	f107 0208 	add.w	r2, r7, #8
 8003758:	2301      	movs	r3, #1
 800375a:	2112      	movs	r1, #18
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f7ff fa17 	bl	8002b90 <ism330dhcx_write_reg>
 8003762:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 8003764:	68fb      	ldr	r3, [r7, #12]
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b084      	sub	sp, #16
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
 8003776:	460b      	mov	r3, r1
 8003778:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 800377a:	f107 0208 	add.w	r2, r7, #8
 800377e:	2301      	movs	r3, #1
 8003780:	210a      	movs	r1, #10
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7ff f9ec 	bl	8002b60 <ism330dhcx_read_reg>
 8003788:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10f      	bne.n	80037b0 <ism330dhcx_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 8003790:	78fb      	ldrb	r3, [r7, #3]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	b2da      	uxtb	r2, r3
 8003798:	7a3b      	ldrb	r3, [r7, #8]
 800379a:	f362 0302 	bfi	r3, r2, #0, #3
 800379e:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 80037a0:	f107 0208 	add.w	r2, r7, #8
 80037a4:	2301      	movs	r3, #1
 80037a6:	210a      	movs	r1, #10
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7ff f9f1 	bl	8002b90 <ism330dhcx_write_reg>
 80037ae:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 80037b0:	68fb      	ldr	r3, [r7, #12]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b084      	sub	sp, #16
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
 80037c2:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 80037c4:	2102      	movs	r1, #2
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7ff ff4e 	bl	8003668 <ism330dhcx_mem_bank_set>
 80037cc:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d106      	bne.n	80037e2 <ism330dhcx_fsm_enable_get+0x28>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 80037d4:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 80037d6:	2301      	movs	r3, #1
 80037d8:	2146      	movs	r1, #70	@ 0x46
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff f9c0 	bl	8002b60 <ism330dhcx_read_reg>
 80037e0:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d107      	bne.n	80037f8 <ism330dhcx_fsm_enable_get+0x3e>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 80037ec:	2301      	movs	r3, #1
 80037ee:	2147      	movs	r1, #71	@ 0x47
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f7ff f9b5 	bl	8002b60 <ism330dhcx_read_reg>
 80037f6:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d104      	bne.n	8003808 <ism330dhcx_fsm_enable_get+0x4e>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80037fe:	2100      	movs	r1, #0
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff ff31 	bl	8003668 <ism330dhcx_mem_bank_set>
 8003806:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003808:	68fb      	ldr	r3, [r7, #12]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800381e:	2102      	movs	r1, #2
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff ff21 	bl	8003668 <ism330dhcx_mem_bank_set>
 8003826:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d107      	bne.n	800383e <ism330dhcx_fsm_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 800382e:	f107 0208 	add.w	r2, r7, #8
 8003832:	2301      	movs	r3, #1
 8003834:	215f      	movs	r1, #95	@ 0x5f
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7ff f992 	bl	8002b60 <ism330dhcx_read_reg>
 800383c:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d104      	bne.n	800384e <ism330dhcx_fsm_data_rate_get+0x3a>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8003844:	2100      	movs	r1, #0
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff ff0e 	bl	8003668 <ism330dhcx_mem_bank_set>
 800384c:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 800384e:	7a3b      	ldrb	r3, [r7, #8]
 8003850:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b03      	cmp	r3, #3
 8003858:	d81a      	bhi.n	8003890 <ism330dhcx_fsm_data_rate_get+0x7c>
 800385a:	a201      	add	r2, pc, #4	@ (adr r2, 8003860 <ism330dhcx_fsm_data_rate_get+0x4c>)
 800385c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003860:	08003871 	.word	0x08003871
 8003864:	08003879 	.word	0x08003879
 8003868:	08003881 	.word	0x08003881
 800386c:	08003889 	.word	0x08003889
  {
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	2200      	movs	r2, #0
 8003874:	701a      	strb	r2, [r3, #0]
      break;
 8003876:	e00f      	b.n	8003898 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	2201      	movs	r2, #1
 800387c:	701a      	strb	r2, [r3, #0]
      break;
 800387e:	e00b      	b.n	8003898 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2202      	movs	r2, #2
 8003884:	701a      	strb	r2, [r3, #0]
      break;
 8003886:	e007      	b.n	8003898 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	2203      	movs	r2, #3
 800388c:	701a      	strb	r2, [r3, #0]
      break;
 800388e:	e003      	b.n	8003898 <ism330dhcx_fsm_data_rate_get+0x84>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
      break;
 8003896:	bf00      	nop
  }

  return ret;
 8003898:	68fb      	ldr	r3, [r7, #12]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop

080038a4 <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 80038ae:	2102      	movs	r1, #2
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f7ff fed9 	bl	8003668 <ism330dhcx_mem_bank_set>
 80038b6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d107      	bne.n	80038ce <ism330dhcx_mlc_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 80038be:	f107 0208 	add.w	r2, r7, #8
 80038c2:	2301      	movs	r3, #1
 80038c4:	2105      	movs	r1, #5
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f7ff f94a 	bl	8002b60 <ism330dhcx_read_reg>
 80038cc:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10b      	bne.n	80038ec <ism330dhcx_mlc_get+0x48>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 80038d4:	2100      	movs	r1, #0
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff fec6 	bl	8003668 <ism330dhcx_mem_bank_set>
 80038dc:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 80038de:	7a3b      	ldrb	r3, [r7, #8]
 80038e0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	461a      	mov	r2, r3
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80038ec:	68fb      	ldr	r3, [r7, #12]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
	...

080038f8 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 8003902:	2102      	movs	r1, #2
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f7ff feaf 	bl	8003668 <ism330dhcx_mem_bank_set>
 800390a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d107      	bne.n	8003922 <ism330dhcx_mlc_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 8003912:	f107 0208 	add.w	r2, r7, #8
 8003916:	2301      	movs	r3, #1
 8003918:	2160      	movs	r1, #96	@ 0x60
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7ff f920 	bl	8002b60 <ism330dhcx_read_reg>
 8003920:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d12a      	bne.n	800397e <ism330dhcx_mlc_data_rate_get+0x86>
  {
    switch (reg.mlc_odr)
 8003928:	7a3b      	ldrb	r3, [r7, #8]
 800392a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b03      	cmp	r3, #3
 8003932:	d81b      	bhi.n	800396c <ism330dhcx_mlc_data_rate_get+0x74>
 8003934:	a201      	add	r2, pc, #4	@ (adr r2, 800393c <ism330dhcx_mlc_data_rate_get+0x44>)
 8003936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800393a:	bf00      	nop
 800393c:	0800394d 	.word	0x0800394d
 8003940:	08003955 	.word	0x08003955
 8003944:	0800395d 	.word	0x0800395d
 8003948:	08003965 	.word	0x08003965
    {
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2200      	movs	r2, #0
 8003950:	701a      	strb	r2, [r3, #0]
        break;
 8003952:	e00f      	b.n	8003974 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	2201      	movs	r2, #1
 8003958:	701a      	strb	r2, [r3, #0]
        break;
 800395a:	e00b      	b.n	8003974 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	2202      	movs	r2, #2
 8003960:	701a      	strb	r2, [r3, #0]
        break;
 8003962:	e007      	b.n	8003974 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2203      	movs	r2, #3
 8003968:	701a      	strb	r2, [r3, #0]
        break;
 800396a:	e003      	b.n	8003974 <ism330dhcx_mlc_data_rate_get+0x7c>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	2200      	movs	r2, #0
 8003970:	701a      	strb	r2, [r3, #0]
        break;
 8003972:	bf00      	nop
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 8003974:	2100      	movs	r1, #0
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7ff fe76 	bl	8003668 <ism330dhcx_mem_bank_set>
 800397c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800397e:	68fb      	ldr	r3, [r7, #12]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 8003990:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <LL_AHB2_GRP1_EnableClock+0x34>)
 8003992:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003996:	4909      	ldr	r1, [pc, #36]	@ (80039bc <LL_AHB2_GRP1_EnableClock+0x34>)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4313      	orrs	r3, r2
 800399c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 80039a0:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <LL_AHB2_GRP1_EnableClock+0x34>)
 80039a2:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4013      	ands	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80039ac:	68fb      	ldr	r3, [r7, #12]
}
 80039ae:	bf00      	nop
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	46020c00 	.word	0x46020c00

080039c0 <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 80039c8:	4b0a      	ldr	r3, [pc, #40]	@ (80039f4 <LL_APB1_GRP2_EnableClock+0x34>)
 80039ca:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80039ce:	4909      	ldr	r1, [pc, #36]	@ (80039f4 <LL_APB1_GRP2_EnableClock+0x34>)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80039d8:	4b06      	ldr	r3, [pc, #24]	@ (80039f4 <LL_APB1_GRP2_EnableClock+0x34>)
 80039da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4013      	ands	r3, r2
 80039e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80039e4:	68fb      	ldr	r3, [r7, #12]
}
 80039e6:	bf00      	nop
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
 80039f2:	bf00      	nop
 80039f4:	46020c00 	.word	0x46020c00

080039f8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003a00:	1d39      	adds	r1, r7, #4
 8003a02:	f04f 33ff 	mov.w	r3, #4294967295
 8003a06:	2201      	movs	r2, #1
 8003a08:	4803      	ldr	r0, [pc, #12]	@ (8003a18 <__io_putchar+0x20>)
 8003a0a:	f008 fd43 	bl	800c494 <HAL_UART_Transmit>
    return ch;
 8003a0e:	687b      	ldr	r3, [r7, #4]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	20000c5c 	.word	0x20000c5c

08003a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a20:	f001 fc4e 	bl	80052c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8003a24:	f000 f89e 	bl	8003b64 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8003a28:	f000 f838 	bl	8003a9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a2c:	f000 fbee 	bl	800420c <MX_GPIO_Init>
  MX_ADF1_Init();
 8003a30:	f000 f8a6 	bl	8003b80 <MX_ADF1_Init>
  MX_I2C1_Init();
 8003a34:	f000 f8f2 	bl	8003c1c <MX_I2C1_Init>
  MX_I2C2_Init();
 8003a38:	f000 f930 	bl	8003c9c <MX_I2C2_Init>
  MX_ICACHE_Init();
 8003a3c:	f000 f96e 	bl	8003d1c <MX_ICACHE_Init>
  MX_OCTOSPI1_Init();
 8003a40:	f000 f980 	bl	8003d44 <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 8003a44:	f000 f9f8 	bl	8003e38 <MX_OCTOSPI2_Init>
  MX_SPI2_Init();
 8003a48:	f000 fa72 	bl	8003f30 <MX_SPI2_Init>
  MX_UART4_Init();
 8003a4c:	f000 fade 	bl	800400c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8003a50:	f000 fb28 	bl	80040a4 <MX_USART1_UART_Init>
  MX_UCPD1_Init();
 8003a54:	f000 fb72 	bl	800413c <MX_UCPD1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8003a58:	f000 fba6 	bl	80041a8 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  	 BSP_MOTION_SENSOR_Init(0, MOTION_ACCELERO);
 8003a5c:	2102      	movs	r1, #2
 8003a5e:	2000      	movs	r0, #0
 8003a60:	f7fd fa16 	bl	8000e90 <BSP_MOTION_SENSOR_Init>
     BSP_MOTION_SENSOR_Enable(0, MOTION_ACCELERO);
 8003a64:	2102      	movs	r1, #2
 8003a66:	2000      	movs	r0, #0
 8003a68:	f7fd fa5e 	bl	8000f28 <BSP_MOTION_SENSOR_Enable>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      // Ls accelerometerdata
      BSP_MOTION_SENSOR_GetAxes(0, MOTION_ACCELERO, &accel);
 8003a6c:	4a09      	ldr	r2, [pc, #36]	@ (8003a94 <main+0x78>)
 8003a6e:	2102      	movs	r1, #2
 8003a70:	2000      	movs	r0, #0
 8003a72:	f7fd fab5 	bl	8000fe0 <BSP_MOTION_SENSOR_GetAxes>

      // Skicka vrden som CSV till Tera Term
      printf("%ld,%ld,%ld\r\n", accel.xval, accel.yval, accel.zval);
 8003a76:	4b07      	ldr	r3, [pc, #28]	@ (8003a94 <main+0x78>)
 8003a78:	6819      	ldr	r1, [r3, #0]
 8003a7a:	4b06      	ldr	r3, [pc, #24]	@ (8003a94 <main+0x78>)
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	4b05      	ldr	r3, [pc, #20]	@ (8003a94 <main+0x78>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	4805      	ldr	r0, [pc, #20]	@ (8003a98 <main+0x7c>)
 8003a84:	f009 ffc8 	bl	800da18 <iprintf>

      HAL_Delay(2000); // 50 Hz samplingsfrekvens
 8003a88:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8003a8c:	f001 fcde 	bl	800544c <HAL_Delay>
      BSP_MOTION_SENSOR_GetAxes(0, MOTION_ACCELERO, &accel);
 8003a90:	bf00      	nop
 8003a92:	e7eb      	b.n	8003a6c <main+0x50>
 8003a94:	20000cf0 	.word	0x20000cf0
 8003a98:	0800e798 	.word	0x0800e798

08003a9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b09e      	sub	sp, #120	@ 0x78
 8003aa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003aa2:	f107 0318 	add.w	r3, r7, #24
 8003aa6:	2260      	movs	r2, #96	@ 0x60
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f00a f809 	bl	800dac2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ab0:	463b      	mov	r3, r7
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]
 8003ab6:	605a      	str	r2, [r3, #4]
 8003ab8:	609a      	str	r2, [r3, #8]
 8003aba:	60da      	str	r2, [r3, #12]
 8003abc:	611a      	str	r2, [r3, #16]
 8003abe:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003ac0:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8003ac4:	f004 fa9c 	bl	8008000 <HAL_PWREx_ControlVoltageScaling>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8003ace:	f000 fcff 	bl	80044d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8003ad2:	2332      	movs	r3, #50	@ 0x32
 8003ad4:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ad6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003adc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003ae0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ae2:	2310      	movs	r3, #16
 8003ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003aea:	2310      	movs	r3, #16
 8003aec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8003aee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003af4:	2302      	movs	r3, #2
 8003af6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003af8:	2301      	movs	r3, #1
 8003afa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8003afc:	2300      	movs	r3, #0
 8003afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003b00:	2301      	movs	r3, #1
 8003b02:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8003b04:	2350      	movs	r3, #80	@ 0x50
 8003b06:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003b08:	2302      	movs	r3, #2
 8003b0a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003b10:	2302      	movs	r3, #2
 8003b12:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8003b14:	2300      	movs	r3, #0
 8003b16:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b1c:	f107 0318 	add.w	r3, r7, #24
 8003b20:	4618      	mov	r0, r3
 8003b22:	f004 fb69 	bl	80081f8 <HAL_RCC_OscConfig>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003b2c:	f000 fcd0 	bl	80044d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b30:	231f      	movs	r3, #31
 8003b32:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b34:	2303      	movs	r3, #3
 8003b36:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b40:	2300      	movs	r3, #0
 8003b42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003b48:	463b      	mov	r3, r7
 8003b4a:	2104      	movs	r1, #4
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f005 fa2f 	bl	8008fb0 <HAL_RCC_ClockConfig>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003b58:	f000 fcba 	bl	80044d0 <Error_Handler>
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	3778      	adds	r7, #120	@ 0x78
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8003b68:	f004 fb36 	bl	80081d8 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8003b6c:	2002      	movs	r0, #2
 8003b6e:	f004 fad3 	bl	8008118 <HAL_PWREx_ConfigSupply>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <SystemPower_Config+0x18>
  {
    Error_Handler();
 8003b78:	f000 fcaa 	bl	80044d0 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8003b7c:	bf00      	nop
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <MX_ADF1_Init>:
  * @brief ADF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADF1_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 8003b84:	4b22      	ldr	r3, [pc, #136]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003b86:	4a23      	ldr	r2, [pc, #140]	@ (8003c14 <MX_ADF1_Init+0x94>)
 8003b88:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 8003b8a:	4b21      	ldr	r3, [pc, #132]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 8003b90:	4b1f      	ldr	r3, [pc, #124]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 8003b96:	4b1e      	ldr	r3, [pc, #120]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  AdfHandle0.Init.SerialInterface.Mode = MDF_SITF_LF_MASTER_SPI_MODE;
 8003b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	629a      	str	r2, [r3, #40]	@ 0x28
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 8003ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 8003baa:	4b19      	ldr	r3, [pc, #100]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003bac:	2204      	movs	r2, #4
 8003bae:	631a      	str	r2, [r3, #48]	@ 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 8003bb0:	4b17      	ldr	r3, [pc, #92]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 8003bb6:	4816      	ldr	r0, [pc, #88]	@ (8003c10 <MX_ADF1_Init+0x90>)
 8003bb8:	f002 ffc2 	bl	8006b40 <HAL_MDF_Init>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <MX_ADF1_Init+0x46>
  {
    Error_Handler();
 8003bc2:	f000 fc85 	bl	80044d0 <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 8003bc6:	4b14      	ldr	r3, [pc, #80]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 8003bcc:	4b12      	ldr	r3, [pc, #72]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 8003bd2:	4b11      	ldr	r3, [pc, #68]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bd4:	2240      	movs	r2, #64	@ 0x40
 8003bd6:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 8003bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bda:	2202      	movs	r2, #2
 8003bdc:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 8003bde:	4b0e      	ldr	r3, [pc, #56]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 8003be4:	4b0c      	ldr	r3, [pc, #48]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 8003bea:	4b0b      	ldr	r3, [pc, #44]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 8003bf2:	4b09      	ldr	r3, [pc, #36]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 8003bfa:	4b07      	ldr	r3, [pc, #28]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	665a      	str	r2, [r3, #100]	@ 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 8003c00:	4b05      	ldr	r3, [pc, #20]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003c02:	2200      	movs	r2, #0
 8003c04:	669a      	str	r2, [r3, #104]	@ 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 8003c06:	4b04      	ldr	r3, [pc, #16]	@ (8003c18 <MX_ADF1_Init+0x98>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 8003c0c:	bf00      	nop
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	20000cfc 	.word	0x20000cfc
 8003c14:	46024080 	.word	0x46024080
 8003c18:	20000d40 	.word	0x20000d40

08003c1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003c20:	4b1b      	ldr	r3, [pc, #108]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c22:	4a1c      	ldr	r2, [pc, #112]	@ (8003c94 <MX_I2C1_Init+0x78>)
 8003c24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8003c26:	4b1a      	ldr	r3, [pc, #104]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c28:	4a1b      	ldr	r2, [pc, #108]	@ (8003c98 <MX_I2C1_Init+0x7c>)
 8003c2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003c2c:	4b18      	ldr	r3, [pc, #96]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c32:	4b17      	ldr	r3, [pc, #92]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c34:	2201      	movs	r2, #1
 8003c36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c38:	4b15      	ldr	r3, [pc, #84]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003c3e:	4b14      	ldr	r3, [pc, #80]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003c44:	4b12      	ldr	r3, [pc, #72]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c4a:	4b11      	ldr	r3, [pc, #68]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c50:	4b0f      	ldr	r3, [pc, #60]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c52:	2200      	movs	r2, #0
 8003c54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003c56:	480e      	ldr	r0, [pc, #56]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c58:	f002 f8d6 	bl	8005e08 <HAL_I2C_Init>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003c62:	f000 fc35 	bl	80044d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c66:	2100      	movs	r1, #0
 8003c68:	4809      	ldr	r0, [pc, #36]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c6a:	f002 fea1 	bl	80069b0 <HAL_I2CEx_ConfigAnalogFilter>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003c74:	f000 fc2c 	bl	80044d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003c78:	2100      	movs	r1, #0
 8003c7a:	4805      	ldr	r0, [pc, #20]	@ (8003c90 <MX_I2C1_Init+0x74>)
 8003c7c:	f002 fee3 	bl	8006a46 <HAL_I2CEx_ConfigDigitalFilter>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003c86:	f000 fc23 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003c8a:	bf00      	nop
 8003c8c:	bd80      	pop	{r7, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000dbc 	.word	0x20000dbc
 8003c94:	40005400 	.word	0x40005400
 8003c98:	30909dec 	.word	0x30909dec

08003c9c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	@ (8003d14 <MX_I2C2_Init+0x78>)
 8003ca4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003ca8:	4a1b      	ldr	r2, [pc, #108]	@ (8003d18 <MX_I2C2_Init+0x7c>)
 8003caa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003cac:	4b18      	ldr	r3, [pc, #96]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003cb2:	4b17      	ldr	r3, [pc, #92]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003cb8:	4b15      	ldr	r3, [pc, #84]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003cbe:	4b14      	ldr	r3, [pc, #80]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003cc4:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003cca:	4b11      	ldr	r3, [pc, #68]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003cd6:	480e      	ldr	r0, [pc, #56]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cd8:	f002 f896 	bl	8005e08 <HAL_I2C_Init>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003ce2:	f000 fbf5 	bl	80044d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ce6:	2100      	movs	r1, #0
 8003ce8:	4809      	ldr	r0, [pc, #36]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cea:	f002 fe61 	bl	80069b0 <HAL_I2CEx_ConfigAnalogFilter>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003cf4:	f000 fbec 	bl	80044d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	4805      	ldr	r0, [pc, #20]	@ (8003d10 <MX_I2C2_Init+0x74>)
 8003cfc:	f002 fea3 	bl	8006a46 <HAL_I2CEx_ConfigDigitalFilter>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003d06:	f000 fbe3 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003d0a:	bf00      	nop
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000c08 	.word	0x20000c08
 8003d14:	40005800 	.word	0x40005800
 8003d18:	30909dec 	.word	0x30909dec

08003d1c <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8003d20:	2000      	movs	r0, #0
 8003d22:	f002 fedd 	bl	8006ae0 <HAL_ICACHE_ConfigAssociativityMode>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8003d2c:	f000 fbd0 	bl	80044d0 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8003d30:	f002 fef6 	bl	8006b20 <HAL_ICACHE_Enable>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8003d3a:	f000 fbc9 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
	...

08003d44 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8003d4a:	f107 0308 	add.w	r3, r7, #8
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
 8003d52:	605a      	str	r2, [r3, #4]
 8003d54:	609a      	str	r2, [r3, #8]
 8003d56:	60da      	str	r2, [r3, #12]
 8003d58:	611a      	str	r2, [r3, #16]
 8003d5a:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8003d5c:	463b      	mov	r3, r7
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8003d64:	4b31      	ldr	r3, [pc, #196]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d66:	4a32      	ldr	r2, [pc, #200]	@ (8003e30 <MX_OCTOSPI1_Init+0xec>)
 8003d68:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8003d6a:	4b30      	ldr	r3, [pc, #192]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8003d70:	4b2e      	ldr	r3, [pc, #184]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d72:	2200      	movs	r2, #0
 8003d74:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 8003d76:	4b2d      	ldr	r3, [pc, #180]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d7c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 8003d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d80:	2217      	movs	r2, #23
 8003d82:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8003d84:	4b29      	ldr	r3, [pc, #164]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d86:	2201      	movs	r2, #1
 8003d88:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8003d8a:	4b28      	ldr	r3, [pc, #160]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8003d90:	4b26      	ldr	r3, [pc, #152]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8003d96:	4b25      	ldr	r3, [pc, #148]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 8003d9c:	4b23      	ldr	r3, [pc, #140]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003d9e:	2202      	movs	r2, #2
 8003da0:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8003da2:	4b22      	ldr	r3, [pc, #136]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8003da8:	4b20      	ldr	r3, [pc, #128]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003daa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 8003db0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003db2:	220a      	movs	r2, #10
 8003db4:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8003db6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8003dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 100;
 8003dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003dc4:	2264      	movs	r2, #100	@ 0x64
 8003dc6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8003dc8:	4818      	ldr	r0, [pc, #96]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003dca:	f003 f865 	bl	8006e98 <HAL_OSPI_Init>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <MX_OCTOSPI1_Init+0x94>
  {
    Error_Handler();
 8003dd4:	f000 fb7c 	bl	80044d0 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 8003de0:	2301      	movs	r3, #1
 8003de2:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8003de4:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003de8:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 8003dea:	4b12      	ldr	r3, [pc, #72]	@ (8003e34 <MX_OCTOSPI1_Init+0xf0>)
 8003dec:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003dee:	f107 0308 	add.w	r3, r7, #8
 8003df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df6:	4619      	mov	r1, r3
 8003df8:	480c      	ldr	r0, [pc, #48]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003dfa:	f003 f98d 	bl	8007118 <HAL_OSPIM_Config>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d001      	beq.n	8003e08 <MX_OCTOSPI1_Init+0xc4>
  {
    Error_Handler();
 8003e04:	f000 fb64 	bl	80044d0 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8003e10:	463b      	mov	r3, r7
 8003e12:	4619      	mov	r1, r3
 8003e14:	4805      	ldr	r0, [pc, #20]	@ (8003e2c <MX_OCTOSPI1_Init+0xe8>)
 8003e16:	f003 ff6f 	bl	8007cf8 <HAL_OSPI_DLYB_SetConfig>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <MX_OCTOSPI1_Init+0xe0>
  {
    Error_Handler();
 8003e20:	f000 fb56 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8003e24:	bf00      	nop
 8003e26:	3720      	adds	r7, #32
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	20000e10 	.word	0x20000e10
 8003e30:	420d1400 	.word	0x420d1400
 8003e34:	01000001 	.word	0x01000001

08003e38 <MX_OCTOSPI2_Init>:
  * @brief OCTOSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI2_Init(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8003e3e:	f107 0308 	add.w	r3, r7, #8
 8003e42:	2200      	movs	r2, #0
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	605a      	str	r2, [r3, #4]
 8003e48:	609a      	str	r2, [r3, #8]
 8003e4a:	60da      	str	r2, [r3, #12]
 8003e4c:	611a      	str	r2, [r3, #16]
 8003e4e:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8003e50:	463b      	mov	r3, r7
 8003e52:	2200      	movs	r2, #0
 8003e54:	601a      	str	r2, [r3, #0]
 8003e56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  /* OCTOSPI2 parameter configuration*/
  hospi2.Instance = OCTOSPI2;
 8003e58:	4b31      	ldr	r3, [pc, #196]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e5a:	4a32      	ldr	r2, [pc, #200]	@ (8003f24 <MX_OCTOSPI2_Init+0xec>)
 8003e5c:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 4;
 8003e5e:	4b30      	ldr	r3, [pc, #192]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e60:	2204      	movs	r2, #4
 8003e62:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8003e64:	4b2e      	ldr	r3, [pc, #184]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8003e6a:	4b2d      	ldr	r3, [pc, #180]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e70:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 26;
 8003e72:	4b2b      	ldr	r3, [pc, #172]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e74:	221a      	movs	r2, #26
 8003e76:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 2;
 8003e78:	4b29      	ldr	r3, [pc, #164]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8003e7e:	4b28      	ldr	r3, [pc, #160]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8003e84:	4b26      	ldr	r3, [pc, #152]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	61da      	str	r2, [r3, #28]
  hospi2.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8003e8a:	4b25      	ldr	r3, [pc, #148]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	621a      	str	r2, [r3, #32]
  hospi2.Init.ClockPrescaler = 4;
 8003e90:	4b23      	ldr	r3, [pc, #140]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e92:	2204      	movs	r2, #4
 8003e94:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8003e96:	4b22      	ldr	r3, [pc, #136]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8003e9c:	4b20      	ldr	r3, [pc, #128]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ea2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi2.Init.ChipSelectBoundary = 0;
 8003ea4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8003eaa:	4b1d      	ldr	r3, [pc, #116]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi2.Init.MaxTran = 0;
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi2.Init.Refresh = 0;
 8003eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003eb8:	2200      	movs	r2, #0
 8003eba:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 8003ebc:	4818      	ldr	r0, [pc, #96]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003ebe:	f002 ffeb 	bl	8006e98 <HAL_OSPI_Init>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <MX_OCTOSPI2_Init+0x94>
  {
    Error_Handler();
 8003ec8:	f000 fb02 	bl	80044d0 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 2;
 8003ecc:	2302      	movs	r3, #2
 8003ece:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 2;
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 2;
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 8003ed8:	4b13      	ldr	r3, [pc, #76]	@ (8003f28 <MX_OCTOSPI2_Init+0xf0>)
 8003eda:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 8003edc:	4b13      	ldr	r3, [pc, #76]	@ (8003f2c <MX_OCTOSPI2_Init+0xf4>)
 8003ede:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi2, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8003ee0:	f107 0308 	add.w	r3, r7, #8
 8003ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee8:	4619      	mov	r1, r3
 8003eea:	480d      	ldr	r0, [pc, #52]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003eec:	f003 f914 	bl	8007118 <HAL_OSPIM_Config>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d001      	beq.n	8003efa <MX_OCTOSPI2_Init+0xc2>
  {
    Error_Handler();
 8003ef6:	f000 faeb 	bl	80044d0 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8003efa:	2300      	movs	r3, #0
 8003efc:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8003efe:	2300      	movs	r3, #0
 8003f00:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi2, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8003f02:	463b      	mov	r3, r7
 8003f04:	4619      	mov	r1, r3
 8003f06:	4806      	ldr	r0, [pc, #24]	@ (8003f20 <MX_OCTOSPI2_Init+0xe8>)
 8003f08:	f003 fef6 	bl	8007cf8 <HAL_OSPI_DLYB_SetConfig>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d001      	beq.n	8003f16 <MX_OCTOSPI2_Init+0xde>
  {
    Error_Handler();
 8003f12:	f000 fadd 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 8003f16:	bf00      	nop
 8003f18:	3720      	adds	r7, #32
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000e6c 	.word	0x20000e6c
 8003f24:	420d2400 	.word	0x420d2400
 8003f28:	00010002 	.word	0x00010002
 8003f2c:	01000002 	.word	0x01000002

08003f30 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 8003f36:	1d3b      	adds	r3, r7, #4
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
 8003f3c:	605a      	str	r2, [r3, #4]
 8003f3e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003f40:	4b30      	ldr	r3, [pc, #192]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f42:	4a31      	ldr	r2, [pc, #196]	@ (8004008 <MX_SPI2_Init+0xd8>)
 8003f44:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003f46:	4b2f      	ldr	r3, [pc, #188]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f48:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003f4c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8003f54:	4b2b      	ldr	r3, [pc, #172]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f56:	2203      	movs	r2, #3
 8003f58:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f60:	4b28      	ldr	r3, [pc, #160]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003f66:	4b27      	ldr	r3, [pc, #156]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f68:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003f6c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f6e:	4b25      	ldr	r3, [pc, #148]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f74:	4b23      	ldr	r3, [pc, #140]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f7a:	4b22      	ldr	r3, [pc, #136]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f80:	4b20      	ldr	r3, [pc, #128]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8003f86:	4b1f      	ldr	r3, [pc, #124]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f88:	2207      	movs	r2, #7
 8003f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f8e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003f92:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003f94:	4b1b      	ldr	r3, [pc, #108]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003f9a:	4b1a      	ldr	r3, [pc, #104]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003fa0:	4b18      	ldr	r3, [pc, #96]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003fa6:	4b17      	ldr	r3, [pc, #92]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003fac:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003fb2:	4b14      	ldr	r3, [pc, #80]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003fb8:	4b12      	ldr	r3, [pc, #72]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8003fbe:	4b11      	ldr	r3, [pc, #68]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8003fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003fca:	480e      	ldr	r0, [pc, #56]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fcc:	f008 f8a0 	bl	800c110 <HAL_SPI_Init>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <MX_SPI2_Init+0xaa>
  {
    Error_Handler();
 8003fd6:	f000 fa7b 	bl	80044d0 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8003fde:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003fe2:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8003fe8:	1d3b      	adds	r3, r7, #4
 8003fea:	4619      	mov	r1, r3
 8003fec:	4805      	ldr	r0, [pc, #20]	@ (8004004 <MX_SPI2_Init+0xd4>)
 8003fee:	f008 f9c0 	bl	800c372 <HAL_SPIEx_SetConfigAutonomousMode>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <MX_SPI2_Init+0xcc>
  {
    Error_Handler();
 8003ff8:	f000 fa6a 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003ffc:	bf00      	nop
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}
 8004004:	20000ec8 	.word	0x20000ec8
 8004008:	40003800 	.word	0x40003800

0800400c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004010:	4b22      	ldr	r3, [pc, #136]	@ (800409c <MX_UART4_Init+0x90>)
 8004012:	4a23      	ldr	r2, [pc, #140]	@ (80040a0 <MX_UART4_Init+0x94>)
 8004014:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8004016:	4b21      	ldr	r3, [pc, #132]	@ (800409c <MX_UART4_Init+0x90>)
 8004018:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800401c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800401e:	4b1f      	ldr	r3, [pc, #124]	@ (800409c <MX_UART4_Init+0x90>)
 8004020:	2200      	movs	r2, #0
 8004022:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004024:	4b1d      	ldr	r3, [pc, #116]	@ (800409c <MX_UART4_Init+0x90>)
 8004026:	2200      	movs	r2, #0
 8004028:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800402a:	4b1c      	ldr	r3, [pc, #112]	@ (800409c <MX_UART4_Init+0x90>)
 800402c:	2200      	movs	r2, #0
 800402e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004030:	4b1a      	ldr	r3, [pc, #104]	@ (800409c <MX_UART4_Init+0x90>)
 8004032:	220c      	movs	r2, #12
 8004034:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004036:	4b19      	ldr	r3, [pc, #100]	@ (800409c <MX_UART4_Init+0x90>)
 8004038:	2200      	movs	r2, #0
 800403a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800403c:	4b17      	ldr	r3, [pc, #92]	@ (800409c <MX_UART4_Init+0x90>)
 800403e:	2200      	movs	r2, #0
 8004040:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004042:	4b16      	ldr	r3, [pc, #88]	@ (800409c <MX_UART4_Init+0x90>)
 8004044:	2200      	movs	r2, #0
 8004046:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004048:	4b14      	ldr	r3, [pc, #80]	@ (800409c <MX_UART4_Init+0x90>)
 800404a:	2200      	movs	r2, #0
 800404c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800404e:	4b13      	ldr	r3, [pc, #76]	@ (800409c <MX_UART4_Init+0x90>)
 8004050:	2200      	movs	r2, #0
 8004052:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004054:	4811      	ldr	r0, [pc, #68]	@ (800409c <MX_UART4_Init+0x90>)
 8004056:	f008 f9cd 	bl	800c3f4 <HAL_UART_Init>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004060:	f000 fa36 	bl	80044d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004064:	2100      	movs	r1, #0
 8004066:	480d      	ldr	r0, [pc, #52]	@ (800409c <MX_UART4_Init+0x90>)
 8004068:	f008 feac 	bl	800cdc4 <HAL_UARTEx_SetTxFifoThreshold>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8004072:	f000 fa2d 	bl	80044d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004076:	2100      	movs	r1, #0
 8004078:	4808      	ldr	r0, [pc, #32]	@ (800409c <MX_UART4_Init+0x90>)
 800407a:	f008 fee1 	bl	800ce40 <HAL_UARTEx_SetRxFifoThreshold>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8004084:	f000 fa24 	bl	80044d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8004088:	4804      	ldr	r0, [pc, #16]	@ (800409c <MX_UART4_Init+0x90>)
 800408a:	f008 fe62 	bl	800cd52 <HAL_UARTEx_DisableFifoMode>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8004094:	f000 fa1c 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004098:	bf00      	nop
 800409a:	bd80      	pop	{r7, pc}
 800409c:	20000f58 	.word	0x20000f58
 80040a0:	40004c00 	.word	0x40004c00

080040a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80040a8:	4b22      	ldr	r3, [pc, #136]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040aa:	4a23      	ldr	r2, [pc, #140]	@ (8004138 <MX_USART1_UART_Init+0x94>)
 80040ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80040ae:	4b21      	ldr	r3, [pc, #132]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80040b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80040bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040be:	2200      	movs	r2, #0
 80040c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040c8:	4b1a      	ldr	r3, [pc, #104]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040ca:	220c      	movs	r2, #12
 80040cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040ce:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040d0:	2200      	movs	r2, #0
 80040d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80040d4:	4b17      	ldr	r3, [pc, #92]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040da:	4b16      	ldr	r3, [pc, #88]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040dc:	2200      	movs	r2, #0
 80040de:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80040e0:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040e6:	4b13      	ldr	r3, [pc, #76]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80040ec:	4811      	ldr	r0, [pc, #68]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 80040ee:	f008 f981 	bl	800c3f4 <HAL_UART_Init>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80040f8:	f000 f9ea 	bl	80044d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040fc:	2100      	movs	r1, #0
 80040fe:	480d      	ldr	r0, [pc, #52]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 8004100:	f008 fe60 	bl	800cdc4 <HAL_UARTEx_SetTxFifoThreshold>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800410a:	f000 f9e1 	bl	80044d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800410e:	2100      	movs	r1, #0
 8004110:	4808      	ldr	r0, [pc, #32]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 8004112:	f008 fe95 	bl	800ce40 <HAL_UARTEx_SetRxFifoThreshold>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800411c:	f000 f9d8 	bl	80044d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004120:	4804      	ldr	r0, [pc, #16]	@ (8004134 <MX_USART1_UART_Init+0x90>)
 8004122:	f008 fe16 	bl	800cd52 <HAL_UARTEx_DisableFifoMode>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	d001      	beq.n	8004130 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800412c:	f000 f9d0 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004130:	bf00      	nop
 8004132:	bd80      	pop	{r7, pc}
 8004134:	20000c5c 	.word	0x20000c5c
 8004138:	40013800 	.word	0x40013800

0800413c <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004142:	463b      	mov	r3, r7
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	60da      	str	r2, [r3, #12]
 800414e:	611a      	str	r2, [r3, #16]
 8004150:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 8004152:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8004156:	f7ff fc33 	bl	80039c0 <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800415a:	2001      	movs	r0, #1
 800415c:	f7ff fc14 	bl	8003988 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004160:	2002      	movs	r0, #2
 8004162:	f7ff fc11 	bl	8003988 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PA15 (JTDI)   ------> UCPD1_CC1
  PB15   ------> UCPD1_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8004166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800416a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800416c:	2303      	movs	r3, #3
 800416e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004170:	2300      	movs	r3, #0
 8004172:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004174:	463b      	mov	r3, r7
 8004176:	4619      	mov	r1, r3
 8004178:	4809      	ldr	r0, [pc, #36]	@ (80041a0 <MX_UCPD1_Init+0x64>)
 800417a:	f009 f857 	bl	800d22c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800417e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004182:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8004184:	2303      	movs	r3, #3
 8004186:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004188:	2300      	movs	r3, #0
 800418a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800418c:	463b      	mov	r3, r7
 800418e:	4619      	mov	r1, r3
 8004190:	4804      	ldr	r0, [pc, #16]	@ (80041a4 <MX_UCPD1_Init+0x68>)
 8004192:	f009 f84b 	bl	800d22c <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8004196:	bf00      	nop
 8004198:	3718      	adds	r7, #24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	bf00      	nop
 80041a0:	42020000 	.word	0x42020000
 80041a4:	42020400 	.word	0x42020400

080041a8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80041ac:	4b15      	ldr	r3, [pc, #84]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041ae:	4a16      	ldr	r2, [pc, #88]	@ (8004208 <MX_USB_OTG_FS_PCD_Init+0x60>)
 80041b0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80041b2:	4b14      	ldr	r3, [pc, #80]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041b4:	2206      	movs	r2, #6
 80041b6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80041b8:	4b12      	ldr	r3, [pc, #72]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041ba:	2202      	movs	r2, #2
 80041bc:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80041be:	4b11      	ldr	r3, [pc, #68]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041c0:	2202      	movs	r2, #2
 80041c2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80041c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80041ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80041d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80041d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041d8:	2200      	movs	r2, #0
 80041da:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80041dc:	4b09      	ldr	r3, [pc, #36]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041de:	2200      	movs	r2, #0
 80041e0:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80041e2:	4b08      	ldr	r3, [pc, #32]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80041e8:	4b06      	ldr	r3, [pc, #24]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80041ee:	4805      	ldr	r0, [pc, #20]	@ (8004204 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80041f0:	f003 fdca 	bl	8007d88 <HAL_PCD_Init>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80041fa:	f000 f969 	bl	80044d0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80041fe:	bf00      	nop
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	20000fec 	.word	0x20000fec
 8004208:	42040000 	.word	0x42040000

0800420c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b08e      	sub	sp, #56	@ 0x38
 8004210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004216:	2200      	movs	r2, #0
 8004218:	601a      	str	r2, [r3, #0]
 800421a:	605a      	str	r2, [r3, #4]
 800421c:	609a      	str	r2, [r3, #8]
 800421e:	60da      	str	r2, [r3, #12]
 8004220:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004222:	4ba3      	ldr	r3, [pc, #652]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004224:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004228:	4aa1      	ldr	r2, [pc, #644]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 800422a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800422e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004232:	4b9f      	ldr	r3, [pc, #636]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004234:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423c:	623b      	str	r3, [r7, #32]
 800423e:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004240:	4b9b      	ldr	r3, [pc, #620]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004242:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004246:	4a9a      	ldr	r2, [pc, #616]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004248:	f043 0304 	orr.w	r3, r3, #4
 800424c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004250:	4b97      	ldr	r3, [pc, #604]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004252:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004256:	f003 0304 	and.w	r3, r3, #4
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800425e:	4b94      	ldr	r3, [pc, #592]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004260:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004264:	4a92      	ldr	r2, [pc, #584]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004266:	f043 0301 	orr.w	r3, r3, #1
 800426a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800426e:	4b90      	ldr	r3, [pc, #576]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004270:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004274:	f003 0301 	and.w	r3, r3, #1
 8004278:	61bb      	str	r3, [r7, #24]
 800427a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800427c:	4b8c      	ldr	r3, [pc, #560]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 800427e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004282:	4a8b      	ldr	r2, [pc, #556]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004288:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800428c:	4b88      	ldr	r3, [pc, #544]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 800428e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004296:	617b      	str	r3, [r7, #20]
 8004298:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800429a:	4b85      	ldr	r3, [pc, #532]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 800429c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042a0:	4a83      	ldr	r2, [pc, #524]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042aa:	4b81      	ldr	r3, [pc, #516]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042b4:	613b      	str	r3, [r7, #16]
 80042b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b8:	4b7d      	ldr	r3, [pc, #500]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042be:	4a7c      	ldr	r2, [pc, #496]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042c0:	f043 0302 	orr.w	r3, r3, #2
 80042c4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042c8:	4b79      	ldr	r3, [pc, #484]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80042d6:	4b76      	ldr	r3, [pc, #472]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042dc:	4a74      	ldr	r2, [pc, #464]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042de:	f043 0308 	orr.w	r3, r3, #8
 80042e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80042e6:	4b72      	ldr	r3, [pc, #456]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042ec:	f003 0308 	and.w	r3, r3, #8
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80042f4:	4b6e      	ldr	r3, [pc, #440]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042fa:	4a6d      	ldr	r2, [pc, #436]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 80042fc:	f043 0310 	orr.w	r3, r3, #16
 8004300:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004304:	4b6a      	ldr	r3, [pc, #424]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004306:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800430a:	f003 0310 	and.w	r3, r3, #16
 800430e:	607b      	str	r3, [r7, #4]
 8004310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004312:	4b67      	ldr	r3, [pc, #412]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004314:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004318:	4a65      	ldr	r2, [pc, #404]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 800431a:	f043 0320 	orr.w	r3, r3, #32
 800431e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004322:	4b63      	ldr	r3, [pc, #396]	@ (80044b0 <MX_GPIO_Init+0x2a4>)
 8004324:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004328:	f003 0320 	and.w	r3, r3, #32
 800432c:	603b      	str	r3, [r7, #0]
 800432e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 8004330:	2200      	movs	r2, #0
 8004332:	2120      	movs	r1, #32
 8004334:	485f      	ldr	r0, [pc, #380]	@ (80044b4 <MX_GPIO_Init+0x2a8>)
 8004336:	f001 fd4f 	bl	8005dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 800433a:	2200      	movs	r2, #0
 800433c:	21c2      	movs	r1, #194	@ 0xc2
 800433e:	485e      	ldr	r0, [pc, #376]	@ (80044b8 <MX_GPIO_Init+0x2ac>)
 8004340:	f001 fd4a 	bl	8005dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8004344:	2200      	movs	r2, #0
 8004346:	2140      	movs	r1, #64	@ 0x40
 8004348:	485c      	ldr	r0, [pc, #368]	@ (80044bc <MX_GPIO_Init+0x2b0>)
 800434a:	f001 fd45 	bl	8005dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 800434e:	2200      	movs	r2, #0
 8004350:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8004354:	485a      	ldr	r0, [pc, #360]	@ (80044c0 <MX_GPIO_Init+0x2b4>)
 8004356:	f001 fd3f 	bl	8005dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 800435a:	f248 0324 	movw	r3, #32804	@ 0x8024
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004360:	2300      	movs	r3, #0
 8004362:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004364:	2300      	movs	r3, #0
 8004366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004368:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800436c:	4619      	mov	r1, r3
 800436e:	4853      	ldr	r0, [pc, #332]	@ (80044bc <MX_GPIO_Init+0x2b0>)
 8004370:	f001 fa74 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 8004374:	2308      	movs	r3, #8
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004378:	2300      	movs	r3, #0
 800437a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800437c:	2300      	movs	r3, #0
 800437e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8004380:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004384:	4619      	mov	r1, r3
 8004386:	484c      	ldr	r0, [pc, #304]	@ (80044b8 <MX_GPIO_Init+0x2ac>)
 8004388:	f001 fa68 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 800438c:	2320      	movs	r3, #32
 800438e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004390:	2301      	movs	r3, #1
 8004392:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004394:	2300      	movs	r3, #0
 8004396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004398:	2300      	movs	r3, #0
 800439a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 800439c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043a0:	4619      	mov	r1, r3
 80043a2:	4844      	ldr	r0, [pc, #272]	@ (80044b4 <MX_GPIO_Init+0x2a8>)
 80043a4:	f001 fa5a 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 80043a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043ae:	2300      	movs	r3, #0
 80043b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b2:	2300      	movs	r3, #0
 80043b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 80043b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043ba:	4619      	mov	r1, r3
 80043bc:	4841      	ldr	r0, [pc, #260]	@ (80044c4 <MX_GPIO_Init+0x2b8>)
 80043be:	f001 fa4d 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 80043c2:	23c2      	movs	r3, #194	@ 0xc2
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043c6:	2301      	movs	r3, #1
 80043c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ca:	2300      	movs	r3, #0
 80043cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ce:	2300      	movs	r3, #0
 80043d0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80043d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043d6:	4619      	mov	r1, r3
 80043d8:	4837      	ldr	r0, [pc, #220]	@ (80044b8 <MX_GPIO_Init+0x2ac>)
 80043da:	f001 fa3f 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 80043de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e4:	2302      	movs	r3, #2
 80043e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043ec:	2300      	movs	r3, #0
 80043ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80043f0:	2306      	movs	r3, #6
 80043f2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 80043f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043f8:	4619      	mov	r1, r3
 80043fa:	4831      	ldr	r0, [pc, #196]	@ (80044c0 <MX_GPIO_Init+0x2b4>)
 80043fc:	f001 fa2e 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 8004400:	2340      	movs	r3, #64	@ 0x40
 8004402:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004404:	2301      	movs	r3, #1
 8004406:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004408:	2300      	movs	r3, #0
 800440a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800440c:	2300      	movs	r3, #0
 800440e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 8004410:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004414:	4619      	mov	r1, r3
 8004416:	4829      	ldr	r0, [pc, #164]	@ (80044bc <MX_GPIO_Init+0x2b0>)
 8004418:	f001 fa20 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 800441c:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8004420:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004422:	2300      	movs	r3, #0
 8004424:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004426:	2300      	movs	r3, #0
 8004428:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800442a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800442e:	4619      	mov	r1, r3
 8004430:	4825      	ldr	r0, [pc, #148]	@ (80044c8 <MX_GPIO_Init+0x2bc>)
 8004432:	f001 fa13 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 8004436:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800443a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800443c:	2300      	movs	r3, #0
 800443e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004440:	2300      	movs	r3, #0
 8004442:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004448:	4619      	mov	r1, r3
 800444a:	4820      	ldr	r0, [pc, #128]	@ (80044cc <MX_GPIO_Init+0x2c0>)
 800444c:	f001 fa06 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8004450:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004454:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004456:	2300      	movs	r3, #0
 8004458:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445a:	2300      	movs	r3, #0
 800445c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800445e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004462:	4619      	mov	r1, r3
 8004464:	4816      	ldr	r0, [pc, #88]	@ (80044c0 <MX_GPIO_Init+0x2b4>)
 8004466:	f001 f9f9 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 800446a:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 800446e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004470:	2301      	movs	r3, #1
 8004472:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004474:	2300      	movs	r3, #0
 8004476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004478:	2300      	movs	r3, #0
 800447a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800447c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004480:	4619      	mov	r1, r3
 8004482:	480f      	ldr	r0, [pc, #60]	@ (80044c0 <MX_GPIO_Init+0x2b4>)
 8004484:	f001 f9ea 	bl	800585c <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8004488:	2302      	movs	r3, #2
 800448a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448c:	2302      	movs	r3, #2
 800448e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004490:	2300      	movs	r3, #0
 8004492:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004494:	2300      	movs	r3, #0
 8004496:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8004498:	2306      	movs	r3, #6
 800449a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 800449c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80044a0:	4619      	mov	r1, r3
 80044a2:	4804      	ldr	r0, [pc, #16]	@ (80044b4 <MX_GPIO_Init+0x2a8>)
 80044a4:	f001 f9da 	bl	800585c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80044a8:	bf00      	nop
 80044aa:	3738      	adds	r7, #56	@ 0x38
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	46020c00 	.word	0x46020c00
 80044b4:	42020400 	.word	0x42020400
 80044b8:	42021c00 	.word	0x42021c00
 80044bc:	42021800 	.word	0x42021800
 80044c0:	42021400 	.word	0x42021400
 80044c4:	42020800 	.word	0x42020800
 80044c8:	42020c00 	.word	0x42020c00
 80044cc:	42021000 	.word	0x42021000

080044d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80044d4:	b672      	cpsid	i
}
 80044d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80044d8:	bf00      	nop
 80044da:	e7fd      	b.n	80044d8 <Error_Handler+0x8>

080044dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80044e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004510 <HAL_MspInit+0x34>)
 80044e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e8:	4a09      	ldr	r2, [pc, #36]	@ (8004510 <HAL_MspInit+0x34>)
 80044ea:	f043 0304 	orr.w	r3, r3, #4
 80044ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80044f2:	4b07      	ldr	r3, [pc, #28]	@ (8004510 <HAL_MspInit+0x34>)
 80044f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	607b      	str	r3, [r7, #4]
 80044fe:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 8004500:	f003 fe5a 	bl	80081b8 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 8004504:	f003 fe68 	bl	80081d8 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004508:	bf00      	nop
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	46020c00 	.word	0x46020c00

08004514 <HAL_MDF_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmdf: MDF handle pointer
  * @retval None
  */
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b0bc      	sub	sp, #240	@ 0xf0
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004520:	2200      	movs	r2, #0
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	605a      	str	r2, [r3, #4]
 8004526:	609a      	str	r2, [r3, #8]
 8004528:	60da      	str	r2, [r3, #12]
 800452a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800452c:	f107 0310 	add.w	r3, r7, #16
 8004530:	22c8      	movs	r2, #200	@ 0xc8
 8004532:	2100      	movs	r1, #0
 8004534:	4618      	mov	r0, r3
 8004536:	f009 fac4 	bl	800dac2 <memset>
  if(IS_ADF_INSTANCE(hmdf->Instance))
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a27      	ldr	r2, [pc, #156]	@ (80045dc <HAL_MDF_MspInit+0xc8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d146      	bne.n	80045d2 <HAL_MDF_MspInit+0xbe>

    /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 8004544:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004548:	f04f 0300 	mov.w	r3, #0
 800454c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 8004550:	2300      	movs	r3, #0
 8004552:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004556:	f107 0310 	add.w	r3, r7, #16
 800455a:	4618      	mov	r0, r3
 800455c:	f005 f8f8 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_MDF_MspInit+0x56>
    {
      Error_Handler();
 8004566:	f7ff ffb3 	bl	80044d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 800456a:	4b1d      	ldr	r3, [pc, #116]	@ (80045e0 <HAL_MDF_MspInit+0xcc>)
 800456c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004570:	4a1b      	ldr	r2, [pc, #108]	@ (80045e0 <HAL_MDF_MspInit+0xcc>)
 8004572:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004576:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800457a:	4b19      	ldr	r3, [pc, #100]	@ (80045e0 <HAL_MDF_MspInit+0xcc>)
 800457c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004588:	4b15      	ldr	r3, [pc, #84]	@ (80045e0 <HAL_MDF_MspInit+0xcc>)
 800458a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800458e:	4a14      	ldr	r2, [pc, #80]	@ (80045e0 <HAL_MDF_MspInit+0xcc>)
 8004590:	f043 0310 	orr.w	r3, r3, #16
 8004594:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004598:	4b11      	ldr	r3, [pc, #68]	@ (80045e0 <HAL_MDF_MspInit+0xcc>)
 800459a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800459e:	f003 0310 	and.w	r3, r3, #16
 80045a2:	60bb      	str	r3, [r7, #8]
 80045a4:	68bb      	ldr	r3, [r7, #8]
    /**ADF1 GPIO Configuration
    PE10     ------> ADF1_SDI0
    PE9     ------> ADF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 80045a6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80045aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045ae:	2302      	movs	r3, #2
 80045b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ba:	2300      	movs	r3, #0
 80045bc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 80045c0:	2303      	movs	r3, #3
 80045c2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045c6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80045ca:	4619      	mov	r1, r3
 80045cc:	4805      	ldr	r0, [pc, #20]	@ (80045e4 <HAL_MDF_MspInit+0xd0>)
 80045ce:	f001 f945 	bl	800585c <HAL_GPIO_Init>

    /* USER CODE END ADF1_MspInit 1 */

  }

}
 80045d2:	bf00      	nop
 80045d4:	37f0      	adds	r7, #240	@ 0xf0
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	46024080 	.word	0x46024080
 80045e0:	46020c00 	.word	0x46020c00
 80045e4:	42021000 	.word	0x42021000

080045e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b0be      	sub	sp, #248	@ 0xf8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045f0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80045f4:	2200      	movs	r2, #0
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	605a      	str	r2, [r3, #4]
 80045fa:	609a      	str	r2, [r3, #8]
 80045fc:	60da      	str	r2, [r3, #12]
 80045fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004600:	f107 0318 	add.w	r3, r7, #24
 8004604:	22c8      	movs	r2, #200	@ 0xc8
 8004606:	2100      	movs	r1, #0
 8004608:	4618      	mov	r0, r3
 800460a:	f009 fa5a 	bl	800dac2 <memset>
  if(hi2c->Instance==I2C1)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a4d      	ldr	r2, [pc, #308]	@ (8004748 <HAL_I2C_MspInit+0x160>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d147      	bne.n	80046a8 <HAL_I2C_MspInit+0xc0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004618:	f04f 0240 	mov.w	r2, #64	@ 0x40
 800461c:	f04f 0300 	mov.w	r3, #0
 8004620:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004624:	2300      	movs	r3, #0
 8004626:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800462a:	f107 0318 	add.w	r3, r7, #24
 800462e:	4618      	mov	r0, r3
 8004630:	f005 f88e 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800463a:	f7ff ff49 	bl	80044d0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800463e:	4b43      	ldr	r3, [pc, #268]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004644:	4a41      	ldr	r2, [pc, #260]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004646:	f043 0302 	orr.w	r3, r3, #2
 800464a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800464e:	4b3f      	ldr	r3, [pc, #252]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	617b      	str	r3, [r7, #20]
 800465a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800465c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004660:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004664:	2312      	movs	r3, #18
 8004666:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004670:	2300      	movs	r3, #0
 8004672:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004676:	2304      	movs	r3, #4
 8004678:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800467c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004680:	4619      	mov	r1, r3
 8004682:	4833      	ldr	r0, [pc, #204]	@ (8004750 <HAL_I2C_MspInit+0x168>)
 8004684:	f001 f8ea 	bl	800585c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004688:	4b30      	ldr	r3, [pc, #192]	@ (800474c <HAL_I2C_MspInit+0x164>)
 800468a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800468e:	4a2f      	ldr	r2, [pc, #188]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004690:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004694:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004698:	4b2c      	ldr	r3, [pc, #176]	@ (800474c <HAL_I2C_MspInit+0x164>)
 800469a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800469e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046a2:	613b      	str	r3, [r7, #16]
 80046a4:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 80046a6:	e04a      	b.n	800473e <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a29      	ldr	r2, [pc, #164]	@ (8004754 <HAL_I2C_MspInit+0x16c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d145      	bne.n	800473e <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80046b2:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80046be:	2300      	movs	r3, #0
 80046c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80046c4:	f107 0318 	add.w	r3, r7, #24
 80046c8:	4618      	mov	r0, r3
 80046ca:	f005 f841 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 80046d4:	f7ff fefc 	bl	80044d0 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80046d8:	4b1c      	ldr	r3, [pc, #112]	@ (800474c <HAL_I2C_MspInit+0x164>)
 80046da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046de:	4a1b      	ldr	r2, [pc, #108]	@ (800474c <HAL_I2C_MspInit+0x164>)
 80046e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046e4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80046e8:	4b18      	ldr	r3, [pc, #96]	@ (800474c <HAL_I2C_MspInit+0x164>)
 80046ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046f2:	60fb      	str	r3, [r7, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80046f6:	2330      	movs	r3, #48	@ 0x30
 80046f8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80046fc:	2312      	movs	r3, #18
 80046fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004702:	2300      	movs	r3, #0
 8004704:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004708:	2300      	movs	r3, #0
 800470a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800470e:	2304      	movs	r3, #4
 8004710:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004714:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004718:	4619      	mov	r1, r3
 800471a:	480f      	ldr	r0, [pc, #60]	@ (8004758 <HAL_I2C_MspInit+0x170>)
 800471c:	f001 f89e 	bl	800585c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004720:	4b0a      	ldr	r3, [pc, #40]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004722:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004726:	4a09      	ldr	r2, [pc, #36]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004728:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800472c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004730:	4b06      	ldr	r3, [pc, #24]	@ (800474c <HAL_I2C_MspInit+0x164>)
 8004732:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800473a:	60bb      	str	r3, [r7, #8]
 800473c:	68bb      	ldr	r3, [r7, #8]
}
 800473e:	bf00      	nop
 8004740:	37f8      	adds	r7, #248	@ 0xf8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	40005400 	.word	0x40005400
 800474c:	46020c00 	.word	0x46020c00
 8004750:	42020400 	.word	0x42020400
 8004754:	40005800 	.word	0x40005800
 8004758:	42021c00 	.word	0x42021c00

0800475c <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a17      	ldr	r2, [pc, #92]	@ (80047c8 <HAL_I2C_MspDeInit+0x6c>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d112      	bne.n	8004794 <HAL_I2C_MspDeInit+0x38>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800476e:	4b17      	ldr	r3, [pc, #92]	@ (80047cc <HAL_I2C_MspDeInit+0x70>)
 8004770:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004774:	4a15      	ldr	r2, [pc, #84]	@ (80047cc <HAL_I2C_MspDeInit+0x70>)
 8004776:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800477a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800477e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004782:	4813      	ldr	r0, [pc, #76]	@ (80047d0 <HAL_I2C_MspDeInit+0x74>)
 8004784:	f001 fa4a 	bl	8005c1c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8004788:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800478c:	4810      	ldr	r0, [pc, #64]	@ (80047d0 <HAL_I2C_MspDeInit+0x74>)
 800478e:	f001 fa45 	bl	8005c1c <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8004792:	e014      	b.n	80047be <HAL_I2C_MspDeInit+0x62>
  else if(hi2c->Instance==I2C2)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a0e      	ldr	r2, [pc, #56]	@ (80047d4 <HAL_I2C_MspDeInit+0x78>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d10f      	bne.n	80047be <HAL_I2C_MspDeInit+0x62>
    __HAL_RCC_I2C2_CLK_DISABLE();
 800479e:	4b0b      	ldr	r3, [pc, #44]	@ (80047cc <HAL_I2C_MspDeInit+0x70>)
 80047a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047a4:	4a09      	ldr	r2, [pc, #36]	@ (80047cc <HAL_I2C_MspDeInit+0x70>)
 80047a6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80047aa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_4);
 80047ae:	2110      	movs	r1, #16
 80047b0:	4809      	ldr	r0, [pc, #36]	@ (80047d8 <HAL_I2C_MspDeInit+0x7c>)
 80047b2:	f001 fa33 	bl	8005c1c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_5);
 80047b6:	2120      	movs	r1, #32
 80047b8:	4807      	ldr	r0, [pc, #28]	@ (80047d8 <HAL_I2C_MspDeInit+0x7c>)
 80047ba:	f001 fa2f 	bl	8005c1c <HAL_GPIO_DeInit>
}
 80047be:	bf00      	nop
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40005400 	.word	0x40005400
 80047cc:	46020c00 	.word	0x46020c00
 80047d0:	42020400 	.word	0x42020400
 80047d4:	40005800 	.word	0x40005800
 80047d8:	42021c00 	.word	0x42021c00

080047dc <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b0c8      	sub	sp, #288	@ 0x120
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80047e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80047ea:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047ec:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80047f0:	2200      	movs	r2, #0
 80047f2:	601a      	str	r2, [r3, #0]
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	609a      	str	r2, [r3, #8]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80047fc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004800:	22c8      	movs	r2, #200	@ 0xc8
 8004802:	2100      	movs	r1, #0
 8004804:	4618      	mov	r0, r3
 8004806:	f009 f95c 	bl	800dac2 <memset>
  if(hospi->Instance==OCTOSPI1)
 800480a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800480e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4aa6      	ldr	r2, [pc, #664]	@ (8004ab0 <HAL_OSPI_MspInit+0x2d4>)
 8004818:	4293      	cmp	r3, r2
 800481a:	f040 815d 	bne.w	8004ad8 <HAL_OSPI_MspInit+0x2fc>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800481e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004822:	f04f 0300 	mov.w	r3, #0
 8004826:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 800482a:	2300      	movs	r3, #0
 800482c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004830:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004834:	4618      	mov	r0, r3
 8004836:	f004 ff8b 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 8004840:	f7ff fe46 	bl	80044d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8004844:	4b9b      	ldr	r3, [pc, #620]	@ (8004ab4 <HAL_OSPI_MspInit+0x2d8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3301      	adds	r3, #1
 800484a:	4a9a      	ldr	r2, [pc, #616]	@ (8004ab4 <HAL_OSPI_MspInit+0x2d8>)
 800484c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 800484e:	4b99      	ldr	r3, [pc, #612]	@ (8004ab4 <HAL_OSPI_MspInit+0x2d8>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d10e      	bne.n	8004874 <HAL_OSPI_MspInit+0x98>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8004856:	4b98      	ldr	r3, [pc, #608]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004858:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800485c:	4a96      	ldr	r2, [pc, #600]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800485e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004862:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004866:	4b94      	ldr	r3, [pc, #592]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004868:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800486c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004870:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8004874:	4b90      	ldr	r3, [pc, #576]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800487a:	4a8f      	ldr	r2, [pc, #572]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800487c:	f043 0310 	orr.w	r3, r3, #16
 8004880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004884:	4b8c      	ldr	r3, [pc, #560]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004892:	4b89      	ldr	r3, [pc, #548]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004898:	4a87      	ldr	r2, [pc, #540]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800489a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800489e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048a2:	4b85      	ldr	r3, [pc, #532]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80048ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80048b0:	4b81      	ldr	r3, [pc, #516]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048b6:	4a80      	ldr	r2, [pc, #512]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048b8:	f043 0310 	orr.w	r3, r3, #16
 80048bc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048c0:	4b7d      	ldr	r3, [pc, #500]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048c6:	f003 0310 	and.w	r3, r3, #16
 80048ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80048cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048ce:	4b7a      	ldr	r3, [pc, #488]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048d4:	4a78      	ldr	r2, [pc, #480]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048d6:	f043 0308 	orr.w	r3, r3, #8
 80048da:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048de:	4b76      	ldr	r3, [pc, #472]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80048ec:	4b72      	ldr	r3, [pc, #456]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048f2:	4a71      	ldr	r2, [pc, #452]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048f4:	f043 0320 	orr.w	r3, r3, #32
 80048f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80048fc:	4b6e      	ldr	r3, [pc, #440]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 80048fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004902:	f003 0320 	and.w	r3, r3, #32
 8004906:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800490a:	4b6b      	ldr	r3, [pc, #428]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800490c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004910:	4a69      	ldr	r2, [pc, #420]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004916:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800491a:	4b67      	ldr	r3, [pc, #412]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800491c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004924:	627b      	str	r3, [r7, #36]	@ 0x24
 8004926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004928:	4b63      	ldr	r3, [pc, #396]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800492a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800492e:	4a62      	ldr	r2, [pc, #392]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004930:	f043 0304 	orr.w	r3, r3, #4
 8004934:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004938:	4b5f      	ldr	r3, [pc, #380]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800493a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800493e:	f003 0204 	and.w	r2, r3, #4
 8004942:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004946:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800494a:	601a      	str	r2, [r3, #0]
 800494c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004950:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004954:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004956:	4b58      	ldr	r3, [pc, #352]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004958:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800495c:	4a56      	ldr	r2, [pc, #344]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 800495e:	f043 0302 	orr.w	r3, r3, #2
 8004962:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004966:	4b54      	ldr	r3, [pc, #336]	@ (8004ab8 <HAL_OSPI_MspInit+0x2dc>)
 8004968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800496c:	f003 0202 	and.w	r2, r3, #2
 8004970:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004974:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800497e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004982:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8004984:	2301      	movs	r3, #1
 8004986:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498a:	2302      	movs	r3, #2
 800498c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004990:	2300      	movs	r3, #0
 8004992:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004996:	2303      	movs	r3, #3
 8004998:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800499c:	2303      	movs	r3, #3
 800499e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 80049a2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80049a6:	4619      	mov	r1, r3
 80049a8:	4844      	ldr	r0, [pc, #272]	@ (8004abc <HAL_OSPI_MspInit+0x2e0>)
 80049aa:	f000 ff57 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 80049ae:	2308      	movs	r3, #8
 80049b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b4:	2302      	movs	r3, #2
 80049b6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ba:	2300      	movs	r3, #0
 80049bc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c0:	2303      	movs	r3, #3
 80049c2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80049c6:	2303      	movs	r3, #3
 80049c8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 80049cc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80049d0:	4619      	mov	r1, r3
 80049d2:	483b      	ldr	r0, [pc, #236]	@ (8004ac0 <HAL_OSPI_MspInit+0x2e4>)
 80049d4:	f000 ff42 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 80049d8:	2380      	movs	r3, #128	@ 0x80
 80049da:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049de:	2302      	movs	r3, #2
 80049e0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049e4:	2300      	movs	r3, #0
 80049e6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049ea:	2303      	movs	r3, #3
 80049ec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80049f0:	230a      	movs	r3, #10
 80049f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 80049f6:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 80049fa:	4619      	mov	r1, r3
 80049fc:	4831      	ldr	r0, [pc, #196]	@ (8004ac4 <HAL_OSPI_MspInit+0x2e8>)
 80049fe:	f000 ff2d 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8004a02:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004a06:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a10:	2300      	movs	r3, #0
 8004a12:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a16:	2303      	movs	r3, #3
 8004a18:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004a1c:	230a      	movs	r3, #10
 8004a1e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004a22:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004a26:	4619      	mov	r1, r3
 8004a28:	4827      	ldr	r0, [pc, #156]	@ (8004ac8 <HAL_OSPI_MspInit+0x2ec>)
 8004a2a:	f000 ff17 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8004a2e:	2304      	movs	r3, #4
 8004a30:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a34:	2302      	movs	r3, #2
 8004a36:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a40:	2303      	movs	r3, #3
 8004a42:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8004a46:	2303      	movs	r3, #3
 8004a48:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8004a4c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004a50:	4619      	mov	r1, r3
 8004a52:	481e      	ldr	r0, [pc, #120]	@ (8004acc <HAL_OSPI_MspInit+0x2f0>)
 8004a54:	f000 ff02 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8004a58:	2308      	movs	r3, #8
 8004a5a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a5e:	2302      	movs	r3, #2
 8004a60:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a64:	2300      	movs	r3, #0
 8004a66:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004a70:	230a      	movs	r3, #10
 8004a72:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8004a76:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	4814      	ldr	r0, [pc, #80]	@ (8004ad0 <HAL_OSPI_MspInit+0x2f4>)
 8004a7e:	f000 feed 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8004a82:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004a86:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a96:	2303      	movs	r3, #3
 8004a98:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8004a9c:	230a      	movs	r3, #10
 8004a9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aa2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	480a      	ldr	r0, [pc, #40]	@ (8004ad4 <HAL_OSPI_MspInit+0x2f8>)
 8004aaa:	f000 fed7 	bl	800585c <HAL_GPIO_Init>
    /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

    /* USER CODE END OCTOSPI2_MspInit 1 */
  }

}
 8004aae:	e0ed      	b.n	8004c8c <HAL_OSPI_MspInit+0x4b0>
 8004ab0:	420d1400 	.word	0x420d1400
 8004ab4:	200014d0 	.word	0x200014d0
 8004ab8:	46020c00 	.word	0x46020c00
 8004abc:	42022000 	.word	0x42022000
 8004ac0:	42021000 	.word	0x42021000
 8004ac4:	42020c00 	.word	0x42020c00
 8004ac8:	42021400 	.word	0x42021400
 8004acc:	42021c00 	.word	0x42021c00
 8004ad0:	42020800 	.word	0x42020800
 8004ad4:	42020400 	.word	0x42020400
  else if(hospi->Instance==OCTOSPI2)
 8004ad8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004adc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a6c      	ldr	r2, [pc, #432]	@ (8004c98 <HAL_OSPI_MspInit+0x4bc>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	f040 80d0 	bne.w	8004c8c <HAL_OSPI_MspInit+0x4b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8004aec:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004af0:	f04f 0300 	mov.w	r3, #0
 8004af4:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004afe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004b02:	4618      	mov	r0, r3
 8004b04:	f004 fe24 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <HAL_OSPI_MspInit+0x336>
      Error_Handler();
 8004b0e:	f7ff fcdf 	bl	80044d0 <Error_Handler>
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8004b12:	4b62      	ldr	r3, [pc, #392]	@ (8004c9c <HAL_OSPI_MspInit+0x4c0>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	3301      	adds	r3, #1
 8004b18:	4a60      	ldr	r2, [pc, #384]	@ (8004c9c <HAL_OSPI_MspInit+0x4c0>)
 8004b1a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8004b1c:	4b5f      	ldr	r3, [pc, #380]	@ (8004c9c <HAL_OSPI_MspInit+0x4c0>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d116      	bne.n	8004b52 <HAL_OSPI_MspInit+0x376>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8004b24:	4b5e      	ldr	r3, [pc, #376]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b2a:	4a5d      	ldr	r2, [pc, #372]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b30:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b34:	4b5a      	ldr	r3, [pc, #360]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b3a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004b3e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004b42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004b4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b50:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8004b52:	4b53      	ldr	r3, [pc, #332]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b58:	4a51      	ldr	r2, [pc, #324]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b62:	4b4f      	ldr	r3, [pc, #316]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b68:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8004b6c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004b70:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004b7a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b7e:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004b80:	4b47      	ldr	r3, [pc, #284]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b86:	4a46      	ldr	r2, [pc, #280]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b8c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b90:	4b43      	ldr	r3, [pc, #268]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004b92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b96:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8004b9a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004b9e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ba8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004bac:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004bae:	4b3c      	ldr	r3, [pc, #240]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bb4:	4a3a      	ldr	r2, [pc, #232]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bbe:	4b38      	ldr	r3, [pc, #224]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bc4:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8004bc8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004bcc:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004bd6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004bda:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004bdc:	4b30      	ldr	r3, [pc, #192]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004be2:	4a2f      	ldr	r2, [pc, #188]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004be4:	f043 0320 	orr.w	r3, r3, #32
 8004be8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004bec:	4b2c      	ldr	r3, [pc, #176]	@ (8004ca0 <HAL_OSPI_MspInit+0x4c4>)
 8004bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bf2:	f003 0220 	and.w	r2, r3, #32
 8004bf6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004bfa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c04:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004c08:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8004c0a:	2320      	movs	r3, #32
 8004c0c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c10:	2302      	movs	r3, #2
 8004c12:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c1c:	2303      	movs	r3, #3
 8004c1e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8004c22:	2305      	movs	r3, #5
 8004c24:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8004c28:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	481d      	ldr	r0, [pc, #116]	@ (8004ca4 <HAL_OSPI_MspInit+0x4c8>)
 8004c30:	f000 fe14 	bl	800585c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8004c34:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8004c38:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8004c4e:	2305      	movs	r3, #5
 8004c50:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004c54:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004c58:	4619      	mov	r1, r3
 8004c5a:	4813      	ldr	r0, [pc, #76]	@ (8004ca8 <HAL_OSPI_MspInit+0x4cc>)
 8004c5c:	f000 fdfe 	bl	800585c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8004c60:	f241 031f 	movw	r3, #4127	@ 0x101f
 8004c64:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c68:	2302      	movs	r3, #2
 8004c6a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c74:	2303      	movs	r3, #3
 8004c76:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8004c7a:	2305      	movs	r3, #5
 8004c7c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004c80:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8004c84:	4619      	mov	r1, r3
 8004c86:	4809      	ldr	r0, [pc, #36]	@ (8004cac <HAL_OSPI_MspInit+0x4d0>)
 8004c88:	f000 fde8 	bl	800585c <HAL_GPIO_Init>
}
 8004c8c:	bf00      	nop
 8004c8e:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	420d2400 	.word	0x420d2400
 8004c9c:	200014d0 	.word	0x200014d0
 8004ca0:	46020c00 	.word	0x46020c00
 8004ca4:	42022000 	.word	0x42022000
 8004ca8:	42021c00 	.word	0x42021c00
 8004cac:	42021400 	.word	0x42021400

08004cb0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b0be      	sub	sp, #248	@ 0xf8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	605a      	str	r2, [r3, #4]
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	60da      	str	r2, [r3, #12]
 8004cc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004cc8:	f107 0318 	add.w	r3, r7, #24
 8004ccc:	22c8      	movs	r2, #200	@ 0xc8
 8004cce:	2100      	movs	r1, #0
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f008 fef6 	bl	800dac2 <memset>
  if(hspi->Instance==SPI2)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a39      	ldr	r2, [pc, #228]	@ (8004dc0 <HAL_SPI_MspInit+0x110>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d16b      	bne.n	8004db8 <HAL_SPI_MspInit+0x108>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004ce0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8004cec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cf4:	f107 0318 	add.w	r3, r7, #24
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f004 fd29 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8004d04:	f7ff fbe4 	bl	80044d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004d08:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d14:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004d18:	4b2a      	ldr	r3, [pc, #168]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d26:	4b27      	ldr	r3, [pc, #156]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d2c:	4a25      	ldr	r2, [pc, #148]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d2e:	f043 0308 	orr.w	r3, r3, #8
 8004d32:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d36:	4b23      	ldr	r3, [pc, #140]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	613b      	str	r3, [r7, #16]
 8004d42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d44:	4b1f      	ldr	r3, [pc, #124]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d4c:	f043 0302 	orr.w	r3, r3, #2
 8004d50:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004d54:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc4 <HAL_SPI_MspInit+0x114>)
 8004d56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	60fb      	str	r3, [r7, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
    PD4     ------> SPI2_MOSI
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8004d62:	231a      	movs	r3, #26
 8004d64:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d74:	2300      	movs	r3, #0
 8004d76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004d7a:	2305      	movs	r3, #5
 8004d7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004d80:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004d84:	4619      	mov	r1, r3
 8004d86:	4810      	ldr	r0, [pc, #64]	@ (8004dc8 <HAL_SPI_MspInit+0x118>)
 8004d88:	f000 fd68 	bl	800585c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8004d8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004d90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d94:	2302      	movs	r3, #2
 8004d96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004da0:	2300      	movs	r3, #0
 8004da2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004da6:	2305      	movs	r3, #5
 8004da8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8004dac:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004db0:	4619      	mov	r1, r3
 8004db2:	4806      	ldr	r0, [pc, #24]	@ (8004dcc <HAL_SPI_MspInit+0x11c>)
 8004db4:	f000 fd52 	bl	800585c <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004db8:	bf00      	nop
 8004dba:	37f8      	adds	r7, #248	@ 0xf8
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	40003800 	.word	0x40003800
 8004dc4:	46020c00 	.word	0x46020c00
 8004dc8:	42020c00 	.word	0x42020c00
 8004dcc:	42020400 	.word	0x42020400

08004dd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b0be      	sub	sp, #248	@ 0xf8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dd8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	605a      	str	r2, [r3, #4]
 8004de2:	609a      	str	r2, [r3, #8]
 8004de4:	60da      	str	r2, [r3, #12]
 8004de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004de8:	f107 0318 	add.w	r3, r7, #24
 8004dec:	22c8      	movs	r2, #200	@ 0xc8
 8004dee:	2100      	movs	r1, #0
 8004df0:	4618      	mov	r0, r3
 8004df2:	f008 fe66 	bl	800dac2 <memset>
  if(huart->Instance==UART4)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a4c      	ldr	r2, [pc, #304]	@ (8004f2c <HAL_UART_MspInit+0x15c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d146      	bne.n	8004e8e <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004e00:	f04f 0208 	mov.w	r2, #8
 8004e04:	f04f 0300 	mov.w	r3, #0
 8004e08:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e10:	f107 0318 	add.w	r3, r7, #24
 8004e14:	4618      	mov	r0, r3
 8004e16:	f004 fc9b 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8004e20:	f7ff fb56 	bl	80044d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004e24:	4b42      	ldr	r3, [pc, #264]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004e26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e2a:	4a41      	ldr	r2, [pc, #260]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004e2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e30:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004e34:	4b3e      	ldr	r3, [pc, #248]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004e36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e3a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e3e:	617b      	str	r3, [r7, #20]
 8004e40:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e42:	4b3b      	ldr	r3, [pc, #236]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e48:	4a39      	ldr	r2, [pc, #228]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004e4a:	f043 0304 	orr.w	r3, r3, #4
 8004e4e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004e52:	4b37      	ldr	r3, [pc, #220]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e58:	f003 0304 	and.w	r3, r3, #4
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8004e60:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004e64:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e68:	2302      	movs	r3, #2
 8004e6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e74:	2300      	movs	r3, #0
 8004e76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004e7a:	2308      	movs	r3, #8
 8004e7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e80:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004e84:	4619      	mov	r1, r3
 8004e86:	482b      	ldr	r0, [pc, #172]	@ (8004f34 <HAL_UART_MspInit+0x164>)
 8004e88:	f000 fce8 	bl	800585c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8004e8c:	e04a      	b.n	8004f24 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART1)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a29      	ldr	r2, [pc, #164]	@ (8004f38 <HAL_UART_MspInit+0x168>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d145      	bne.n	8004f24 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004e98:	f04f 0201 	mov.w	r2, #1
 8004e9c:	f04f 0300 	mov.w	r3, #0
 8004ea0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ea8:	f107 0318 	add.w	r3, r7, #24
 8004eac:	4618      	mov	r0, r3
 8004eae:	f004 fc4f 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <HAL_UART_MspInit+0xec>
      Error_Handler();
 8004eb8:	f7ff fb0a 	bl	80044d0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004ebe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004ec4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ec8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8004ecc:	4b18      	ldr	r3, [pc, #96]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004ece:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ed2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eda:	4b15      	ldr	r3, [pc, #84]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ee0:	4a13      	ldr	r2, [pc, #76]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004eea:	4b11      	ldr	r3, [pc, #68]	@ (8004f30 <HAL_UART_MspInit+0x160>)
 8004eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ef0:	f003 0301 	and.w	r3, r3, #1
 8004ef4:	60bb      	str	r3, [r7, #8]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8004ef8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004efc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f00:	2302      	movs	r3, #2
 8004f02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f06:	2300      	movs	r3, #0
 8004f08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f12:	2307      	movs	r3, #7
 8004f14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f18:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	4807      	ldr	r0, [pc, #28]	@ (8004f3c <HAL_UART_MspInit+0x16c>)
 8004f20:	f000 fc9c 	bl	800585c <HAL_GPIO_Init>
}
 8004f24:	bf00      	nop
 8004f26:	37f8      	adds	r7, #248	@ 0xf8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	40004c00 	.word	0x40004c00
 8004f30:	46020c00 	.word	0x46020c00
 8004f34:	42020800 	.word	0x42020800
 8004f38:	40013800 	.word	0x40013800
 8004f3c:	42020000 	.word	0x42020000

08004f40 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b0be      	sub	sp, #248	@ 0xf8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f48:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	605a      	str	r2, [r3, #4]
 8004f52:	609a      	str	r2, [r3, #8]
 8004f54:	60da      	str	r2, [r3, #12]
 8004f56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f58:	f107 0318 	add.w	r3, r7, #24
 8004f5c:	22c8      	movs	r2, #200	@ 0xc8
 8004f5e:	2100      	movs	r1, #0
 8004f60:	4618      	mov	r0, r3
 8004f62:	f008 fdae 	bl	800dac2 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a38      	ldr	r2, [pc, #224]	@ (800504c <HAL_PCD_MspInit+0x10c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d169      	bne.n	8005044 <HAL_PCD_MspInit+0x104>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8004f70:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004f74:	f04f 0300 	mov.w	r3, #0
 8004f78:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f82:	f107 0318 	add.w	r3, r7, #24
 8004f86:	4618      	mov	r0, r3
 8004f88:	f004 fbe2 	bl	8009750 <HAL_RCCEx_PeriphCLKConfig>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 8004f92:	f7ff fa9d 	bl	80044d0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f96:	4b2e      	ldr	r3, [pc, #184]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8004f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8004fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	617b      	str	r3, [r7, #20]
 8004fb2:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8004fb4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004fb8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8004fce:	230a      	movs	r3, #10
 8004fd0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fd4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004fd8:	4619      	mov	r1, r3
 8004fda:	481e      	ldr	r0, [pc, #120]	@ (8005054 <HAL_PCD_MspInit+0x114>)
 8004fdc:	f000 fc3e 	bl	800585c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8004fe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8004fe8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004ff0:	4b17      	ldr	r3, [pc, #92]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8004ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ffa:	613b      	str	r3, [r7, #16]
 8004ffc:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ffe:	4b14      	ldr	r3, [pc, #80]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8005000:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d119      	bne.n	8005040 <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800500c:	4b10      	ldr	r3, [pc, #64]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 800500e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005012:	4a0f      	ldr	r2, [pc, #60]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8005014:	f043 0304 	orr.w	r3, r3, #4
 8005018:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800501c:	4b0c      	ldr	r3, [pc, #48]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 800501e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005022:	f003 0304 	and.w	r3, r3, #4
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800502a:	f003 f8c5 	bl	80081b8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800502e:	4b08      	ldr	r3, [pc, #32]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8005030:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005034:	4a06      	ldr	r2, [pc, #24]	@ (8005050 <HAL_PCD_MspInit+0x110>)
 8005036:	f023 0304 	bic.w	r3, r3, #4
 800503a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800503e:	e001      	b.n	8005044 <HAL_PCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 8005040:	f003 f8ba 	bl	80081b8 <HAL_PWREx_EnableVddUSB>
}
 8005044:	bf00      	nop
 8005046:	37f8      	adds	r7, #248	@ 0xf8
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	42040000 	.word	0x42040000
 8005050:	46020c00 	.word	0x46020c00
 8005054:	42020000 	.word	0x42020000

08005058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005058:	b480      	push	{r7}
 800505a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800505c:	bf00      	nop
 800505e:	e7fd      	b.n	800505c <NMI_Handler+0x4>

08005060 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005060:	b480      	push	{r7}
 8005062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005064:	bf00      	nop
 8005066:	e7fd      	b.n	8005064 <HardFault_Handler+0x4>

08005068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005068:	b480      	push	{r7}
 800506a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800506c:	bf00      	nop
 800506e:	e7fd      	b.n	800506c <MemManage_Handler+0x4>

08005070 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005074:	bf00      	nop
 8005076:	e7fd      	b.n	8005074 <BusFault_Handler+0x4>

08005078 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005078:	b480      	push	{r7}
 800507a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <UsageFault_Handler+0x4>

08005080 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005084:	bf00      	nop
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr

0800508e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800508e:	b480      	push	{r7}
 8005090:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005092:	bf00      	nop
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr

080050aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050aa:	b580      	push	{r7, lr}
 80050ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050ae:	f000 f9ad 	bl	800540c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050b2:	bf00      	nop
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050b6:	b580      	push	{r7, lr}
 80050b8:	b086      	sub	sp, #24
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	60f8      	str	r0, [r7, #12]
 80050be:	60b9      	str	r1, [r7, #8]
 80050c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	e00a      	b.n	80050de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80050c8:	f3af 8000 	nop.w
 80050cc:	4601      	mov	r1, r0
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	1c5a      	adds	r2, r3, #1
 80050d2:	60ba      	str	r2, [r7, #8]
 80050d4:	b2ca      	uxtb	r2, r1
 80050d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	3301      	adds	r3, #1
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	dbf0      	blt.n	80050c8 <_read+0x12>
  }

  return len;
 80050e6:	687b      	ldr	r3, [r7, #4]
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050fc:	2300      	movs	r3, #0
 80050fe:	617b      	str	r3, [r7, #20]
 8005100:	e009      	b.n	8005116 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	1c5a      	adds	r2, r3, #1
 8005106:	60ba      	str	r2, [r7, #8]
 8005108:	781b      	ldrb	r3, [r3, #0]
 800510a:	4618      	mov	r0, r3
 800510c:	f7fe fc74 	bl	80039f8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	3301      	adds	r3, #1
 8005114:	617b      	str	r3, [r7, #20]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	429a      	cmp	r2, r3
 800511c:	dbf1      	blt.n	8005102 <_write+0x12>
  }
  return len;
 800511e:	687b      	ldr	r3, [r7, #4]
}
 8005120:	4618      	mov	r0, r3
 8005122:	3718      	adds	r7, #24
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <_close>:

int _close(int file)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005130:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005134:	4618      	mov	r0, r3
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005150:	605a      	str	r2, [r3, #4]
  return 0;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <_isatty>:

int _isatty(int file)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005168:	2301      	movs	r3, #1
}
 800516a:	4618      	mov	r0, r3
 800516c:	370c      	adds	r7, #12
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr

08005176 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	60f8      	str	r0, [r7, #12]
 800517e:	60b9      	str	r1, [r7, #8]
 8005180:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3714      	adds	r7, #20
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005198:	4a14      	ldr	r2, [pc, #80]	@ (80051ec <_sbrk+0x5c>)
 800519a:	4b15      	ldr	r3, [pc, #84]	@ (80051f0 <_sbrk+0x60>)
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051a4:	4b13      	ldr	r3, [pc, #76]	@ (80051f4 <_sbrk+0x64>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d102      	bne.n	80051b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051ac:	4b11      	ldr	r3, [pc, #68]	@ (80051f4 <_sbrk+0x64>)
 80051ae:	4a12      	ldr	r2, [pc, #72]	@ (80051f8 <_sbrk+0x68>)
 80051b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051b2:	4b10      	ldr	r3, [pc, #64]	@ (80051f4 <_sbrk+0x64>)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4413      	add	r3, r2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d207      	bcs.n	80051d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051c0:	f008 fcce 	bl	800db60 <__errno>
 80051c4:	4603      	mov	r3, r0
 80051c6:	220c      	movs	r2, #12
 80051c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051ca:	f04f 33ff 	mov.w	r3, #4294967295
 80051ce:	e009      	b.n	80051e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051d0:	4b08      	ldr	r3, [pc, #32]	@ (80051f4 <_sbrk+0x64>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051d6:	4b07      	ldr	r3, [pc, #28]	@ (80051f4 <_sbrk+0x64>)
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	4a05      	ldr	r2, [pc, #20]	@ (80051f4 <_sbrk+0x64>)
 80051e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051e2:	68fb      	ldr	r3, [r7, #12]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	200c0000 	.word	0x200c0000
 80051f0:	00000400 	.word	0x00000400
 80051f4:	200014d4 	.word	0x200014d4
 80051f8:	20001650 	.word	0x20001650

080051fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005200:	4b18      	ldr	r3, [pc, #96]	@ (8005264 <SystemInit+0x68>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005206:	4a17      	ldr	r2, [pc, #92]	@ (8005264 <SystemInit+0x68>)
 8005208:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800520c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8005210:	4b15      	ldr	r3, [pc, #84]	@ (8005268 <SystemInit+0x6c>)
 8005212:	2201      	movs	r2, #1
 8005214:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8005216:	4b14      	ldr	r3, [pc, #80]	@ (8005268 <SystemInit+0x6c>)
 8005218:	2200      	movs	r2, #0
 800521a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800521c:	4b12      	ldr	r3, [pc, #72]	@ (8005268 <SystemInit+0x6c>)
 800521e:	2200      	movs	r2, #0
 8005220:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8005222:	4b11      	ldr	r3, [pc, #68]	@ (8005268 <SystemInit+0x6c>)
 8005224:	2200      	movs	r2, #0
 8005226:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8005228:	4b0f      	ldr	r3, [pc, #60]	@ (8005268 <SystemInit+0x6c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a0e      	ldr	r2, [pc, #56]	@ (8005268 <SystemInit+0x6c>)
 800522e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8005232:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8005236:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8005238:	4b0b      	ldr	r3, [pc, #44]	@ (8005268 <SystemInit+0x6c>)
 800523a:	2200      	movs	r2, #0
 800523c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800523e:	4b0a      	ldr	r3, [pc, #40]	@ (8005268 <SystemInit+0x6c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a09      	ldr	r2, [pc, #36]	@ (8005268 <SystemInit+0x6c>)
 8005244:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005248:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800524a:	4b07      	ldr	r3, [pc, #28]	@ (8005268 <SystemInit+0x6c>)
 800524c:	2200      	movs	r2, #0
 800524e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005250:	4b04      	ldr	r3, [pc, #16]	@ (8005264 <SystemInit+0x68>)
 8005252:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005256:	609a      	str	r2, [r3, #8]
  #endif
}
 8005258:	bf00      	nop
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	e000ed00 	.word	0xe000ed00
 8005268:	46020c00 	.word	0x46020c00

0800526c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800526c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80052a4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005270:	f7ff ffc4 	bl	80051fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005274:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005276:	e003      	b.n	8005280 <LoopCopyDataInit>

08005278 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005278:	4b0b      	ldr	r3, [pc, #44]	@ (80052a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800527a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800527c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800527e:	3104      	adds	r1, #4

08005280 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005280:	480a      	ldr	r0, [pc, #40]	@ (80052ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8005282:	4b0b      	ldr	r3, [pc, #44]	@ (80052b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005284:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005286:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005288:	d3f6      	bcc.n	8005278 <CopyDataInit>
	ldr	r2, =_sbss
 800528a:	4a0a      	ldr	r2, [pc, #40]	@ (80052b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800528c:	e002      	b.n	8005294 <LoopFillZerobss>

0800528e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800528e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005290:	f842 3b04 	str.w	r3, [r2], #4

08005294 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005294:	4b08      	ldr	r3, [pc, #32]	@ (80052b8 <LoopForever+0x16>)
	cmp	r2, r3
 8005296:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005298:	d3f9      	bcc.n	800528e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800529a:	f008 fc67 	bl	800db6c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800529e:	f7fe fbbd 	bl	8003a1c <main>

080052a2 <LoopForever>:

LoopForever:
    b LoopForever
 80052a2:	e7fe      	b.n	80052a2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80052a4:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80052a8:	0800e970 	.word	0x0800e970
	ldr	r0, =_sdata
 80052ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80052b0:	200000f4 	.word	0x200000f4
	ldr	r2, =_sbss
 80052b4:	200000f4 	.word	0x200000f4
	ldr	r3, = _ebss
 80052b8:	2000164c 	.word	0x2000164c

080052bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80052bc:	e7fe      	b.n	80052bc <ADC1_IRQHandler>
	...

080052c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80052c4:	4b12      	ldr	r3, [pc, #72]	@ (8005310 <HAL_Init+0x50>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a11      	ldr	r2, [pc, #68]	@ (8005310 <HAL_Init+0x50>)
 80052ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80052d0:	2003      	movs	r0, #3
 80052d2:	f000 f96e 	bl	80055b2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80052d6:	f004 f85d 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 80052da:	4602      	mov	r2, r0
 80052dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005314 <HAL_Init+0x54>)
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	f003 030f 	and.w	r3, r3, #15
 80052e4:	490c      	ldr	r1, [pc, #48]	@ (8005318 <HAL_Init+0x58>)
 80052e6:	5ccb      	ldrb	r3, [r1, r3]
 80052e8:	fa22 f303 	lsr.w	r3, r2, r3
 80052ec:	4a0b      	ldr	r2, [pc, #44]	@ (800531c <HAL_Init+0x5c>)
 80052ee:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80052f0:	2004      	movs	r0, #4
 80052f2:	f000 f9a5 	bl	8005640 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80052f6:	200f      	movs	r0, #15
 80052f8:	f000 f812 	bl	8005320 <HAL_InitTick>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	e002      	b.n	800530c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005306:	f7ff f8e9 	bl	80044dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40022000 	.word	0x40022000
 8005314:	46020c00 	.word	0x46020c00
 8005318:	0800e82c 	.word	0x0800e82c
 800531c:	2000008c 	.word	0x2000008c

08005320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8005328:	2300      	movs	r3, #0
 800532a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 800532c:	4b33      	ldr	r3, [pc, #204]	@ (80053fc <HAL_InitTick+0xdc>)
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e05c      	b.n	80053f2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8005338:	4b31      	ldr	r3, [pc, #196]	@ (8005400 <HAL_InitTick+0xe0>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b04      	cmp	r3, #4
 8005342:	d10c      	bne.n	800535e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8005344:	4b2f      	ldr	r3, [pc, #188]	@ (8005404 <HAL_InitTick+0xe4>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	4b2c      	ldr	r3, [pc, #176]	@ (80053fc <HAL_InitTick+0xdc>)
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	4619      	mov	r1, r3
 800534e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005352:	fbb3 f3f1 	udiv	r3, r3, r1
 8005356:	fbb2 f3f3 	udiv	r3, r2, r3
 800535a:	60fb      	str	r3, [r7, #12]
 800535c:	e037      	b.n	80053ce <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800535e:	f000 f9c7 	bl	80056f0 <HAL_SYSTICK_GetCLKSourceConfig>
 8005362:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b02      	cmp	r3, #2
 8005368:	d023      	beq.n	80053b2 <HAL_InitTick+0x92>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	2b02      	cmp	r3, #2
 800536e:	d82d      	bhi.n	80053cc <HAL_InitTick+0xac>
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d003      	beq.n	800537e <HAL_InitTick+0x5e>
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d00d      	beq.n	8005398 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800537c:	e026      	b.n	80053cc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800537e:	4b21      	ldr	r3, [pc, #132]	@ (8005404 <HAL_InitTick+0xe4>)
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	4b1e      	ldr	r3, [pc, #120]	@ (80053fc <HAL_InitTick+0xdc>)
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	4619      	mov	r1, r3
 8005388:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800538c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005390:	fbb2 f3f3 	udiv	r3, r2, r3
 8005394:	60fb      	str	r3, [r7, #12]
        break;
 8005396:	e01a      	b.n	80053ce <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8005398:	4b18      	ldr	r3, [pc, #96]	@ (80053fc <HAL_InitTick+0xdc>)
 800539a:	781b      	ldrb	r3, [r3, #0]
 800539c:	461a      	mov	r2, r3
 800539e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80053a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80053a6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80053aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ae:	60fb      	str	r3, [r7, #12]
        break;
 80053b0:	e00d      	b.n	80053ce <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80053b2:	4b12      	ldr	r3, [pc, #72]	@ (80053fc <HAL_InitTick+0xdc>)
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	461a      	mov	r2, r3
 80053b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80053bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80053c0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80053c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c8:	60fb      	str	r3, [r7, #12]
        break;
 80053ca:	e000      	b.n	80053ce <HAL_InitTick+0xae>
        break;
 80053cc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 f914 	bl	80055fc <HAL_SYSTICK_Config>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e009      	b.n	80053f2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80053de:	2200      	movs	r2, #0
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	f04f 30ff 	mov.w	r0, #4294967295
 80053e6:	f000 f8ef 	bl	80055c8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80053ea:	4a07      	ldr	r2, [pc, #28]	@ (8005408 <HAL_InitTick+0xe8>)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3710      	adds	r7, #16
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000094 	.word	0x20000094
 8005400:	e000e010 	.word	0xe000e010
 8005404:	2000008c 	.word	0x2000008c
 8005408:	20000090 	.word	0x20000090

0800540c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005410:	4b06      	ldr	r3, [pc, #24]	@ (800542c <HAL_IncTick+0x20>)
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	461a      	mov	r2, r3
 8005416:	4b06      	ldr	r3, [pc, #24]	@ (8005430 <HAL_IncTick+0x24>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4413      	add	r3, r2
 800541c:	4a04      	ldr	r2, [pc, #16]	@ (8005430 <HAL_IncTick+0x24>)
 800541e:	6013      	str	r3, [r2, #0]
}
 8005420:	bf00      	nop
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	20000094 	.word	0x20000094
 8005430:	200014d8 	.word	0x200014d8

08005434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005434:	b480      	push	{r7}
 8005436:	af00      	add	r7, sp, #0
  return uwTick;
 8005438:	4b03      	ldr	r3, [pc, #12]	@ (8005448 <HAL_GetTick+0x14>)
 800543a:	681b      	ldr	r3, [r3, #0]
}
 800543c:	4618      	mov	r0, r3
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr
 8005446:	bf00      	nop
 8005448:	200014d8 	.word	0x200014d8

0800544c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005454:	f7ff ffee 	bl	8005434 <HAL_GetTick>
 8005458:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005464:	d005      	beq.n	8005472 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005466:	4b0a      	ldr	r3, [pc, #40]	@ (8005490 <HAL_Delay+0x44>)
 8005468:	781b      	ldrb	r3, [r3, #0]
 800546a:	461a      	mov	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	4413      	add	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005472:	bf00      	nop
 8005474:	f7ff ffde 	bl	8005434 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	429a      	cmp	r2, r3
 8005482:	d8f7      	bhi.n	8005474 <HAL_Delay+0x28>
  {
  }
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	20000094 	.word	0x20000094

08005494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f003 0307 	and.w	r3, r3, #7
 80054a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054a4:	4b0c      	ldr	r3, [pc, #48]	@ (80054d8 <__NVIC_SetPriorityGrouping+0x44>)
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054aa:	68ba      	ldr	r2, [r7, #8]
 80054ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80054b0:	4013      	ands	r3, r2
 80054b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80054c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054c6:	4a04      	ldr	r2, [pc, #16]	@ (80054d8 <__NVIC_SetPriorityGrouping+0x44>)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	60d3      	str	r3, [r2, #12]
}
 80054cc:	bf00      	nop
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d6:	4770      	bx	lr
 80054d8:	e000ed00 	.word	0xe000ed00

080054dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054dc:	b480      	push	{r7}
 80054de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054e0:	4b04      	ldr	r3, [pc, #16]	@ (80054f4 <__NVIC_GetPriorityGrouping+0x18>)
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	0a1b      	lsrs	r3, r3, #8
 80054e6:	f003 0307 	and.w	r3, r3, #7
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	e000ed00 	.word	0xe000ed00

080054f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	4603      	mov	r3, r0
 8005500:	6039      	str	r1, [r7, #0]
 8005502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005508:	2b00      	cmp	r3, #0
 800550a:	db0a      	blt.n	8005522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	b2da      	uxtb	r2, r3
 8005510:	490c      	ldr	r1, [pc, #48]	@ (8005544 <__NVIC_SetPriority+0x4c>)
 8005512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005516:	0112      	lsls	r2, r2, #4
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	440b      	add	r3, r1
 800551c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005520:	e00a      	b.n	8005538 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	b2da      	uxtb	r2, r3
 8005526:	4908      	ldr	r1, [pc, #32]	@ (8005548 <__NVIC_SetPriority+0x50>)
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	f003 030f 	and.w	r3, r3, #15
 800552e:	3b04      	subs	r3, #4
 8005530:	0112      	lsls	r2, r2, #4
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	440b      	add	r3, r1
 8005536:	761a      	strb	r2, [r3, #24]
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	e000e100 	.word	0xe000e100
 8005548:	e000ed00 	.word	0xe000ed00

0800554c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800554c:	b480      	push	{r7}
 800554e:	b089      	sub	sp, #36	@ 0x24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	f1c3 0307 	rsb	r3, r3, #7
 8005566:	2b04      	cmp	r3, #4
 8005568:	bf28      	it	cs
 800556a:	2304      	movcs	r3, #4
 800556c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3304      	adds	r3, #4
 8005572:	2b06      	cmp	r3, #6
 8005574:	d902      	bls.n	800557c <NVIC_EncodePriority+0x30>
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	3b03      	subs	r3, #3
 800557a:	e000      	b.n	800557e <NVIC_EncodePriority+0x32>
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005580:	f04f 32ff 	mov.w	r2, #4294967295
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	43da      	mvns	r2, r3
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	401a      	ands	r2, r3
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005594:	f04f 31ff 	mov.w	r1, #4294967295
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	fa01 f303 	lsl.w	r3, r1, r3
 800559e:	43d9      	mvns	r1, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055a4:	4313      	orrs	r3, r2
         );
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3724      	adds	r7, #36	@ 0x24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b082      	sub	sp, #8
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f7ff ff6a 	bl	8005494 <__NVIC_SetPriorityGrouping>
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
 80055d4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055d6:	f7ff ff81 	bl	80054dc <__NVIC_GetPriorityGrouping>
 80055da:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	68b9      	ldr	r1, [r7, #8]
 80055e0:	6978      	ldr	r0, [r7, #20]
 80055e2:	f7ff ffb3 	bl	800554c <NVIC_EncodePriority>
 80055e6:	4602      	mov	r2, r0
 80055e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055ec:	4611      	mov	r1, r2
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7ff ff82 	bl	80054f8 <__NVIC_SetPriority>
}
 80055f4:	bf00      	nop
 80055f6:	3718      	adds	r7, #24
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	3b01      	subs	r3, #1
 8005608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800560c:	d301      	bcc.n	8005612 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 800560e:	2301      	movs	r3, #1
 8005610:	e00d      	b.n	800562e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8005612:	4a0a      	ldr	r2, [pc, #40]	@ (800563c <HAL_SYSTICK_Config+0x40>)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3b01      	subs	r3, #1
 8005618:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800561a:	4b08      	ldr	r3, [pc, #32]	@ (800563c <HAL_SYSTICK_Config+0x40>)
 800561c:	2200      	movs	r2, #0
 800561e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8005620:	4b06      	ldr	r3, [pc, #24]	@ (800563c <HAL_SYSTICK_Config+0x40>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a05      	ldr	r2, [pc, #20]	@ (800563c <HAL_SYSTICK_Config+0x40>)
 8005626:	f043 0303 	orr.w	r3, r3, #3
 800562a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	e000e010 	.word	0xe000e010

08005640 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b04      	cmp	r3, #4
 800564c:	d844      	bhi.n	80056d8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 800564e:	a201      	add	r2, pc, #4	@ (adr r2, 8005654 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8005650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005654:	08005677 	.word	0x08005677
 8005658:	08005695 	.word	0x08005695
 800565c:	080056b7 	.word	0x080056b7
 8005660:	080056d9 	.word	0x080056d9
 8005664:	08005669 	.word	0x08005669
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005668:	4b1f      	ldr	r3, [pc, #124]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a1e      	ldr	r2, [pc, #120]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800566e:	f043 0304 	orr.w	r3, r3, #4
 8005672:	6013      	str	r3, [r2, #0]
      break;
 8005674:	e031      	b.n	80056da <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005676:	4b1c      	ldr	r3, [pc, #112]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a1b      	ldr	r2, [pc, #108]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800567c:	f023 0304 	bic.w	r3, r3, #4
 8005680:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8005682:	4b1a      	ldr	r3, [pc, #104]	@ (80056ec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005684:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005688:	4a18      	ldr	r2, [pc, #96]	@ (80056ec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800568a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800568e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8005692:	e022      	b.n	80056da <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8005694:	4b14      	ldr	r3, [pc, #80]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a13      	ldr	r2, [pc, #76]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800569a:	f023 0304 	bic.w	r3, r3, #4
 800569e:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80056a0:	4b12      	ldr	r3, [pc, #72]	@ (80056ec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80056a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056a6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80056aa:	4a10      	ldr	r2, [pc, #64]	@ (80056ec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80056ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80056b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80056b4:	e011      	b.n	80056da <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80056b6:	4b0c      	ldr	r3, [pc, #48]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a0b      	ldr	r2, [pc, #44]	@ (80056e8 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80056bc:	f023 0304 	bic.w	r3, r3, #4
 80056c0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80056c2:	4b0a      	ldr	r3, [pc, #40]	@ (80056ec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80056c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056c8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80056cc:	4a07      	ldr	r2, [pc, #28]	@ (80056ec <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80056ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80056d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80056d6:	e000      	b.n	80056da <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80056d8:	bf00      	nop
  }
}
 80056da:	bf00      	nop
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	e000e010 	.word	0xe000e010
 80056ec:	46020c00 	.word	0x46020c00

080056f0 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80056f6:	4b19      	ldr	r3, [pc, #100]	@ (800575c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d002      	beq.n	8005708 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8005702:	2304      	movs	r3, #4
 8005704:	607b      	str	r3, [r7, #4]
 8005706:	e021      	b.n	800574c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8005708:	4b15      	ldr	r3, [pc, #84]	@ (8005760 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800570a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800570e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005712:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800571a:	d011      	beq.n	8005740 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005722:	d810      	bhi.n	8005746 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d004      	beq.n	8005734 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005730:	d003      	beq.n	800573a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8005732:	e008      	b.n	8005746 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005734:	2300      	movs	r3, #0
 8005736:	607b      	str	r3, [r7, #4]
        break;
 8005738:	e008      	b.n	800574c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 800573a:	2301      	movs	r3, #1
 800573c:	607b      	str	r3, [r7, #4]
        break;
 800573e:	e005      	b.n	800574c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8005740:	2302      	movs	r3, #2
 8005742:	607b      	str	r3, [r7, #4]
        break;
 8005744:	e002      	b.n	800574c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005746:	2300      	movs	r3, #0
 8005748:	607b      	str	r3, [r7, #4]
        break;
 800574a:	bf00      	nop
    }
  }
  return systick_source;
 800574c:	687b      	ldr	r3, [r7, #4]
}
 800574e:	4618      	mov	r0, r3
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	e000e010 	.word	0xe000e010
 8005760:	46020c00 	.word	0x46020c00

08005764 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 800576c:	f7ff fe62 	bl	8005434 <HAL_GetTick>
 8005770:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e06b      	b.n	8005854 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b02      	cmp	r3, #2
 8005786:	d008      	beq.n	800579a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2220      	movs	r2, #32
 800578c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e05c      	b.n	8005854 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	695a      	ldr	r2, [r3, #20]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f042 0204 	orr.w	r2, r2, #4
 80057a8:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2205      	movs	r2, #5
 80057ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80057b2:	e020      	b.n	80057f6 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80057b4:	f7ff fe3e 	bl	8005434 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b05      	cmp	r3, #5
 80057c0:	d919      	bls.n	80057f6 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c6:	f043 0210 	orr.w	r2, r3, #16
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2203      	movs	r2, #3
 80057d2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d003      	beq.n	80057ea <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e6:	2201      	movs	r2, #1
 80057e8:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e02e      	b.n	8005854 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0d7      	beq.n	80057b4 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695a      	ldr	r2, [r3, #20]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f042 0202 	orr.w	r2, r2, #2
 8005812:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2204      	movs	r2, #4
 8005818:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8005824:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005836:	2b00      	cmp	r3, #0
 8005838:	d007      	beq.n	800584a <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800583e:	2201      	movs	r2, #1
 8005840:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	2200      	movs	r2, #0
 8005848:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005852:	2300      	movs	r3, #0
}
 8005854:	4618      	mov	r0, r3
 8005856:	3710      	adds	r7, #16
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 800585c:	b480      	push	{r7}
 800585e:	b089      	sub	sp, #36	@ 0x24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005866:	2300      	movs	r3, #0
 8005868:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800586e:	e1c2      	b.n	8005bf6 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	2101      	movs	r1, #1
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	fa01 f303 	lsl.w	r3, r1, r3
 800587c:	4013      	ands	r3, r2
 800587e:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2b00      	cmp	r3, #0
 8005888:	f000 81b2 	beq.w	8005bf0 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	4a55      	ldr	r2, [pc, #340]	@ (80059e4 <HAL_GPIO_Init+0x188>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d15d      	bne.n	8005950 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800589a:	2201      	movs	r2, #1
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	43db      	mvns	r3, r3
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	4013      	ands	r3, r2
 80058a8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f003 0201 	and.w	r2, r3, #1
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	fa02 f303 	lsl.w	r3, r2, r3
 80058b8:	69fa      	ldr	r2, [r7, #28]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	69fa      	ldr	r2, [r7, #28]
 80058c2:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80058c4:	4a48      	ldr	r2, [pc, #288]	@ (80059e8 <HAL_GPIO_Init+0x18c>)
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058cc:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80058ce:	4a46      	ldr	r2, [pc, #280]	@ (80059e8 <HAL_GPIO_Init+0x18c>)
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	00db      	lsls	r3, r3, #3
 80058d4:	4413      	add	r3, r2
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	08da      	lsrs	r2, r3, #3
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	3208      	adds	r2, #8
 80058e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	f003 0307 	and.w	r3, r3, #7
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	220f      	movs	r2, #15
 80058f2:	fa02 f303 	lsl.w	r3, r2, r3
 80058f6:	43db      	mvns	r3, r3
 80058f8:	69fa      	ldr	r2, [r7, #28]
 80058fa:	4013      	ands	r3, r2
 80058fc:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f003 0307 	and.w	r3, r3, #7
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	220b      	movs	r2, #11
 8005908:	fa02 f303 	lsl.w	r3, r2, r3
 800590c:	69fa      	ldr	r2, [r7, #28]
 800590e:	4313      	orrs	r3, r2
 8005910:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	08da      	lsrs	r2, r3, #3
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	3208      	adds	r2, #8
 800591a:	69f9      	ldr	r1, [r7, #28]
 800591c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	2203      	movs	r2, #3
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	69fa      	ldr	r2, [r7, #28]
 8005934:	4013      	ands	r3, r2
 8005936:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	2202      	movs	r2, #2
 800593e:	fa02 f303 	lsl.w	r3, r2, r3
 8005942:	69fa      	ldr	r2, [r7, #28]
 8005944:	4313      	orrs	r3, r2
 8005946:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	69fa      	ldr	r2, [r7, #28]
 800594c:	601a      	str	r2, [r3, #0]
 800594e:	e067      	b.n	8005a20 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	2b02      	cmp	r3, #2
 8005956:	d003      	beq.n	8005960 <HAL_GPIO_Init+0x104>
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	2b12      	cmp	r3, #18
 800595e:	d145      	bne.n	80059ec <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	08da      	lsrs	r2, r3, #3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	3208      	adds	r2, #8
 8005968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800596c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f003 0307 	and.w	r3, r3, #7
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	220f      	movs	r2, #15
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	4013      	ands	r3, r2
 8005982:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	f003 020f 	and.w	r2, r3, #15
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f003 0307 	and.w	r3, r3, #7
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	fa02 f303 	lsl.w	r3, r2, r3
 8005998:	69fa      	ldr	r2, [r7, #28]
 800599a:	4313      	orrs	r3, r2
 800599c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	08da      	lsrs	r2, r3, #3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	3208      	adds	r2, #8
 80059a6:	69f9      	ldr	r1, [r7, #28]
 80059a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	2203      	movs	r2, #3
 80059b8:	fa02 f303 	lsl.w	r3, r2, r3
 80059bc:	43db      	mvns	r3, r3
 80059be:	69fa      	ldr	r2, [r7, #28]
 80059c0:	4013      	ands	r3, r2
 80059c2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f003 0203 	and.w	r2, r3, #3
 80059cc:	69bb      	ldr	r3, [r7, #24]
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	fa02 f303 	lsl.w	r3, r2, r3
 80059d4:	69fa      	ldr	r2, [r7, #28]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	69fa      	ldr	r2, [r7, #28]
 80059de:	601a      	str	r2, [r3, #0]
 80059e0:	e01e      	b.n	8005a20 <HAL_GPIO_Init+0x1c4>
 80059e2:	bf00      	nop
 80059e4:	46020000 	.word	0x46020000
 80059e8:	0800e884 	.word	0x0800e884
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	005b      	lsls	r3, r3, #1
 80059f6:	2203      	movs	r2, #3
 80059f8:	fa02 f303 	lsl.w	r3, r2, r3
 80059fc:	43db      	mvns	r3, r3
 80059fe:	69fa      	ldr	r2, [r7, #28]
 8005a00:	4013      	ands	r3, r2
 8005a02:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f003 0203 	and.w	r2, r3, #3
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	fa02 f303 	lsl.w	r3, r2, r3
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d00b      	beq.n	8005a40 <HAL_GPIO_Init+0x1e4>
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d007      	beq.n	8005a40 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005a34:	2b11      	cmp	r3, #17
 8005a36:	d003      	beq.n	8005a40 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	2b12      	cmp	r3, #18
 8005a3e:	d130      	bne.n	8005aa2 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	005b      	lsls	r3, r3, #1
 8005a4a:	2203      	movs	r2, #3
 8005a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a50:	43db      	mvns	r3, r3
 8005a52:	69fa      	ldr	r2, [r7, #28]
 8005a54:	4013      	ands	r3, r2
 8005a56:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	68da      	ldr	r2, [r3, #12]
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	69fa      	ldr	r2, [r7, #28]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8005a6a:	693b      	ldr	r3, [r7, #16]
 8005a6c:	69fa      	ldr	r2, [r7, #28]
 8005a6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005a76:	2201      	movs	r2, #1
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7e:	43db      	mvns	r3, r3
 8005a80:	69fa      	ldr	r2, [r7, #28]
 8005a82:	4013      	ands	r3, r2
 8005a84:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	091b      	lsrs	r3, r3, #4
 8005a8c:	f003 0201 	and.w	r2, r3, #1
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	fa02 f303 	lsl.w	r3, r2, r3
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	69fa      	ldr	r2, [r7, #28]
 8005aa0:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	2b03      	cmp	r3, #3
 8005aa8:	d107      	bne.n	8005aba <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d11b      	bne.n	8005aea <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d017      	beq.n	8005aea <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	005b      	lsls	r3, r3, #1
 8005ac4:	2203      	movs	r2, #3
 8005ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aca:	43db      	mvns	r3, r3
 8005acc:	69fa      	ldr	r2, [r7, #28]
 8005ace:	4013      	ands	r3, r2
 8005ad0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	689a      	ldr	r2, [r3, #8]
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	005b      	lsls	r3, r3, #1
 8005ada:	fa02 f303 	lsl.w	r3, r2, r3
 8005ade:	69fa      	ldr	r2, [r7, #28]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	69fa      	ldr	r2, [r7, #28]
 8005ae8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d07c      	beq.n	8005bf0 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005af6:	4a47      	ldr	r2, [pc, #284]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	089b      	lsrs	r3, r3, #2
 8005afc:	3318      	adds	r3, #24
 8005afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b02:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f003 0303 	and.w	r3, r3, #3
 8005b0a:	00db      	lsls	r3, r3, #3
 8005b0c:	220f      	movs	r2, #15
 8005b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b12:	43db      	mvns	r3, r3
 8005b14:	69fa      	ldr	r2, [r7, #28]
 8005b16:	4013      	ands	r3, r2
 8005b18:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	0a9a      	lsrs	r2, r3, #10
 8005b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8005c18 <HAL_GPIO_Init+0x3bc>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	f002 0203 	and.w	r2, r2, #3
 8005b28:	00d2      	lsls	r2, r2, #3
 8005b2a:	4093      	lsls	r3, r2
 8005b2c:	69fa      	ldr	r2, [r7, #28]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8005b32:	4938      	ldr	r1, [pc, #224]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	089b      	lsrs	r3, r3, #2
 8005b38:	3318      	adds	r3, #24
 8005b3a:	69fa      	ldr	r2, [r7, #28]
 8005b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8005b40:	4b34      	ldr	r3, [pc, #208]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	43db      	mvns	r3, r3
 8005b4a:	69fa      	ldr	r2, [r7, #28]
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d003      	beq.n	8005b64 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8005b5c:	69fa      	ldr	r2, [r7, #28]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8005b64:	4a2b      	ldr	r2, [pc, #172]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8005b6a:	4b2a      	ldr	r3, [pc, #168]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	43db      	mvns	r3, r3
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	4013      	ands	r3, r2
 8005b78:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8005b86:	69fa      	ldr	r2, [r7, #28]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8005b8e:	4a21      	ldr	r2, [pc, #132]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005b94:	4b1f      	ldr	r3, [pc, #124]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005b96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b9a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	43db      	mvns	r3, r3
 8005ba0:	69fa      	ldr	r2, [r7, #28]
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d003      	beq.n	8005bba <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8005bba:	4a16      	ldr	r2, [pc, #88]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8005bc2:	4b14      	ldr	r3, [pc, #80]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc8:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	43db      	mvns	r3, r3
 8005bce:	69fa      	ldr	r2, [r7, #28]
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8005be0:	69fa      	ldr	r2, [r7, #28]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005be8:	4a0a      	ldr	r2, [pc, #40]	@ (8005c14 <HAL_GPIO_Init+0x3b8>)
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	fa22 f303 	lsr.w	r3, r2, r3
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f47f ae35 	bne.w	8005870 <HAL_GPIO_Init+0x14>
  }
}
 8005c06:	bf00      	nop
 8005c08:	bf00      	nop
 8005c0a:	3724      	adds	r7, #36	@ 0x24
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	46022000 	.word	0x46022000
 8005c18:	002f7f7f 	.word	0x002f7f7f

08005c1c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b089      	sub	sp, #36	@ 0x24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8005c2e:	e0bc      	b.n	8005daa <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8005c30:	2201      	movs	r2, #1
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	fa02 f303 	lsl.w	r3, r2, r3
 8005c38:	683a      	ldr	r2, [r7, #0]
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 80ad 	beq.w	8005da4 <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a5e      	ldr	r2, [pc, #376]	@ (8005dc8 <HAL_GPIO_DeInit+0x1ac>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d115      	bne.n	8005c7e <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 8005c52:	4a5e      	ldr	r2, [pc, #376]	@ (8005dcc <HAL_GPIO_DeInit+0x1b0>)
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c5a:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8005c5c:	4a5b      	ldr	r2, [pc, #364]	@ (8005dcc <HAL_GPIO_DeInit+0x1b0>)
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	4413      	add	r3, r2
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8005c68:	4b57      	ldr	r3, [pc, #348]	@ (8005dc8 <HAL_GPIO_DeInit+0x1ac>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	fa01 f303 	lsl.w	r3, r1, r3
 8005c74:	43db      	mvns	r3, r3
 8005c76:	4954      	ldr	r1, [pc, #336]	@ (8005dc8 <HAL_GPIO_DeInit+0x1ac>)
 8005c78:	4013      	ands	r3, r2
 8005c7a:	600b      	str	r3, [r1, #0]
 8005c7c:	e053      	b.n	8005d26 <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8005c7e:	4a54      	ldr	r2, [pc, #336]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	089b      	lsrs	r3, r3, #2
 8005c84:	3318      	adds	r3, #24
 8005c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c8a:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	f003 0303 	and.w	r3, r3, #3
 8005c92:	00db      	lsls	r3, r3, #3
 8005c94:	220f      	movs	r2, #15
 8005c96:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	0a9a      	lsrs	r2, r3, #10
 8005ca4:	4b4b      	ldr	r3, [pc, #300]	@ (8005dd4 <HAL_GPIO_DeInit+0x1b8>)
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	69ba      	ldr	r2, [r7, #24]
 8005caa:	f002 0203 	and.w	r2, r2, #3
 8005cae:	00d2      	lsls	r2, r2, #3
 8005cb0:	4093      	lsls	r3, r2
 8005cb2:	68fa      	ldr	r2, [r7, #12]
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	d136      	bne.n	8005d26 <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 8005cb8:	4b45      	ldr	r3, [pc, #276]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005cba:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	43db      	mvns	r3, r3
 8005cc2:	4943      	ldr	r1, [pc, #268]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005cc4:	4013      	ands	r3, r2
 8005cc6:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 8005cca:	4b41      	ldr	r3, [pc, #260]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005ccc:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	493e      	ldr	r1, [pc, #248]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 8005cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	43db      	mvns	r3, r3
 8005ce4:	493a      	ldr	r1, [pc, #232]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 8005cea:	4b39      	ldr	r3, [pc, #228]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	4937      	ldr	r1, [pc, #220]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	f003 0303 	and.w	r3, r3, #3
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	220f      	movs	r2, #15
 8005d02:	fa02 f303 	lsl.w	r3, r2, r3
 8005d06:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8005d08:	4a31      	ldr	r2, [pc, #196]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	089b      	lsrs	r3, r3, #2
 8005d0e:	3318      	adds	r3, #24
 8005d10:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	43da      	mvns	r2, r3
 8005d18:	482d      	ldr	r0, [pc, #180]	@ (8005dd0 <HAL_GPIO_DeInit+0x1b4>)
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	089b      	lsrs	r3, r3, #2
 8005d1e:	400a      	ands	r2, r1
 8005d20:	3318      	adds	r3, #24
 8005d22:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	69fb      	ldr	r3, [r7, #28]
 8005d2c:	005b      	lsls	r3, r3, #1
 8005d2e:	2103      	movs	r1, #3
 8005d30:	fa01 f303 	lsl.w	r3, r1, r3
 8005d34:	431a      	orrs	r2, r3
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	08da      	lsrs	r2, r3, #3
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	3208      	adds	r2, #8
 8005d42:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	220f      	movs	r2, #15
 8005d50:	fa02 f303 	lsl.w	r3, r2, r3
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69fa      	ldr	r2, [r7, #28]
 8005d58:	08d2      	lsrs	r2, r2, #3
 8005d5a:	4019      	ands	r1, r3
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	3208      	adds	r2, #8
 8005d60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	689a      	ldr	r2, [r3, #8]
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	005b      	lsls	r3, r3, #1
 8005d6c:	2103      	movs	r1, #3
 8005d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d72:	43db      	mvns	r3, r3
 8005d74:	401a      	ands	r2, r3
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	685a      	ldr	r2, [r3, #4]
 8005d7e:	2101      	movs	r1, #1
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	fa01 f303 	lsl.w	r3, r1, r3
 8005d86:	43db      	mvns	r3, r3
 8005d88:	401a      	ands	r2, r3
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	68da      	ldr	r2, [r3, #12]
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	2103      	movs	r1, #3
 8005d98:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9c:	43db      	mvns	r3, r3
 8005d9e:	401a      	ands	r2, r3
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	3301      	adds	r3, #1
 8005da8:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 8005daa:	683a      	ldr	r2, [r7, #0]
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	fa22 f303 	lsr.w	r3, r2, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f47f af3c 	bne.w	8005c30 <HAL_GPIO_DeInit+0x14>
  }
}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	3724      	adds	r7, #36	@ 0x24
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	46020000 	.word	0x46020000
 8005dcc:	0800e884 	.word	0x0800e884
 8005dd0:	46022000 	.word	0x46022000
 8005dd4:	002f7f7f 	.word	0x002f7f7f

08005dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	807b      	strh	r3, [r7, #2]
 8005de4:	4613      	mov	r3, r2
 8005de6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005de8:	787b      	ldrb	r3, [r7, #1]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d003      	beq.n	8005df6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005dee:	887a      	ldrh	r2, [r7, #2]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 8005df4:	e002      	b.n	8005dfc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 8005df6:	887a      	ldrh	r2, [r7, #2]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d101      	bne.n	8005e1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e08d      	b.n	8005f36 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d106      	bne.n	8005e34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f7fe fbda 	bl	80045e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2224      	movs	r2, #36	@ 0x24
 8005e38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f022 0201 	bic.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005e58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	689a      	ldr	r2, [r3, #8]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005e68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d107      	bne.n	8005e82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689a      	ldr	r2, [r3, #8]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e7e:	609a      	str	r2, [r3, #8]
 8005e80:	e006      	b.n	8005e90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	689a      	ldr	r2, [r3, #8]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005e8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d108      	bne.n	8005eaa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ea6:	605a      	str	r2, [r3, #4]
 8005ea8:	e007      	b.n	8005eba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685a      	ldr	r2, [r3, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005eb8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	6812      	ldr	r2, [r2, #0]
 8005ec4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005ec8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ecc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68da      	ldr	r2, [r3, #12]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005edc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691a      	ldr	r2, [r3, #16]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	695b      	ldr	r3, [r3, #20]
 8005ee6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	69d9      	ldr	r1, [r3, #28]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a1a      	ldr	r2, [r3, #32]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	430a      	orrs	r2, r1
 8005f06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2220      	movs	r2, #32
 8005f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3708      	adds	r7, #8
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b082      	sub	sp, #8
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e021      	b.n	8005f94 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2224      	movs	r2, #36	@ 0x24
 8005f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f022 0201 	bic.w	r2, r2, #1
 8005f66:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f7fe fbf7 	bl	800475c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3708      	adds	r7, #8
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b088      	sub	sp, #32
 8005fa0:	af02      	add	r7, sp, #8
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	4608      	mov	r0, r1
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	461a      	mov	r2, r3
 8005faa:	4603      	mov	r3, r0
 8005fac:	817b      	strh	r3, [r7, #10]
 8005fae:	460b      	mov	r3, r1
 8005fb0:	813b      	strh	r3, [r7, #8]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b20      	cmp	r3, #32
 8005fc0:	f040 80f9 	bne.w	80061b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fc4:	6a3b      	ldr	r3, [r7, #32]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d002      	beq.n	8005fd0 <HAL_I2C_Mem_Write+0x34>
 8005fca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d105      	bne.n	8005fdc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fd6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e0ed      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d101      	bne.n	8005fea <HAL_I2C_Mem_Write+0x4e>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e0e6      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ff2:	f7ff fa1f 	bl	8005434 <HAL_GetTick>
 8005ff6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	9300      	str	r3, [sp, #0]
 8005ffc:	2319      	movs	r3, #25
 8005ffe:	2201      	movs	r2, #1
 8006000:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f000 fadd 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e0d1      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2221      	movs	r2, #33	@ 0x21
 8006018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2240      	movs	r2, #64	@ 0x40
 8006020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2200      	movs	r2, #0
 8006028:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6a3a      	ldr	r2, [r7, #32]
 800602e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006034:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800603c:	88f8      	ldrh	r0, [r7, #6]
 800603e:	893a      	ldrh	r2, [r7, #8]
 8006040:	8979      	ldrh	r1, [r7, #10]
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	9301      	str	r3, [sp, #4]
 8006046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006048:	9300      	str	r3, [sp, #0]
 800604a:	4603      	mov	r3, r0
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	f000 f9ed 	bl	800642c <I2C_RequestMemoryWrite>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e0a9      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006068:	b29b      	uxth	r3, r3
 800606a:	2bff      	cmp	r3, #255	@ 0xff
 800606c:	d90e      	bls.n	800608c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	22ff      	movs	r2, #255	@ 0xff
 8006072:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006078:	b2da      	uxtb	r2, r3
 800607a:	8979      	ldrh	r1, [r7, #10]
 800607c:	2300      	movs	r3, #0
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006084:	68f8      	ldr	r0, [r7, #12]
 8006086:	f000 fc61 	bl	800694c <I2C_TransferConfig>
 800608a:	e00f      	b.n	80060ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006090:	b29a      	uxth	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800609a:	b2da      	uxtb	r2, r3
 800609c:	8979      	ldrh	r1, [r7, #10]
 800609e:	2300      	movs	r3, #0
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f000 fc50 	bl	800694c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f000 fae0 	bl	8006676 <I2C_WaitOnTXISFlagUntilTimeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d001      	beq.n	80060c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e07b      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	781a      	ldrb	r2, [r3, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060da:	b29b      	uxth	r3, r3
 80060dc:	3b01      	subs	r3, #1
 80060de:	b29a      	uxth	r2, r3
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d034      	beq.n	8006164 <HAL_I2C_Mem_Write+0x1c8>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d130      	bne.n	8006164 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006108:	2200      	movs	r2, #0
 800610a:	2180      	movs	r1, #128	@ 0x80
 800610c:	68f8      	ldr	r0, [r7, #12]
 800610e:	f000 fa59 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e04d      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006120:	b29b      	uxth	r3, r3
 8006122:	2bff      	cmp	r3, #255	@ 0xff
 8006124:	d90e      	bls.n	8006144 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	22ff      	movs	r2, #255	@ 0xff
 800612a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006130:	b2da      	uxtb	r2, r3
 8006132:	8979      	ldrh	r1, [r7, #10]
 8006134:	2300      	movs	r3, #0
 8006136:	9300      	str	r3, [sp, #0]
 8006138:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800613c:	68f8      	ldr	r0, [r7, #12]
 800613e:	f000 fc05 	bl	800694c <I2C_TransferConfig>
 8006142:	e00f      	b.n	8006164 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006152:	b2da      	uxtb	r2, r3
 8006154:	8979      	ldrh	r1, [r7, #10]
 8006156:	2300      	movs	r3, #0
 8006158:	9300      	str	r3, [sp, #0]
 800615a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 fbf4 	bl	800694c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006168:	b29b      	uxth	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d19e      	bne.n	80060ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f000 fac6 	bl	8006704 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d001      	beq.n	8006182 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e01a      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2220      	movs	r2, #32
 8006188:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	6859      	ldr	r1, [r3, #4]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	4b0a      	ldr	r3, [pc, #40]	@ (80061c0 <HAL_I2C_Mem_Write+0x224>)
 8006196:	400b      	ands	r3, r1
 8006198:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80061b2:	2300      	movs	r3, #0
 80061b4:	e000      	b.n	80061b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80061b6:	2302      	movs	r3, #2
  }
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3718      	adds	r7, #24
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}
 80061c0:	fe00e800 	.word	0xfe00e800

080061c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b088      	sub	sp, #32
 80061c8:	af02      	add	r7, sp, #8
 80061ca:	60f8      	str	r0, [r7, #12]
 80061cc:	4608      	mov	r0, r1
 80061ce:	4611      	mov	r1, r2
 80061d0:	461a      	mov	r2, r3
 80061d2:	4603      	mov	r3, r0
 80061d4:	817b      	strh	r3, [r7, #10]
 80061d6:	460b      	mov	r3, r1
 80061d8:	813b      	strh	r3, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b20      	cmp	r3, #32
 80061e8:	f040 80fd 	bne.w	80063e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80061ec:	6a3b      	ldr	r3, [r7, #32]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <HAL_I2C_Mem_Read+0x34>
 80061f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d105      	bne.n	8006204 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e0f1      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800620a:	2b01      	cmp	r3, #1
 800620c:	d101      	bne.n	8006212 <HAL_I2C_Mem_Read+0x4e>
 800620e:	2302      	movs	r3, #2
 8006210:	e0ea      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800621a:	f7ff f90b 	bl	8005434 <HAL_GetTick>
 800621e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	9300      	str	r3, [sp, #0]
 8006224:	2319      	movs	r3, #25
 8006226:	2201      	movs	r2, #1
 8006228:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 f9c9 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e0d5      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2222      	movs	r2, #34	@ 0x22
 8006240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2240      	movs	r2, #64	@ 0x40
 8006248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6a3a      	ldr	r2, [r7, #32]
 8006256:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800625c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006264:	88f8      	ldrh	r0, [r7, #6]
 8006266:	893a      	ldrh	r2, [r7, #8]
 8006268:	8979      	ldrh	r1, [r7, #10]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	9301      	str	r3, [sp, #4]
 800626e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	4603      	mov	r3, r0
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 f92d 	bl	80064d4 <I2C_RequestMemoryRead>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d005      	beq.n	800628c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e0ad      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006290:	b29b      	uxth	r3, r3
 8006292:	2bff      	cmp	r3, #255	@ 0xff
 8006294:	d90e      	bls.n	80062b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	22ff      	movs	r2, #255	@ 0xff
 800629a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	8979      	ldrh	r1, [r7, #10]
 80062a4:	4b52      	ldr	r3, [pc, #328]	@ (80063f0 <HAL_I2C_Mem_Read+0x22c>)
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f000 fb4d 	bl	800694c <I2C_TransferConfig>
 80062b2:	e00f      	b.n	80062d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c2:	b2da      	uxtb	r2, r3
 80062c4:	8979      	ldrh	r1, [r7, #10]
 80062c6:	4b4a      	ldr	r3, [pc, #296]	@ (80063f0 <HAL_I2C_Mem_Read+0x22c>)
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062ce:	68f8      	ldr	r0, [r7, #12]
 80062d0:	f000 fb3c 	bl	800694c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	2200      	movs	r2, #0
 80062dc:	2104      	movs	r1, #4
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 f970 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e07c      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800630a:	3b01      	subs	r3, #1
 800630c:	b29a      	uxth	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006316:	b29b      	uxth	r3, r3
 8006318:	3b01      	subs	r3, #1
 800631a:	b29a      	uxth	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006324:	b29b      	uxth	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d034      	beq.n	8006394 <HAL_I2C_Mem_Read+0x1d0>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800632e:	2b00      	cmp	r3, #0
 8006330:	d130      	bne.n	8006394 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	9300      	str	r3, [sp, #0]
 8006336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006338:	2200      	movs	r2, #0
 800633a:	2180      	movs	r1, #128	@ 0x80
 800633c:	68f8      	ldr	r0, [r7, #12]
 800633e:	f000 f941 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 8006342:	4603      	mov	r3, r0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d001      	beq.n	800634c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e04d      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006350:	b29b      	uxth	r3, r3
 8006352:	2bff      	cmp	r3, #255	@ 0xff
 8006354:	d90e      	bls.n	8006374 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	22ff      	movs	r2, #255	@ 0xff
 800635a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006360:	b2da      	uxtb	r2, r3
 8006362:	8979      	ldrh	r1, [r7, #10]
 8006364:	2300      	movs	r3, #0
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 faed 	bl	800694c <I2C_TransferConfig>
 8006372:	e00f      	b.n	8006394 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006378:	b29a      	uxth	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006382:	b2da      	uxtb	r2, r3
 8006384:	8979      	ldrh	r1, [r7, #10]
 8006386:	2300      	movs	r3, #0
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800638e:	68f8      	ldr	r0, [r7, #12]
 8006390:	f000 fadc 	bl	800694c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006398:	b29b      	uxth	r3, r3
 800639a:	2b00      	cmp	r3, #0
 800639c:	d19a      	bne.n	80062d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063a2:	68f8      	ldr	r0, [r7, #12]
 80063a4:	f000 f9ae 	bl	8006704 <I2C_WaitOnSTOPFlagUntilTimeout>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e01a      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2220      	movs	r2, #32
 80063b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6859      	ldr	r1, [r3, #4]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	4b0b      	ldr	r3, [pc, #44]	@ (80063f4 <HAL_I2C_Mem_Read+0x230>)
 80063c6:	400b      	ands	r3, r1
 80063c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2220      	movs	r2, #32
 80063ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063e2:	2300      	movs	r3, #0
 80063e4:	e000      	b.n	80063e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80063e6:	2302      	movs	r3, #2
  }
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	80002400 	.word	0x80002400
 80063f4:	fe00e800 	.word	0xfe00e800

080063f8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006406:	b2db      	uxtb	r3, r3
}
 8006408:	4618      	mov	r0, r3
 800640a:	370c      	adds	r7, #12
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8006420:	4618      	mov	r0, r3
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af02      	add	r7, sp, #8
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	4608      	mov	r0, r1
 8006436:	4611      	mov	r1, r2
 8006438:	461a      	mov	r2, r3
 800643a:	4603      	mov	r3, r0
 800643c:	817b      	strh	r3, [r7, #10]
 800643e:	460b      	mov	r3, r1
 8006440:	813b      	strh	r3, [r7, #8]
 8006442:	4613      	mov	r3, r2
 8006444:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006446:	88fb      	ldrh	r3, [r7, #6]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	8979      	ldrh	r1, [r7, #10]
 800644c:	4b20      	ldr	r3, [pc, #128]	@ (80064d0 <I2C_RequestMemoryWrite+0xa4>)
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 fa79 	bl	800694c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800645a:	69fa      	ldr	r2, [r7, #28]
 800645c:	69b9      	ldr	r1, [r7, #24]
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 f909 	bl	8006676 <I2C_WaitOnTXISFlagUntilTimeout>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e02c      	b.n	80064c8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800646e:	88fb      	ldrh	r3, [r7, #6]
 8006470:	2b01      	cmp	r3, #1
 8006472:	d105      	bne.n	8006480 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006474:	893b      	ldrh	r3, [r7, #8]
 8006476:	b2da      	uxtb	r2, r3
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	629a      	str	r2, [r3, #40]	@ 0x28
 800647e:	e015      	b.n	80064ac <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006480:	893b      	ldrh	r3, [r7, #8]
 8006482:	0a1b      	lsrs	r3, r3, #8
 8006484:	b29b      	uxth	r3, r3
 8006486:	b2da      	uxtb	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800648e:	69fa      	ldr	r2, [r7, #28]
 8006490:	69b9      	ldr	r1, [r7, #24]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f000 f8ef 	bl	8006676 <I2C_WaitOnTXISFlagUntilTimeout>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d001      	beq.n	80064a2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e012      	b.n	80064c8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80064a2:	893b      	ldrh	r3, [r7, #8]
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	9300      	str	r3, [sp, #0]
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	2200      	movs	r2, #0
 80064b4:	2180      	movs	r1, #128	@ 0x80
 80064b6:	68f8      	ldr	r0, [r7, #12]
 80064b8:	f000 f884 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d001      	beq.n	80064c6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e000      	b.n	80064c8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80064c6:	2300      	movs	r3, #0
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3710      	adds	r7, #16
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	80002000 	.word	0x80002000

080064d4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b086      	sub	sp, #24
 80064d8:	af02      	add	r7, sp, #8
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	4608      	mov	r0, r1
 80064de:	4611      	mov	r1, r2
 80064e0:	461a      	mov	r2, r3
 80064e2:	4603      	mov	r3, r0
 80064e4:	817b      	strh	r3, [r7, #10]
 80064e6:	460b      	mov	r3, r1
 80064e8:	813b      	strh	r3, [r7, #8]
 80064ea:	4613      	mov	r3, r2
 80064ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80064ee:	88fb      	ldrh	r3, [r7, #6]
 80064f0:	b2da      	uxtb	r2, r3
 80064f2:	8979      	ldrh	r1, [r7, #10]
 80064f4:	4b20      	ldr	r3, [pc, #128]	@ (8006578 <I2C_RequestMemoryRead+0xa4>)
 80064f6:	9300      	str	r3, [sp, #0]
 80064f8:	2300      	movs	r3, #0
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f000 fa26 	bl	800694c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006500:	69fa      	ldr	r2, [r7, #28]
 8006502:	69b9      	ldr	r1, [r7, #24]
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f000 f8b6 	bl	8006676 <I2C_WaitOnTXISFlagUntilTimeout>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d001      	beq.n	8006514 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e02c      	b.n	800656e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006514:	88fb      	ldrh	r3, [r7, #6]
 8006516:	2b01      	cmp	r3, #1
 8006518:	d105      	bne.n	8006526 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800651a:	893b      	ldrh	r3, [r7, #8]
 800651c:	b2da      	uxtb	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	629a      	str	r2, [r3, #40]	@ 0x28
 8006524:	e015      	b.n	8006552 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006526:	893b      	ldrh	r3, [r7, #8]
 8006528:	0a1b      	lsrs	r3, r3, #8
 800652a:	b29b      	uxth	r3, r3
 800652c:	b2da      	uxtb	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006534:	69fa      	ldr	r2, [r7, #28]
 8006536:	69b9      	ldr	r1, [r7, #24]
 8006538:	68f8      	ldr	r0, [r7, #12]
 800653a:	f000 f89c 	bl	8006676 <I2C_WaitOnTXISFlagUntilTimeout>
 800653e:	4603      	mov	r3, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d001      	beq.n	8006548 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e012      	b.n	800656e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006548:	893b      	ldrh	r3, [r7, #8]
 800654a:	b2da      	uxtb	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	9300      	str	r3, [sp, #0]
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	2200      	movs	r2, #0
 800655a:	2140      	movs	r1, #64	@ 0x40
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 f831 	bl	80065c4 <I2C_WaitOnFlagUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e000      	b.n	800656e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	80002000 	.word	0x80002000

0800657c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b02      	cmp	r3, #2
 8006590:	d103      	bne.n	800659a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	2200      	movs	r2, #0
 8006598:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	f003 0301 	and.w	r3, r3, #1
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d007      	beq.n	80065b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	699a      	ldr	r2, [r3, #24]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0201 	orr.w	r2, r2, #1
 80065b6:	619a      	str	r2, [r3, #24]
  }
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	603b      	str	r3, [r7, #0]
 80065d0:	4613      	mov	r3, r2
 80065d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065d4:	e03b      	b.n	800664e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80065d6:	69ba      	ldr	r2, [r7, #24]
 80065d8:	6839      	ldr	r1, [r7, #0]
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f000 f8d6 	bl	800678c <I2C_IsErrorOccurred>
 80065e0:	4603      	mov	r3, r0
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d001      	beq.n	80065ea <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e041      	b.n	800666e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f0:	d02d      	beq.n	800664e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065f2:	f7fe ff1f 	bl	8005434 <HAL_GetTick>
 80065f6:	4602      	mov	r2, r0
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	1ad3      	subs	r3, r2, r3
 80065fc:	683a      	ldr	r2, [r7, #0]
 80065fe:	429a      	cmp	r2, r3
 8006600:	d302      	bcc.n	8006608 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d122      	bne.n	800664e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	699a      	ldr	r2, [r3, #24]
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	4013      	ands	r3, r2
 8006612:	68ba      	ldr	r2, [r7, #8]
 8006614:	429a      	cmp	r2, r3
 8006616:	bf0c      	ite	eq
 8006618:	2301      	moveq	r3, #1
 800661a:	2300      	movne	r3, #0
 800661c:	b2db      	uxtb	r3, r3
 800661e:	461a      	mov	r2, r3
 8006620:	79fb      	ldrb	r3, [r7, #7]
 8006622:	429a      	cmp	r2, r3
 8006624:	d113      	bne.n	800664e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800662a:	f043 0220 	orr.w	r2, r3, #32
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2220      	movs	r2, #32
 8006636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	e00f      	b.n	800666e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	699a      	ldr	r2, [r3, #24]
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	4013      	ands	r3, r2
 8006658:	68ba      	ldr	r2, [r7, #8]
 800665a:	429a      	cmp	r2, r3
 800665c:	bf0c      	ite	eq
 800665e:	2301      	moveq	r3, #1
 8006660:	2300      	movne	r3, #0
 8006662:	b2db      	uxtb	r3, r3
 8006664:	461a      	mov	r2, r3
 8006666:	79fb      	ldrb	r3, [r7, #7]
 8006668:	429a      	cmp	r2, r3
 800666a:	d0b4      	beq.n	80065d6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b084      	sub	sp, #16
 800667a:	af00      	add	r7, sp, #0
 800667c:	60f8      	str	r0, [r7, #12]
 800667e:	60b9      	str	r1, [r7, #8]
 8006680:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006682:	e033      	b.n	80066ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	68b9      	ldr	r1, [r7, #8]
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f000 f87f 	bl	800678c <I2C_IsErrorOccurred>
 800668e:	4603      	mov	r3, r0
 8006690:	2b00      	cmp	r3, #0
 8006692:	d001      	beq.n	8006698 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e031      	b.n	80066fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669e:	d025      	beq.n	80066ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066a0:	f7fe fec8 	bl	8005434 <HAL_GetTick>
 80066a4:	4602      	mov	r2, r0
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d302      	bcc.n	80066b6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d11a      	bne.n	80066ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	f003 0302 	and.w	r3, r3, #2
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d013      	beq.n	80066ec <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c8:	f043 0220 	orr.w	r2, r3, #32
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2220      	movs	r2, #32
 80066d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e007      	b.n	80066fc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	f003 0302 	and.w	r3, r3, #2
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d1c4      	bne.n	8006684 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006710:	e02f      	b.n	8006772 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006712:	687a      	ldr	r2, [r7, #4]
 8006714:	68b9      	ldr	r1, [r7, #8]
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f000 f838 	bl	800678c <I2C_IsErrorOccurred>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d001      	beq.n	8006726 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e02d      	b.n	8006782 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006726:	f7fe fe85 	bl	8005434 <HAL_GetTick>
 800672a:	4602      	mov	r2, r0
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	1ad3      	subs	r3, r2, r3
 8006730:	68ba      	ldr	r2, [r7, #8]
 8006732:	429a      	cmp	r2, r3
 8006734:	d302      	bcc.n	800673c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d11a      	bne.n	8006772 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	f003 0320 	and.w	r3, r3, #32
 8006746:	2b20      	cmp	r3, #32
 8006748:	d013      	beq.n	8006772 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800674e:	f043 0220 	orr.w	r2, r3, #32
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2220      	movs	r2, #32
 800675a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e007      	b.n	8006782 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	f003 0320 	and.w	r3, r3, #32
 800677c:	2b20      	cmp	r3, #32
 800677e:	d1c8      	bne.n	8006712 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
	...

0800678c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08a      	sub	sp, #40	@ 0x28
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80067a6:	2300      	movs	r3, #0
 80067a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80067ae:	69bb      	ldr	r3, [r7, #24]
 80067b0:	f003 0310 	and.w	r3, r3, #16
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d068      	beq.n	800688a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2210      	movs	r2, #16
 80067be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80067c0:	e049      	b.n	8006856 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c8:	d045      	beq.n	8006856 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80067ca:	f7fe fe33 	bl	8005434 <HAL_GetTick>
 80067ce:	4602      	mov	r2, r0
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d302      	bcc.n	80067e0 <I2C_IsErrorOccurred+0x54>
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d13a      	bne.n	8006856 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	685b      	ldr	r3, [r3, #4]
 80067e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80067f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006802:	d121      	bne.n	8006848 <I2C_IsErrorOccurred+0xbc>
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800680a:	d01d      	beq.n	8006848 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800680c:	7cfb      	ldrb	r3, [r7, #19]
 800680e:	2b20      	cmp	r3, #32
 8006810:	d01a      	beq.n	8006848 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006820:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006822:	f7fe fe07 	bl	8005434 <HAL_GetTick>
 8006826:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006828:	e00e      	b.n	8006848 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800682a:	f7fe fe03 	bl	8005434 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	69fb      	ldr	r3, [r7, #28]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b19      	cmp	r3, #25
 8006836:	d907      	bls.n	8006848 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006838:	6a3b      	ldr	r3, [r7, #32]
 800683a:	f043 0320 	orr.w	r3, r3, #32
 800683e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006846:	e006      	b.n	8006856 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	f003 0320 	and.w	r3, r3, #32
 8006852:	2b20      	cmp	r3, #32
 8006854:	d1e9      	bne.n	800682a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	699b      	ldr	r3, [r3, #24]
 800685c:	f003 0320 	and.w	r3, r3, #32
 8006860:	2b20      	cmp	r3, #32
 8006862:	d003      	beq.n	800686c <I2C_IsErrorOccurred+0xe0>
 8006864:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006868:	2b00      	cmp	r3, #0
 800686a:	d0aa      	beq.n	80067c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800686c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006870:	2b00      	cmp	r3, #0
 8006872:	d103      	bne.n	800687c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2220      	movs	r2, #32
 800687a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800687c:	6a3b      	ldr	r3, [r7, #32]
 800687e:	f043 0304 	orr.w	r3, r3, #4
 8006882:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00b      	beq.n	80068b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	f043 0301 	orr.w	r3, r3, #1
 80068a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80068ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d00b      	beq.n	80068d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80068be:	6a3b      	ldr	r3, [r7, #32]
 80068c0:	f043 0308 	orr.w	r3, r3, #8
 80068c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80068ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00b      	beq.n	80068f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80068e0:	6a3b      	ldr	r3, [r7, #32]
 80068e2:	f043 0302 	orr.w	r3, r3, #2
 80068e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80068f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d01c      	beq.n	800693a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006900:	68f8      	ldr	r0, [r7, #12]
 8006902:	f7ff fe3b 	bl	800657c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	6859      	ldr	r1, [r3, #4]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	4b0d      	ldr	r3, [pc, #52]	@ (8006948 <I2C_IsErrorOccurred+0x1bc>)
 8006912:	400b      	ands	r3, r1
 8006914:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800691a:	6a3b      	ldr	r3, [r7, #32]
 800691c:	431a      	orrs	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2220      	movs	r2, #32
 8006926:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800693a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800693e:	4618      	mov	r0, r3
 8006940:	3728      	adds	r7, #40	@ 0x28
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	fe00e800 	.word	0xfe00e800

0800694c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800694c:	b480      	push	{r7}
 800694e:	b087      	sub	sp, #28
 8006950:	af00      	add	r7, sp, #0
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	607b      	str	r3, [r7, #4]
 8006956:	460b      	mov	r3, r1
 8006958:	817b      	strh	r3, [r7, #10]
 800695a:	4613      	mov	r3, r2
 800695c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800695e:	897b      	ldrh	r3, [r7, #10]
 8006960:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006964:	7a7b      	ldrb	r3, [r7, #9]
 8006966:	041b      	lsls	r3, r3, #16
 8006968:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800696c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	4313      	orrs	r3, r2
 8006976:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800697a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	6a3b      	ldr	r3, [r7, #32]
 8006984:	0d5b      	lsrs	r3, r3, #21
 8006986:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800698a:	4b08      	ldr	r3, [pc, #32]	@ (80069ac <I2C_TransferConfig+0x60>)
 800698c:	430b      	orrs	r3, r1
 800698e:	43db      	mvns	r3, r3
 8006990:	ea02 0103 	and.w	r1, r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	430a      	orrs	r2, r1
 800699c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800699e:	bf00      	nop
 80069a0:	371c      	adds	r7, #28
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr
 80069aa:	bf00      	nop
 80069ac:	03ff63ff 	.word	0x03ff63ff

080069b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	d138      	bne.n	8006a38 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80069d0:	2302      	movs	r3, #2
 80069d2:	e032      	b.n	8006a3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2224      	movs	r2, #36	@ 0x24
 80069e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f022 0201 	bic.w	r2, r2, #1
 80069f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006a02:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	6819      	ldr	r1, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	683a      	ldr	r2, [r7, #0]
 8006a10:	430a      	orrs	r2, r1
 8006a12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f042 0201 	orr.w	r2, r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006a34:	2300      	movs	r3, #0
 8006a36:	e000      	b.n	8006a3a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006a38:	2302      	movs	r3, #2
  }
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b085      	sub	sp, #20
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b20      	cmp	r3, #32
 8006a5a:	d139      	bne.n	8006ad0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d101      	bne.n	8006a6a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006a66:	2302      	movs	r3, #2
 8006a68:	e033      	b.n	8006ad2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2224      	movs	r2, #36	@ 0x24
 8006a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f022 0201 	bic.w	r2, r2, #1
 8006a88:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006a98:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	021b      	lsls	r3, r3, #8
 8006a9e:	68fa      	ldr	r2, [r7, #12]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f042 0201 	orr.w	r2, r2, #1
 8006aba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2220      	movs	r2, #32
 8006ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006acc:	2300      	movs	r3, #0
 8006ace:	e000      	b.n	8006ad2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006ad0:	2302      	movs	r3, #2
  }
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3714      	adds	r7, #20
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006adc:	4770      	bx	lr
	...

08006ae0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b085      	sub	sp, #20
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8006aec:	4b0b      	ldr	r3, [pc, #44]	@ (8006b1c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d002      	beq.n	8006afe <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	73fb      	strb	r3, [r7, #15]
 8006afc:	e007      	b.n	8006b0e <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8006afe:	4b07      	ldr	r3, [pc, #28]	@ (8006b1c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f023 0204 	bic.w	r2, r3, #4
 8006b06:	4905      	ldr	r1, [pc, #20]	@ (8006b1c <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	600b      	str	r3, [r1, #0]
  }

  return status;
 8006b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3714      	adds	r7, #20
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	40030400 	.word	0x40030400

08006b20 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8006b20:	b480      	push	{r7}
 8006b22:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8006b24:	4b05      	ldr	r3, [pc, #20]	@ (8006b3c <HAL_ICACHE_Enable+0x1c>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a04      	ldr	r2, [pc, #16]	@ (8006b3c <HAL_ICACHE_Enable+0x1c>)
 8006b2a:	f043 0301 	orr.w	r3, r3, #1
 8006b2e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006b30:	2300      	movs	r3, #0
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	40030400 	.word	0x40030400

08006b40 <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d102      	bne.n	8006b58 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	73fb      	strb	r3, [r7, #15]
 8006b56:	e141      	b.n	8006ddc <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f000 f947 	bl	8006df0 <MDF_GetHandleNumberFromInstance>
 8006b62:	4603      	mov	r3, r0
 8006b64:	4a86      	ldr	r2, [pc, #536]	@ (8006d80 <HAL_MDF_Init+0x240>)
 8006b66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d002      	beq.n	8006b74 <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	73fb      	strb	r3, [r7, #15]
 8006b72:	e133      	b.n	8006ddc <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f7fd fccd 	bl	8004514 <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8006b7a:	4b82      	ldr	r3, [pc, #520]	@ (8006d84 <HAL_MDF_Init+0x244>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d11d      	bne.n	8006bbe <HAL_MDF_Init+0x7e>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a80      	ldr	r2, [pc, #512]	@ (8006d88 <HAL_MDF_Init+0x248>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d023      	beq.n	8006bd4 <HAL_MDF_Init+0x94>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a7e      	ldr	r2, [pc, #504]	@ (8006d8c <HAL_MDF_Init+0x24c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d01e      	beq.n	8006bd4 <HAL_MDF_Init+0x94>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a7d      	ldr	r2, [pc, #500]	@ (8006d90 <HAL_MDF_Init+0x250>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d019      	beq.n	8006bd4 <HAL_MDF_Init+0x94>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a7b      	ldr	r2, [pc, #492]	@ (8006d94 <HAL_MDF_Init+0x254>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d014      	beq.n	8006bd4 <HAL_MDF_Init+0x94>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a7a      	ldr	r2, [pc, #488]	@ (8006d98 <HAL_MDF_Init+0x258>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d00f      	beq.n	8006bd4 <HAL_MDF_Init+0x94>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a78      	ldr	r2, [pc, #480]	@ (8006d9c <HAL_MDF_Init+0x25c>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d00a      	beq.n	8006bd4 <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8006bbe:	4b78      	ldr	r3, [pc, #480]	@ (8006da0 <HAL_MDF_Init+0x260>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f040 8090 	bne.w	8006ce8 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a75      	ldr	r2, [pc, #468]	@ (8006da4 <HAL_MDF_Init+0x264>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	f040 808a 	bne.w	8006ce8 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a72      	ldr	r2, [pc, #456]	@ (8006da4 <HAL_MDF_Init+0x264>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d101      	bne.n	8006be2 <HAL_MDF_Init+0xa2>
 8006bde:	4b72      	ldr	r3, [pc, #456]	@ (8006da8 <HAL_MDF_Init+0x268>)
 8006be0:	e000      	b.n	8006be4 <HAL_MDF_Init+0xa4>
 8006be2:	4b72      	ldr	r3, [pc, #456]	@ (8006dac <HAL_MDF_Init+0x26c>)
 8006be4:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	685b      	ldr	r3, [r3, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	da02      	bge.n	8006bf4 <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	73fb      	strb	r3, [r7, #15]
 8006bf2:	e079      	b.n	8006ce8 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a63      	ldr	r2, [pc, #396]	@ (8006d88 <HAL_MDF_Init+0x248>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d018      	beq.n	8006c30 <HAL_MDF_Init+0xf0>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a62      	ldr	r2, [pc, #392]	@ (8006d8c <HAL_MDF_Init+0x24c>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d013      	beq.n	8006c30 <HAL_MDF_Init+0xf0>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a60      	ldr	r2, [pc, #384]	@ (8006d90 <HAL_MDF_Init+0x250>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d00e      	beq.n	8006c30 <HAL_MDF_Init+0xf0>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a5f      	ldr	r2, [pc, #380]	@ (8006d94 <HAL_MDF_Init+0x254>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d009      	beq.n	8006c30 <HAL_MDF_Init+0xf0>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a5d      	ldr	r2, [pc, #372]	@ (8006d98 <HAL_MDF_Init+0x258>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d004      	beq.n	8006c30 <HAL_MDF_Init+0xf0>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a5c      	ldr	r2, [pc, #368]	@ (8006d9c <HAL_MDF_Init+0x25c>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d10d      	bne.n	8006c4c <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	011b      	lsls	r3, r3, #4
 8006c46:	431a      	orrs	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	061b      	lsls	r3, r3, #24
 8006c5e:	431a      	orrs	r2, r3
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	7b1b      	ldrb	r3, [r3, #12]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d137      	bne.n	8006cdc <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	685a      	ldr	r2, [r3, #4]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	3b01      	subs	r3, #1
 8006c76:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8006c7c:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8006c84:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8006c86:	431a      	orrs	r2, r3
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	7e1b      	ldrb	r3, [r3, #24]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d123      	bne.n	8006cdc <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a3b      	ldr	r2, [pc, #236]	@ (8006d88 <HAL_MDF_Init+0x248>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d012      	beq.n	8006cc4 <HAL_MDF_Init+0x184>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a3a      	ldr	r2, [pc, #232]	@ (8006d8c <HAL_MDF_Init+0x24c>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d00d      	beq.n	8006cc4 <HAL_MDF_Init+0x184>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a38      	ldr	r2, [pc, #224]	@ (8006d90 <HAL_MDF_Init+0x250>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d008      	beq.n	8006cc4 <HAL_MDF_Init+0x184>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a37      	ldr	r2, [pc, #220]	@ (8006d94 <HAL_MDF_Init+0x254>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d003      	beq.n	8006cc4 <HAL_MDF_Init+0x184>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a35      	ldr	r2, [pc, #212]	@ (8006d98 <HAL_MDF_Init+0x258>)
 8006cc2:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8006cd0:	430b      	orrs	r3, r1
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	f043 0210 	orr.w	r2, r3, #16
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f043 0201 	orr.w	r2, r3, #1
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 8006ce8:	7bfb      	ldrb	r3, [r7, #15]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d128      	bne.n	8006d40 <HAL_MDF_Init+0x200>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d123      	bne.n	8006d40 <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	da02      	bge.n	8006d08 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	73fb      	strb	r3, [r7, #15]
 8006d06:	e01b      	b.n	8006d40 <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	6819      	ldr	r1, [r3, #0]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d1a:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8006d20:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d26:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	430a      	orrs	r2, r1
 8006d2e:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681a      	ldr	r2, [r3, #0]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f042 0201 	orr.w	r2, r2, #1
 8006d3e:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8006d40:	7bfb      	ldrb	r3, [r7, #15]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d14a      	bne.n	8006ddc <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f022 021f 	bic.w	r2, r2, #31
 8006d54:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	6859      	ldr	r1, [r3, #4]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	430a      	orrs	r2, r1
 8006d66:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8006da4 <HAL_MDF_Init+0x264>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d11e      	bne.n	8006db0 <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8006d72:	4b0b      	ldr	r3, [pc, #44]	@ (8006da0 <HAL_MDF_Init+0x260>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	3301      	adds	r3, #1
 8006d78:	4a09      	ldr	r2, [pc, #36]	@ (8006da0 <HAL_MDF_Init+0x260>)
 8006d7a:	6013      	str	r3, [r2, #0]
 8006d7c:	e01d      	b.n	8006dba <HAL_MDF_Init+0x27a>
 8006d7e:	bf00      	nop
 8006d80:	200014e4 	.word	0x200014e4
 8006d84:	200014dc 	.word	0x200014dc
 8006d88:	40025080 	.word	0x40025080
 8006d8c:	40025100 	.word	0x40025100
 8006d90:	40025180 	.word	0x40025180
 8006d94:	40025200 	.word	0x40025200
 8006d98:	40025280 	.word	0x40025280
 8006d9c:	40025300 	.word	0x40025300
 8006da0:	200014e0 	.word	0x200014e0
 8006da4:	46024080 	.word	0x46024080
 8006da8:	46024000 	.word	0x46024000
 8006dac:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 8006db0:	4b0d      	ldr	r3, [pc, #52]	@ (8006de8 <HAL_MDF_Init+0x2a8>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3301      	adds	r3, #1
 8006db6:	4a0c      	ldr	r2, [pc, #48]	@ (8006de8 <HAL_MDF_Init+0x2a8>)
 8006db8:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f000 f816 	bl	8006df0 <MDF_GetHandleNumberFromInstance>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	4909      	ldr	r1, [pc, #36]	@ (8006dec <HAL_MDF_Init+0x2ac>)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	641a      	str	r2, [r3, #64]	@ 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 8006ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	200014dc 	.word	0x200014dc
 8006dec:	200014e4 	.word	0x200014e4

08006df0 <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b085      	sub	sp, #20
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a19      	ldr	r2, [pc, #100]	@ (8006e60 <MDF_GetHandleNumberFromInstance+0x70>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d102      	bne.n	8006e06 <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	60fb      	str	r3, [r7, #12]
 8006e04:	e024      	b.n	8006e50 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4a16      	ldr	r2, [pc, #88]	@ (8006e64 <MDF_GetHandleNumberFromInstance+0x74>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d102      	bne.n	8006e14 <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	60fb      	str	r3, [r7, #12]
 8006e12:	e01d      	b.n	8006e50 <MDF_GetHandleNumberFromInstance+0x60>
  }
#if !defined(STM32U535xx) && !defined(STM32U545xx)
  else if (pInstance == MDF1_Filter2)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	4a14      	ldr	r2, [pc, #80]	@ (8006e68 <MDF_GetHandleNumberFromInstance+0x78>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d102      	bne.n	8006e22 <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	e016      	b.n	8006e50 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a11      	ldr	r2, [pc, #68]	@ (8006e6c <MDF_GetHandleNumberFromInstance+0x7c>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d102      	bne.n	8006e30 <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	e00f      	b.n	8006e50 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a0f      	ldr	r2, [pc, #60]	@ (8006e70 <MDF_GetHandleNumberFromInstance+0x80>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d102      	bne.n	8006e3e <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 8006e38:	2304      	movs	r3, #4
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	e008      	b.n	8006e50 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a0c      	ldr	r2, [pc, #48]	@ (8006e74 <MDF_GetHandleNumberFromInstance+0x84>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d102      	bne.n	8006e4c <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 8006e46:	2305      	movs	r3, #5
 8006e48:	60fb      	str	r3, [r7, #12]
 8006e4a:	e001      	b.n	8006e50 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 8006e4c:	2306      	movs	r3, #6
 8006e4e:	60fb      	str	r3, [r7, #12]
  {
    handle_number = 2U;
  }
#endif /* !defined(STM32U535xx) && !defined(STM32U545xx) */

  return handle_number;
 8006e50:	68fb      	ldr	r3, [r7, #12]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop
 8006e60:	40025080 	.word	0x40025080
 8006e64:	40025100 	.word	0x40025100
 8006e68:	40025180 	.word	0x40025180
 8006e6c:	40025200 	.word	0x40025200
 8006e70:	40025280 	.word	0x40025280
 8006e74:	40025300 	.word	0x40025300

08006e78 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f043 0201 	orr.w	r2, r3, #1
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	601a      	str	r2, [r3, #0]
}
 8006e8c:	bf00      	nop
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af02      	add	r7, sp, #8
 8006e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006ea4:	f7fe fac6 	bl	8005434 <HAL_GetTick>
 8006ea8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d102      	bne.n	8006eb6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	73fb      	strb	r3, [r7, #15]
 8006eb4:	e0a5      	b.n	8007002 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f040 809e 	bne.w	8007002 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f7fd fc88 	bl	80047dc <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8006ecc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f000 f912 	bl	80070fa <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689a      	ldr	r2, [r3, #8]
 8006edc:	4b4b      	ldr	r3, [pc, #300]	@ (800700c <HAL_OSPI_Init+0x174>)
 8006ede:	4013      	ands	r3, r2
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	68d1      	ldr	r1, [r2, #12]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6912      	ldr	r2, [r2, #16]
 8006ee8:	3a01      	subs	r2, #1
 8006eea:	0412      	lsls	r2, r2, #16
 8006eec:	4311      	orrs	r1, r2
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	6952      	ldr	r2, [r2, #20]
 8006ef2:	3a01      	subs	r2, #1
 8006ef4:	0212      	lsls	r2, r2, #8
 8006ef6:	4311      	orrs	r1, r2
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006efc:	4311      	orrs	r1, r2
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	69d2      	ldr	r2, [r2, #28]
 8006f02:	4311      	orrs	r1, r2
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	6812      	ldr	r2, [r2, #0]
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a1a      	ldr	r2, [r3, #32]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f26:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	430a      	orrs	r2, r1
 8006f32:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006f3c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	021a      	lsls	r2, r3, #8
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	430a      	orrs	r2, r1
 8006f56:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2200      	movs	r2, #0
 8006f62:	2120      	movs	r1, #32
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f000 fdcd 	bl	8007b04 <OSPI_WaitFlagStateUntilTimeout>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006f6e:	7bfb      	ldrb	r3, [r7, #15]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d146      	bne.n	8007002 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f82:	1e5a      	subs	r2, r3, #1
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	689a      	ldr	r2, [r3, #8]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8006faa:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fb6:	431a      	orrs	r2, r3
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f042 0201 	orr.w	r2, r2, #1
 8006fd0:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d107      	bne.n	8006fea <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	689a      	ldr	r2, [r3, #8]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0202 	orr.w	r2, r2, #2
 8006fe8:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ff2:	d103      	bne.n	8006ffc <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ffa:	e002      	b.n	8007002 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2202      	movs	r2, #2
 8007000:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8007002:	7bfb      	ldrb	r3, [r7, #15]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}
 800700c:	f8e0c0f4 	.word	0xf8e0c0f4

08007010 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b088      	sub	sp, #32
 8007014:	af02      	add	r7, sp, #8
 8007016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007018:	2300      	movs	r3, #0
 800701a:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800701c:	f7fe fa0a 	bl	8005434 <HAL_GetTick>
 8007020:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007026:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f003 0308 	and.w	r3, r3, #8
 800702e:	2b00      	cmp	r3, #0
 8007030:	d104      	bne.n	800703c <HAL_OSPI_Abort+0x2c>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f003 0304 	and.w	r3, r3, #4
 8007038:	2b00      	cmp	r3, #0
 800703a:	d052      	beq.n	80070e2 <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0304 	and.w	r3, r3, #4
 8007046:	2b00      	cmp	r3, #0
 8007048:	d014      	beq.n	8007074 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f022 0204 	bic.w	r2, r2, #4
 8007058:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800705e:	4618      	mov	r0, r3
 8007060:	f7fe fb80 	bl	8005764 <HAL_DMA_Abort>
 8007064:	4603      	mov	r3, r0
 8007066:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8007068:	7dfb      	ldrb	r3, [r7, #23]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d002      	beq.n	8007074 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2204      	movs	r2, #4
 8007072:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	f003 0320 	and.w	r3, r3, #32
 800707e:	2b00      	cmp	r3, #0
 8007080:	d02b      	beq.n	80070da <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f042 0202 	orr.w	r2, r2, #2
 8007090:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007096:	9300      	str	r3, [sp, #0]
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2201      	movs	r2, #1
 800709c:	2102      	movs	r1, #2
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fd30 	bl	8007b04 <OSPI_WaitFlagStateUntilTimeout>
 80070a4:	4603      	mov	r3, r0
 80070a6:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80070a8:	7dfb      	ldrb	r3, [r7, #23]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d11f      	bne.n	80070ee <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	2202      	movs	r2, #2
 80070b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	2200      	movs	r2, #0
 80070c0:	2120      	movs	r1, #32
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 fd1e 	bl	8007b04 <OSPI_WaitFlagStateUntilTimeout>
 80070c8:	4603      	mov	r3, r0
 80070ca:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80070cc:	7dfb      	ldrb	r3, [r7, #23]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10d      	bne.n	80070ee <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2202      	movs	r2, #2
 80070d6:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80070d8:	e009      	b.n	80070ee <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2202      	movs	r2, #2
 80070de:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80070e0:	e005      	b.n	80070ee <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2210      	movs	r2, #16
 80070ea:	655a      	str	r2, [r3, #84]	@ 0x54
 80070ec:	e000      	b.n	80070f0 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 80070ee:	bf00      	nop
  }

  /* Return function status */
  return status;
 80070f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3718      	adds	r7, #24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80070fa:	b480      	push	{r7}
 80070fc:	b083      	sub	sp, #12
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
 8007102:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b094      	sub	sp, #80	@ 0x50
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007124:	2300      	movs	r3, #0
 8007126:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800712a:	2300      	movs	r3, #0
 800712c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a9d      	ldr	r2, [pc, #628]	@ (80073ac <HAL_OSPIM_Config+0x294>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d105      	bne.n	8007146 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800713a:	2300      	movs	r3, #0
 800713c:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800713e:	2301      	movs	r3, #1
 8007140:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8007144:	e004      	b.n	8007150 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8007146:	2301      	movs	r3, #1
 8007148:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800714a:	2300      	movs	r3, #0
 800714c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8007150:	2300      	movs	r3, #0
 8007152:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007156:	e01d      	b.n	8007194 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8007158:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800715c:	3301      	adds	r3, #1
 800715e:	b2d8      	uxtb	r0, r3
 8007160:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8007164:	f107 0114 	add.w	r1, r7, #20
 8007168:	4613      	mov	r3, r2
 800716a:	005b      	lsls	r3, r3, #1
 800716c:	4413      	add	r3, r2
 800716e:	00db      	lsls	r3, r3, #3
 8007170:	440b      	add	r3, r1
 8007172:	4619      	mov	r1, r3
 8007174:	f000 fd06 	bl	8007b84 <OSPIM_GetConfig>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2208      	movs	r2, #8
 8007188:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800718a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800718e:	3301      	adds	r3, #1
 8007190:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007194:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007198:	2b01      	cmp	r3, #1
 800719a:	d9dd      	bls.n	8007158 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 800719c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	f040 84a2 	bne.w	8007aea <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80071a6:	4b81      	ldr	r3, [pc, #516]	@ (80073ac <HAL_OSPIM_Config+0x294>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0301 	and.w	r3, r3, #1
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00b      	beq.n	80071ca <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80071b2:	4b7e      	ldr	r3, [pc, #504]	@ (80073ac <HAL_OSPIM_Config+0x294>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a7d      	ldr	r2, [pc, #500]	@ (80073ac <HAL_OSPIM_Config+0x294>)
 80071b8:	f023 0301 	bic.w	r3, r3, #1
 80071bc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80071be:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80071c2:	f043 0301 	orr.w	r3, r3, #1
 80071c6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 80071ca:	4b79      	ldr	r3, [pc, #484]	@ (80073b0 <HAL_OSPIM_Config+0x298>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00b      	beq.n	80071ee <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80071d6:	4b76      	ldr	r3, [pc, #472]	@ (80073b0 <HAL_OSPIM_Config+0x298>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a75      	ldr	r2, [pc, #468]	@ (80073b0 <HAL_OSPIM_Config+0x298>)
 80071dc:	f023 0301 	bic.w	r3, r3, #1
 80071e0:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 80071e2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80071e6:	f043 0302 	orr.w	r3, r3, #2
 80071ea:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80071ee:	4971      	ldr	r1, [pc, #452]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 80071f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071f2:	4613      	mov	r3, r2
 80071f4:	005b      	lsls	r3, r3, #1
 80071f6:	4413      	add	r3, r2
 80071f8:	00db      	lsls	r3, r3, #3
 80071fa:	3350      	adds	r3, #80	@ 0x50
 80071fc:	443b      	add	r3, r7
 80071fe:	3b34      	subs	r3, #52	@ 0x34
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	3b01      	subs	r3, #1
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	440b      	add	r3, r1
 8007208:	6859      	ldr	r1, [r3, #4]
 800720a:	486a      	ldr	r0, [pc, #424]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 800720c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800720e:	4613      	mov	r3, r2
 8007210:	005b      	lsls	r3, r3, #1
 8007212:	4413      	add	r3, r2
 8007214:	00db      	lsls	r3, r3, #3
 8007216:	3350      	adds	r3, #80	@ 0x50
 8007218:	443b      	add	r3, r7
 800721a:	3b34      	subs	r3, #52	@ 0x34
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	3b01      	subs	r3, #1
 8007220:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4403      	add	r3, r0
 8007228:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800722a:	4b62      	ldr	r3, [pc, #392]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b00      	cmp	r3, #0
 8007234:	f000 80c0 	beq.w	80073b8 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8007238:	4b5e      	ldr	r3, [pc, #376]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a5d      	ldr	r2, [pc, #372]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 800723e:	f023 0301 	bic.w	r3, r3, #1
 8007242:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8007244:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8007248:	2b01      	cmp	r3, #1
 800724a:	f040 8162 	bne.w	8007512 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800724e:	4959      	ldr	r1, [pc, #356]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 8007250:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007254:	4613      	mov	r3, r2
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	4413      	add	r3, r2
 800725a:	00db      	lsls	r3, r3, #3
 800725c:	3350      	adds	r3, #80	@ 0x50
 800725e:	443b      	add	r3, r7
 8007260:	3b3c      	subs	r3, #60	@ 0x3c
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	3b01      	subs	r3, #1
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	440b      	add	r3, r1
 800726a:	6859      	ldr	r1, [r3, #4]
 800726c:	4851      	ldr	r0, [pc, #324]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 800726e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007272:	4613      	mov	r3, r2
 8007274:	005b      	lsls	r3, r3, #1
 8007276:	4413      	add	r3, r2
 8007278:	00db      	lsls	r3, r3, #3
 800727a:	3350      	adds	r3, #80	@ 0x50
 800727c:	443b      	add	r3, r7
 800727e:	3b3c      	subs	r3, #60	@ 0x3c
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3b01      	subs	r3, #1
 8007284:	f041 0202 	orr.w	r2, r1, #2
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	4403      	add	r3, r0
 800728c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800728e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007292:	4613      	mov	r3, r2
 8007294:	005b      	lsls	r3, r3, #1
 8007296:	4413      	add	r3, r2
 8007298:	00db      	lsls	r3, r3, #3
 800729a:	3350      	adds	r3, #80	@ 0x50
 800729c:	443b      	add	r3, r7
 800729e:	3b38      	subs	r3, #56	@ 0x38
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d01f      	beq.n	80072e6 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 80072a6:	4943      	ldr	r1, [pc, #268]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 80072a8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072ac:	4613      	mov	r3, r2
 80072ae:	005b      	lsls	r3, r3, #1
 80072b0:	4413      	add	r3, r2
 80072b2:	00db      	lsls	r3, r3, #3
 80072b4:	3350      	adds	r3, #80	@ 0x50
 80072b6:	443b      	add	r3, r7
 80072b8:	3b38      	subs	r3, #56	@ 0x38
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	3b01      	subs	r3, #1
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	440b      	add	r3, r1
 80072c2:	6859      	ldr	r1, [r3, #4]
 80072c4:	483b      	ldr	r0, [pc, #236]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 80072c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072ca:	4613      	mov	r3, r2
 80072cc:	005b      	lsls	r3, r3, #1
 80072ce:	4413      	add	r3, r2
 80072d0:	00db      	lsls	r3, r3, #3
 80072d2:	3350      	adds	r3, #80	@ 0x50
 80072d4:	443b      	add	r3, r7
 80072d6:	3b38      	subs	r3, #56	@ 0x38
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	3b01      	subs	r3, #1
 80072dc:	f041 0220 	orr.w	r2, r1, #32
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	4403      	add	r3, r0
 80072e4:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80072e6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072ea:	4613      	mov	r3, r2
 80072ec:	005b      	lsls	r3, r3, #1
 80072ee:	4413      	add	r3, r2
 80072f0:	00db      	lsls	r3, r3, #3
 80072f2:	3350      	adds	r3, #80	@ 0x50
 80072f4:	443b      	add	r3, r7
 80072f6:	3b30      	subs	r3, #48	@ 0x30
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d023      	beq.n	8007346 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 80072fe:	492d      	ldr	r1, [pc, #180]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 8007300:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007304:	4613      	mov	r3, r2
 8007306:	005b      	lsls	r3, r3, #1
 8007308:	4413      	add	r3, r2
 800730a:	00db      	lsls	r3, r3, #3
 800730c:	3350      	adds	r3, #80	@ 0x50
 800730e:	443b      	add	r3, r7
 8007310:	3b30      	subs	r3, #48	@ 0x30
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3b01      	subs	r3, #1
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	009b      	lsls	r3, r3, #2
 800731c:	440b      	add	r3, r1
 800731e:	6859      	ldr	r1, [r3, #4]
 8007320:	4824      	ldr	r0, [pc, #144]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 8007322:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007326:	4613      	mov	r3, r2
 8007328:	005b      	lsls	r3, r3, #1
 800732a:	4413      	add	r3, r2
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	3350      	adds	r3, #80	@ 0x50
 8007330:	443b      	add	r3, r7
 8007332:	3b30      	subs	r3, #48	@ 0x30
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3b01      	subs	r3, #1
 8007338:	f003 0301 	and.w	r3, r3, #1
 800733c:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	4403      	add	r3, r0
 8007344:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007346:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800734a:	4613      	mov	r3, r2
 800734c:	005b      	lsls	r3, r3, #1
 800734e:	4413      	add	r3, r2
 8007350:	00db      	lsls	r3, r3, #3
 8007352:	3350      	adds	r3, #80	@ 0x50
 8007354:	443b      	add	r3, r7
 8007356:	3b2c      	subs	r3, #44	@ 0x2c
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	f000 80d9 	beq.w	8007512 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8007360:	4914      	ldr	r1, [pc, #80]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 8007362:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007366:	4613      	mov	r3, r2
 8007368:	005b      	lsls	r3, r3, #1
 800736a:	4413      	add	r3, r2
 800736c:	00db      	lsls	r3, r3, #3
 800736e:	3350      	adds	r3, #80	@ 0x50
 8007370:	443b      	add	r3, r7
 8007372:	3b2c      	subs	r3, #44	@ 0x2c
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	3b01      	subs	r3, #1
 8007378:	f003 0301 	and.w	r3, r3, #1
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	440b      	add	r3, r1
 8007380:	6859      	ldr	r1, [r3, #4]
 8007382:	480c      	ldr	r0, [pc, #48]	@ (80073b4 <HAL_OSPIM_Config+0x29c>)
 8007384:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007388:	4613      	mov	r3, r2
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	4413      	add	r3, r2
 800738e:	00db      	lsls	r3, r3, #3
 8007390:	3350      	adds	r3, #80	@ 0x50
 8007392:	443b      	add	r3, r7
 8007394:	3b2c      	subs	r3, #44	@ 0x2c
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	3b01      	subs	r3, #1
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	4403      	add	r3, r0
 80073a6:	605a      	str	r2, [r3, #4]
 80073a8:	e0b3      	b.n	8007512 <HAL_OSPIM_Config+0x3fa>
 80073aa:	bf00      	nop
 80073ac:	420d1400 	.word	0x420d1400
 80073b0:	420d2400 	.word	0x420d2400
 80073b4:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 80073b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073ba:	4613      	mov	r3, r2
 80073bc:	005b      	lsls	r3, r3, #1
 80073be:	4413      	add	r3, r2
 80073c0:	00db      	lsls	r3, r3, #3
 80073c2:	3350      	adds	r3, #80	@ 0x50
 80073c4:	443b      	add	r3, r7
 80073c6:	3b3c      	subs	r3, #60	@ 0x3c
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f000 80a1 	beq.w	8007512 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80073d0:	4995      	ldr	r1, [pc, #596]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 80073d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073d4:	4613      	mov	r3, r2
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	4413      	add	r3, r2
 80073da:	00db      	lsls	r3, r3, #3
 80073dc:	3350      	adds	r3, #80	@ 0x50
 80073de:	443b      	add	r3, r7
 80073e0:	3b3c      	subs	r3, #60	@ 0x3c
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	3b01      	subs	r3, #1
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	440b      	add	r3, r1
 80073ea:	6859      	ldr	r1, [r3, #4]
 80073ec:	488e      	ldr	r0, [pc, #568]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 80073ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073f0:	4613      	mov	r3, r2
 80073f2:	005b      	lsls	r3, r3, #1
 80073f4:	4413      	add	r3, r2
 80073f6:	00db      	lsls	r3, r3, #3
 80073f8:	3350      	adds	r3, #80	@ 0x50
 80073fa:	443b      	add	r3, r7
 80073fc:	3b3c      	subs	r3, #60	@ 0x3c
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	3b01      	subs	r3, #1
 8007402:	f021 0201 	bic.w	r2, r1, #1
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	4403      	add	r3, r0
 800740a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800740c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800740e:	4613      	mov	r3, r2
 8007410:	005b      	lsls	r3, r3, #1
 8007412:	4413      	add	r3, r2
 8007414:	00db      	lsls	r3, r3, #3
 8007416:	3350      	adds	r3, #80	@ 0x50
 8007418:	443b      	add	r3, r7
 800741a:	3b38      	subs	r3, #56	@ 0x38
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d01d      	beq.n	800745e <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8007422:	4981      	ldr	r1, [pc, #516]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 8007424:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007426:	4613      	mov	r3, r2
 8007428:	005b      	lsls	r3, r3, #1
 800742a:	4413      	add	r3, r2
 800742c:	00db      	lsls	r3, r3, #3
 800742e:	3350      	adds	r3, #80	@ 0x50
 8007430:	443b      	add	r3, r7
 8007432:	3b38      	subs	r3, #56	@ 0x38
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3b01      	subs	r3, #1
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	440b      	add	r3, r1
 800743c:	6859      	ldr	r1, [r3, #4]
 800743e:	487a      	ldr	r0, [pc, #488]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 8007440:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007442:	4613      	mov	r3, r2
 8007444:	005b      	lsls	r3, r3, #1
 8007446:	4413      	add	r3, r2
 8007448:	00db      	lsls	r3, r3, #3
 800744a:	3350      	adds	r3, #80	@ 0x50
 800744c:	443b      	add	r3, r7
 800744e:	3b38      	subs	r3, #56	@ 0x38
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3b01      	subs	r3, #1
 8007454:	f021 0210 	bic.w	r2, r1, #16
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4403      	add	r3, r0
 800745c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800745e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007460:	4613      	mov	r3, r2
 8007462:	005b      	lsls	r3, r3, #1
 8007464:	4413      	add	r3, r2
 8007466:	00db      	lsls	r3, r3, #3
 8007468:	3350      	adds	r3, #80	@ 0x50
 800746a:	443b      	add	r3, r7
 800746c:	3b30      	subs	r3, #48	@ 0x30
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d021      	beq.n	80074b8 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8007474:	496c      	ldr	r1, [pc, #432]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 8007476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007478:	4613      	mov	r3, r2
 800747a:	005b      	lsls	r3, r3, #1
 800747c:	4413      	add	r3, r2
 800747e:	00db      	lsls	r3, r3, #3
 8007480:	3350      	adds	r3, #80	@ 0x50
 8007482:	443b      	add	r3, r7
 8007484:	3b30      	subs	r3, #48	@ 0x30
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3b01      	subs	r3, #1
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	440b      	add	r3, r1
 8007492:	6859      	ldr	r1, [r3, #4]
 8007494:	4864      	ldr	r0, [pc, #400]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 8007496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007498:	4613      	mov	r3, r2
 800749a:	005b      	lsls	r3, r3, #1
 800749c:	4413      	add	r3, r2
 800749e:	00db      	lsls	r3, r3, #3
 80074a0:	3350      	adds	r3, #80	@ 0x50
 80074a2:	443b      	add	r3, r7
 80074a4:	3b30      	subs	r3, #48	@ 0x30
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	3b01      	subs	r3, #1
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	4403      	add	r3, r0
 80074b6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80074b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074ba:	4613      	mov	r3, r2
 80074bc:	005b      	lsls	r3, r3, #1
 80074be:	4413      	add	r3, r2
 80074c0:	00db      	lsls	r3, r3, #3
 80074c2:	3350      	adds	r3, #80	@ 0x50
 80074c4:	443b      	add	r3, r7
 80074c6:	3b2c      	subs	r3, #44	@ 0x2c
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d021      	beq.n	8007512 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 80074ce:	4956      	ldr	r1, [pc, #344]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 80074d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074d2:	4613      	mov	r3, r2
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	4413      	add	r3, r2
 80074d8:	00db      	lsls	r3, r3, #3
 80074da:	3350      	adds	r3, #80	@ 0x50
 80074dc:	443b      	add	r3, r7
 80074de:	3b2c      	subs	r3, #44	@ 0x2c
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3b01      	subs	r3, #1
 80074e4:	f003 0301 	and.w	r3, r3, #1
 80074e8:	009b      	lsls	r3, r3, #2
 80074ea:	440b      	add	r3, r1
 80074ec:	6859      	ldr	r1, [r3, #4]
 80074ee:	484e      	ldr	r0, [pc, #312]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 80074f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074f2:	4613      	mov	r3, r2
 80074f4:	005b      	lsls	r3, r3, #1
 80074f6:	4413      	add	r3, r2
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	3350      	adds	r3, #80	@ 0x50
 80074fc:	443b      	add	r3, r7
 80074fe:	3b2c      	subs	r3, #44	@ 0x2c
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	3b01      	subs	r3, #1
 8007504:	f003 0301 	and.w	r3, r3, #1
 8007508:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4403      	add	r3, r0
 8007510:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	6819      	ldr	r1, [r3, #0]
 8007516:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800751a:	4613      	mov	r3, r2
 800751c:	005b      	lsls	r3, r3, #1
 800751e:	4413      	add	r3, r2
 8007520:	00db      	lsls	r3, r3, #3
 8007522:	3350      	adds	r3, #80	@ 0x50
 8007524:	443b      	add	r3, r7
 8007526:	3b3c      	subs	r3, #60	@ 0x3c
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4299      	cmp	r1, r3
 800752c:	d03c      	beq.n	80075a8 <HAL_OSPIM_Config+0x490>
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	6899      	ldr	r1, [r3, #8]
 8007532:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007536:	4613      	mov	r3, r2
 8007538:	005b      	lsls	r3, r3, #1
 800753a:	4413      	add	r3, r2
 800753c:	00db      	lsls	r3, r3, #3
 800753e:	3350      	adds	r3, #80	@ 0x50
 8007540:	443b      	add	r3, r7
 8007542:	3b34      	subs	r3, #52	@ 0x34
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	4299      	cmp	r1, r3
 8007548:	d02e      	beq.n	80075a8 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	6859      	ldr	r1, [r3, #4]
 800754e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007552:	4613      	mov	r3, r2
 8007554:	005b      	lsls	r3, r3, #1
 8007556:	4413      	add	r3, r2
 8007558:	00db      	lsls	r3, r3, #3
 800755a:	3350      	adds	r3, #80	@ 0x50
 800755c:	443b      	add	r3, r7
 800755e:	3b38      	subs	r3, #56	@ 0x38
 8007560:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8007562:	4299      	cmp	r1, r3
 8007564:	d103      	bne.n	800756e <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d11c      	bne.n	80075a8 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	68d9      	ldr	r1, [r3, #12]
 8007572:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007576:	4613      	mov	r3, r2
 8007578:	005b      	lsls	r3, r3, #1
 800757a:	4413      	add	r3, r2
 800757c:	00db      	lsls	r3, r3, #3
 800757e:	3350      	adds	r3, #80	@ 0x50
 8007580:	443b      	add	r3, r7
 8007582:	3b30      	subs	r3, #48	@ 0x30
 8007584:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8007586:	4299      	cmp	r1, r3
 8007588:	d00e      	beq.n	80075a8 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	6919      	ldr	r1, [r3, #16]
 800758e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007592:	4613      	mov	r3, r2
 8007594:	005b      	lsls	r3, r3, #1
 8007596:	4413      	add	r3, r2
 8007598:	00db      	lsls	r3, r3, #3
 800759a:	3350      	adds	r3, #80	@ 0x50
 800759c:	443b      	add	r3, r7
 800759e:	3b2c      	subs	r3, #44	@ 0x2c
 80075a0:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80075a2:	4299      	cmp	r1, r3
 80075a4:	f040 810e 	bne.w	80077c4 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	6819      	ldr	r1, [r3, #0]
 80075ac:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80075b0:	4613      	mov	r3, r2
 80075b2:	005b      	lsls	r3, r3, #1
 80075b4:	4413      	add	r3, r2
 80075b6:	00db      	lsls	r3, r3, #3
 80075b8:	3350      	adds	r3, #80	@ 0x50
 80075ba:	443b      	add	r3, r7
 80075bc:	3b3c      	subs	r3, #60	@ 0x3c
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4299      	cmp	r1, r3
 80075c2:	d133      	bne.n	800762c <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	6859      	ldr	r1, [r3, #4]
 80075c8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80075cc:	4613      	mov	r3, r2
 80075ce:	005b      	lsls	r3, r3, #1
 80075d0:	4413      	add	r3, r2
 80075d2:	00db      	lsls	r3, r3, #3
 80075d4:	3350      	adds	r3, #80	@ 0x50
 80075d6:	443b      	add	r3, r7
 80075d8:	3b38      	subs	r3, #56	@ 0x38
 80075da:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80075dc:	4299      	cmp	r1, r3
 80075de:	d125      	bne.n	800762c <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	68d9      	ldr	r1, [r3, #12]
 80075e4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80075e8:	4613      	mov	r3, r2
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	4413      	add	r3, r2
 80075ee:	00db      	lsls	r3, r3, #3
 80075f0:	3350      	adds	r3, #80	@ 0x50
 80075f2:	443b      	add	r3, r7
 80075f4:	3b30      	subs	r3, #48	@ 0x30
 80075f6:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80075f8:	4299      	cmp	r1, r3
 80075fa:	d117      	bne.n	800762c <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	6919      	ldr	r1, [r3, #16]
 8007600:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007604:	4613      	mov	r3, r2
 8007606:	005b      	lsls	r3, r3, #1
 8007608:	4413      	add	r3, r2
 800760a:	00db      	lsls	r3, r3, #3
 800760c:	3350      	adds	r3, #80	@ 0x50
 800760e:	443b      	add	r3, r7
 8007610:	3b2c      	subs	r3, #44	@ 0x2c
 8007612:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8007614:	4299      	cmp	r1, r3
 8007616:	d109      	bne.n	800762c <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8007618:	4b03      	ldr	r3, [pc, #12]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a02      	ldr	r2, [pc, #8]	@ (8007628 <HAL_OSPIM_Config+0x510>)
 800761e:	f043 0301 	orr.w	r3, r3, #1
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	e0ce      	b.n	80077c4 <HAL_OSPIM_Config+0x6ac>
 8007626:	bf00      	nop
 8007628:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800762c:	49a4      	ldr	r1, [pc, #656]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 800762e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007632:	4613      	mov	r3, r2
 8007634:	005b      	lsls	r3, r3, #1
 8007636:	4413      	add	r3, r2
 8007638:	00db      	lsls	r3, r3, #3
 800763a:	3350      	adds	r3, #80	@ 0x50
 800763c:	443b      	add	r3, r7
 800763e:	3b3c      	subs	r3, #60	@ 0x3c
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	3b01      	subs	r3, #1
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	440b      	add	r3, r1
 8007648:	6859      	ldr	r1, [r3, #4]
 800764a:	489d      	ldr	r0, [pc, #628]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 800764c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007650:	4613      	mov	r3, r2
 8007652:	005b      	lsls	r3, r3, #1
 8007654:	4413      	add	r3, r2
 8007656:	00db      	lsls	r3, r3, #3
 8007658:	3350      	adds	r3, #80	@ 0x50
 800765a:	443b      	add	r3, r7
 800765c:	3b3c      	subs	r3, #60	@ 0x3c
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3b01      	subs	r3, #1
 8007662:	f021 0201 	bic.w	r2, r1, #1
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	4403      	add	r3, r0
 800766a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800766c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007670:	4613      	mov	r3, r2
 8007672:	005b      	lsls	r3, r3, #1
 8007674:	4413      	add	r3, r2
 8007676:	00db      	lsls	r3, r3, #3
 8007678:	3350      	adds	r3, #80	@ 0x50
 800767a:	443b      	add	r3, r7
 800767c:	3b38      	subs	r3, #56	@ 0x38
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01f      	beq.n	80076c4 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8007684:	498e      	ldr	r1, [pc, #568]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007686:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800768a:	4613      	mov	r3, r2
 800768c:	005b      	lsls	r3, r3, #1
 800768e:	4413      	add	r3, r2
 8007690:	00db      	lsls	r3, r3, #3
 8007692:	3350      	adds	r3, #80	@ 0x50
 8007694:	443b      	add	r3, r7
 8007696:	3b38      	subs	r3, #56	@ 0x38
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3b01      	subs	r3, #1
 800769c:	009b      	lsls	r3, r3, #2
 800769e:	440b      	add	r3, r1
 80076a0:	6859      	ldr	r1, [r3, #4]
 80076a2:	4887      	ldr	r0, [pc, #540]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80076a4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076a8:	4613      	mov	r3, r2
 80076aa:	005b      	lsls	r3, r3, #1
 80076ac:	4413      	add	r3, r2
 80076ae:	00db      	lsls	r3, r3, #3
 80076b0:	3350      	adds	r3, #80	@ 0x50
 80076b2:	443b      	add	r3, r7
 80076b4:	3b38      	subs	r3, #56	@ 0x38
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3b01      	subs	r3, #1
 80076ba:	f021 0210 	bic.w	r2, r1, #16
 80076be:	009b      	lsls	r3, r3, #2
 80076c0:	4403      	add	r3, r0
 80076c2:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80076c4:	497e      	ldr	r1, [pc, #504]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80076c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076ca:	4613      	mov	r3, r2
 80076cc:	005b      	lsls	r3, r3, #1
 80076ce:	4413      	add	r3, r2
 80076d0:	00db      	lsls	r3, r3, #3
 80076d2:	3350      	adds	r3, #80	@ 0x50
 80076d4:	443b      	add	r3, r7
 80076d6:	3b34      	subs	r3, #52	@ 0x34
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3b01      	subs	r3, #1
 80076dc:	009b      	lsls	r3, r3, #2
 80076de:	440b      	add	r3, r1
 80076e0:	6859      	ldr	r1, [r3, #4]
 80076e2:	4877      	ldr	r0, [pc, #476]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80076e4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076e8:	4613      	mov	r3, r2
 80076ea:	005b      	lsls	r3, r3, #1
 80076ec:	4413      	add	r3, r2
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	3350      	adds	r3, #80	@ 0x50
 80076f2:	443b      	add	r3, r7
 80076f4:	3b34      	subs	r3, #52	@ 0x34
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	3b01      	subs	r3, #1
 80076fa:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80076fe:	009b      	lsls	r3, r3, #2
 8007700:	4403      	add	r3, r0
 8007702:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007704:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007708:	4613      	mov	r3, r2
 800770a:	005b      	lsls	r3, r3, #1
 800770c:	4413      	add	r3, r2
 800770e:	00db      	lsls	r3, r3, #3
 8007710:	3350      	adds	r3, #80	@ 0x50
 8007712:	443b      	add	r3, r7
 8007714:	3b30      	subs	r3, #48	@ 0x30
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d023      	beq.n	8007764 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800771c:	4968      	ldr	r1, [pc, #416]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 800771e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007722:	4613      	mov	r3, r2
 8007724:	005b      	lsls	r3, r3, #1
 8007726:	4413      	add	r3, r2
 8007728:	00db      	lsls	r3, r3, #3
 800772a:	3350      	adds	r3, #80	@ 0x50
 800772c:	443b      	add	r3, r7
 800772e:	3b30      	subs	r3, #48	@ 0x30
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	3b01      	subs	r3, #1
 8007734:	f003 0301 	and.w	r3, r3, #1
 8007738:	009b      	lsls	r3, r3, #2
 800773a:	440b      	add	r3, r1
 800773c:	6859      	ldr	r1, [r3, #4]
 800773e:	4860      	ldr	r0, [pc, #384]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007740:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007744:	4613      	mov	r3, r2
 8007746:	005b      	lsls	r3, r3, #1
 8007748:	4413      	add	r3, r2
 800774a:	00db      	lsls	r3, r3, #3
 800774c:	3350      	adds	r3, #80	@ 0x50
 800774e:	443b      	add	r3, r7
 8007750:	3b30      	subs	r3, #48	@ 0x30
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	3b01      	subs	r3, #1
 8007756:	f003 0301 	and.w	r3, r3, #1
 800775a:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4403      	add	r3, r0
 8007762:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007764:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007768:	4613      	mov	r3, r2
 800776a:	005b      	lsls	r3, r3, #1
 800776c:	4413      	add	r3, r2
 800776e:	00db      	lsls	r3, r3, #3
 8007770:	3350      	adds	r3, #80	@ 0x50
 8007772:	443b      	add	r3, r7
 8007774:	3b2c      	subs	r3, #44	@ 0x2c
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d023      	beq.n	80077c4 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800777c:	4950      	ldr	r1, [pc, #320]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 800777e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007782:	4613      	mov	r3, r2
 8007784:	005b      	lsls	r3, r3, #1
 8007786:	4413      	add	r3, r2
 8007788:	00db      	lsls	r3, r3, #3
 800778a:	3350      	adds	r3, #80	@ 0x50
 800778c:	443b      	add	r3, r7
 800778e:	3b2c      	subs	r3, #44	@ 0x2c
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3b01      	subs	r3, #1
 8007794:	f003 0301 	and.w	r3, r3, #1
 8007798:	009b      	lsls	r3, r3, #2
 800779a:	440b      	add	r3, r1
 800779c:	6859      	ldr	r1, [r3, #4]
 800779e:	4848      	ldr	r0, [pc, #288]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80077a0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80077a4:	4613      	mov	r3, r2
 80077a6:	005b      	lsls	r3, r3, #1
 80077a8:	4413      	add	r3, r2
 80077aa:	00db      	lsls	r3, r3, #3
 80077ac:	3350      	adds	r3, #80	@ 0x50
 80077ae:	443b      	add	r3, r7
 80077b0:	3b2c      	subs	r3, #44	@ 0x2c
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3b01      	subs	r3, #1
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80077be:	009b      	lsls	r3, r3, #2
 80077c0:	4403      	add	r3, r0
 80077c2:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80077c4:	4a3e      	ldr	r2, [pc, #248]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	3b01      	subs	r3, #1
 80077cc:	009b      	lsls	r3, r3, #2
 80077ce:	4413      	add	r3, r2
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80077d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077d8:	025b      	lsls	r3, r3, #9
 80077da:	431a      	orrs	r2, r3
 80077dc:	4938      	ldr	r1, [pc, #224]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	3b01      	subs	r3, #1
 80077e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	440b      	add	r3, r1
 80077ec:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	695b      	ldr	r3, [r3, #20]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d018      	beq.n	8007828 <HAL_OSPIM_Config+0x710>
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077fe:	d813      	bhi.n	8007828 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	695b      	ldr	r3, [r3, #20]
 8007804:	1e5a      	subs	r2, r3, #1
 8007806:	4b2e      	ldr	r3, [pc, #184]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	0c1b      	lsrs	r3, r3, #16
 800780c:	b2db      	uxtb	r3, r3
 800780e:	429a      	cmp	r2, r3
 8007810:	d90a      	bls.n	8007828 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8007812:	4b2b      	ldr	r3, [pc, #172]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	695b      	ldr	r3, [r3, #20]
 800781e:	3b01      	subs	r3, #1
 8007820:	041b      	lsls	r3, r3, #16
 8007822:	4927      	ldr	r1, [pc, #156]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007824:	4313      	orrs	r3, r2
 8007826:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8007828:	4b25      	ldr	r3, [pc, #148]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0301 	and.w	r3, r3, #1
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 809a 	beq.w	800796a <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 8007836:	4a22      	ldr	r2, [pc, #136]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	3b01      	subs	r3, #1
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f023 0203 	bic.w	r2, r3, #3
 8007848:	491d      	ldr	r1, [pc, #116]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	3b01      	subs	r3, #1
 8007850:	f042 0201 	orr.w	r2, r2, #1
 8007854:	009b      	lsls	r3, r3, #2
 8007856:	440b      	add	r3, r1
 8007858:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d011      	beq.n	8007886 <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8007862:	4a17      	ldr	r2, [pc, #92]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	3b01      	subs	r3, #1
 800786a:	009b      	lsls	r3, r3, #2
 800786c:	4413      	add	r3, r2
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007874:	4912      	ldr	r1, [pc, #72]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	3b01      	subs	r3, #1
 800787c:	f042 0210 	orr.w	r2, r2, #16
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	440b      	add	r3, r1
 8007884:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d018      	beq.n	80078c4 <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007892:	4a0b      	ldr	r2, [pc, #44]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	3b01      	subs	r3, #1
 800789a:	f003 0301 	and.w	r3, r3, #1
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	4413      	add	r3, r2
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80078a8:	4905      	ldr	r1, [pc, #20]	@ (80078c0 <HAL_OSPIM_Config+0x7a8>)
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	3b01      	subs	r3, #1
 80078b0:	f003 0301 	and.w	r3, r3, #1
 80078b4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	440b      	add	r3, r1
 80078bc:	605a      	str	r2, [r3, #4]
 80078be:	e01b      	b.n	80078f8 <HAL_OSPIM_Config+0x7e0>
 80078c0:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d015      	beq.n	80078f8 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80078cc:	4a8a      	ldr	r2, [pc, #552]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	3b01      	subs	r3, #1
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	4413      	add	r3, r2
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80078e2:	4985      	ldr	r1, [pc, #532]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	3b01      	subs	r3, #1
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	440b      	add	r3, r1
 80078f6:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d016      	beq.n	8007932 <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007904:	4a7c      	ldr	r2, [pc, #496]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	691b      	ldr	r3, [r3, #16]
 800790a:	3b01      	subs	r3, #1
 800790c:	f003 0301 	and.w	r3, r3, #1
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	4413      	add	r3, r2
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800791a:	4977      	ldr	r1, [pc, #476]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	691b      	ldr	r3, [r3, #16]
 8007920:	3b01      	subs	r3, #1
 8007922:	f003 0301 	and.w	r3, r3, #1
 8007926:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	440b      	add	r3, r1
 800792e:	605a      	str	r2, [r3, #4]
 8007930:	e0c3      	b.n	8007aba <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	2b00      	cmp	r3, #0
 8007938:	f000 80bf 	beq.w	8007aba <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800793c:	4a6e      	ldr	r2, [pc, #440]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 800793e:	68bb      	ldr	r3, [r7, #8]
 8007940:	691b      	ldr	r3, [r3, #16]
 8007942:	3b01      	subs	r3, #1
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8007952:	4969      	ldr	r1, [pc, #420]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	691b      	ldr	r3, [r3, #16]
 8007958:	3b01      	subs	r3, #1
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	440b      	add	r3, r1
 8007966:	605a      	str	r2, [r3, #4]
 8007968:	e0a7      	b.n	8007aba <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800796a:	4a63      	ldr	r2, [pc, #396]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	3b01      	subs	r3, #1
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	4413      	add	r3, r2
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	f023 0203 	bic.w	r2, r3, #3
 800797c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800797e:	005b      	lsls	r3, r3, #1
 8007980:	431a      	orrs	r2, r3
 8007982:	495d      	ldr	r1, [pc, #372]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3b01      	subs	r3, #1
 800798a:	f042 0201 	orr.w	r2, r2, #1
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	440b      	add	r3, r1
 8007992:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d014      	beq.n	80079c6 <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800799c:	4a56      	ldr	r2, [pc, #344]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	3b01      	subs	r3, #1
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80079ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079b0:	015b      	lsls	r3, r3, #5
 80079b2:	431a      	orrs	r2, r3
 80079b4:	4950      	ldr	r1, [pc, #320]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	3b01      	subs	r3, #1
 80079bc:	f042 0210 	orr.w	r2, r2, #16
 80079c0:	009b      	lsls	r3, r3, #2
 80079c2:	440b      	add	r3, r1
 80079c4:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	68db      	ldr	r3, [r3, #12]
 80079ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d019      	beq.n	8007a06 <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80079d2:	4a49      	ldr	r2, [pc, #292]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	3b01      	subs	r3, #1
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	4413      	add	r3, r2
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80079e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ea:	049b      	lsls	r3, r3, #18
 80079ec:	431a      	orrs	r2, r3
 80079ee:	4942      	ldr	r1, [pc, #264]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	3b01      	subs	r3, #1
 80079f6:	f003 0301 	and.w	r3, r3, #1
 80079fa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	440b      	add	r3, r1
 8007a02:	605a      	str	r2, [r3, #4]
 8007a04:	e01c      	b.n	8007a40 <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d018      	beq.n	8007a40 <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007a0e:	4a3a      	ldr	r2, [pc, #232]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	3b01      	subs	r3, #1
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8007a24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a26:	069b      	lsls	r3, r3, #26
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	4933      	ldr	r1, [pc, #204]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	3b01      	subs	r3, #1
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	440b      	add	r3, r1
 8007a3e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d019      	beq.n	8007a80 <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	3b01      	subs	r3, #1
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	4413      	add	r3, r2
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a64:	049b      	lsls	r3, r3, #18
 8007a66:	431a      	orrs	r2, r3
 8007a68:	4923      	ldr	r1, [pc, #140]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	691b      	ldr	r3, [r3, #16]
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	440b      	add	r3, r1
 8007a7c:	605a      	str	r2, [r3, #4]
 8007a7e:	e01c      	b.n	8007aba <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d018      	beq.n	8007aba <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007a88:	4a1b      	ldr	r2, [pc, #108]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	691b      	ldr	r3, [r3, #16]
 8007a8e:	3b01      	subs	r3, #1
 8007a90:	f003 0301 	and.w	r3, r3, #1
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4413      	add	r3, r2
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8007a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aa0:	069b      	lsls	r3, r3, #26
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	4914      	ldr	r1, [pc, #80]	@ (8007af8 <HAL_OSPIM_Config+0x9e0>)
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	3b01      	subs	r3, #1
 8007aac:	f003 0301 	and.w	r3, r3, #1
 8007ab0:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	440b      	add	r3, r1
 8007ab8:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8007aba:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d005      	beq.n	8007ad2 <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8007ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8007afc <HAL_OSPIM_Config+0x9e4>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a0c      	ldr	r2, [pc, #48]	@ (8007afc <HAL_OSPIM_Config+0x9e4>)
 8007acc:	f043 0301 	orr.w	r3, r3, #1
 8007ad0:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8007ad2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007ad6:	f003 0302 	and.w	r3, r3, #2
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d005      	beq.n	8007aea <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8007ade:	4b08      	ldr	r3, [pc, #32]	@ (8007b00 <HAL_OSPIM_Config+0x9e8>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a07      	ldr	r2, [pc, #28]	@ (8007b00 <HAL_OSPIM_Config+0x9e8>)
 8007ae4:	f043 0301 	orr.w	r3, r3, #1
 8007ae8:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8007aea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3750      	adds	r7, #80	@ 0x50
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	420c4000 	.word	0x420c4000
 8007afc:	420d1400 	.word	0x420d1400
 8007b00:	420d2400 	.word	0x420d2400

08007b04 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b084      	sub	sp, #16
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	603b      	str	r3, [r7, #0]
 8007b10:	4613      	mov	r3, r2
 8007b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8007b14:	e022      	b.n	8007b5c <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b1c:	d01e      	beq.n	8007b5c <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b1e:	f7fd fc89 	bl	8005434 <HAL_GetTick>
 8007b22:	4602      	mov	r2, r0
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	1ad3      	subs	r3, r2, r3
 8007b28:	69ba      	ldr	r2, [r7, #24]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d302      	bcc.n	8007b34 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d113      	bne.n	8007b5c <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	6a1a      	ldr	r2, [r3, #32]
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	401a      	ands	r2, r3
 8007b3e:	79fb      	ldrb	r3, [r7, #7]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d00b      	beq.n	8007b5c <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b4a:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b50:	f043 0201 	orr.w	r2, r3, #1
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e00e      	b.n	8007b7a <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	6a1a      	ldr	r2, [r3, #32]
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	4013      	ands	r3, r2
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	bf14      	ite	ne
 8007b6a:	2301      	movne	r3, #1
 8007b6c:	2300      	moveq	r3, #0
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	461a      	mov	r2, r3
 8007b72:	79fb      	ldrb	r3, [r7, #7]
 8007b74:	429a      	cmp	r2, r3
 8007b76:	d1ce      	bne.n	8007b16 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
	...

08007b84 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b087      	sub	sp, #28
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	6039      	str	r1, [r7, #0]
 8007b8e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8007b90:	2300      	movs	r3, #0
 8007b92:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8007b94:	2300      	movs	r3, #0
 8007b96:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8007b98:	79fb      	ldrb	r3, [r7, #7]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d005      	beq.n	8007baa <OSPIM_GetConfig+0x26>
 8007b9e:	79fb      	ldrb	r3, [r7, #7]
 8007ba0:	2b02      	cmp	r3, #2
 8007ba2:	d802      	bhi.n	8007baa <OSPIM_GetConfig+0x26>
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d102      	bne.n	8007bb0 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	75fb      	strb	r3, [r7, #23]
 8007bae:	e098      	b.n	8007ce2 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8007bce:	79fb      	ldrb	r3, [r7, #7]
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d10b      	bne.n	8007bec <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8007bd4:	4b46      	ldr	r3, [pc, #280]	@ (8007cf0 <OSPIM_GetConfig+0x16c>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d102      	bne.n	8007be6 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8007be0:	4b44      	ldr	r3, [pc, #272]	@ (8007cf4 <OSPIM_GetConfig+0x170>)
 8007be2:	613b      	str	r3, [r7, #16]
 8007be4:	e002      	b.n	8007bec <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8007be6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007bea:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007bec:	2300      	movs	r3, #0
 8007bee:	60fb      	str	r3, [r7, #12]
 8007bf0:	e074      	b.n	8007cdc <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8007bf2:	4a3f      	ldr	r2, [pc, #252]	@ (8007cf0 <OSPIM_GetConfig+0x16c>)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	4413      	add	r3, r2
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	f003 0301 	and.w	r3, r3, #1
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d00a      	beq.n	8007c1e <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	4053      	eors	r3, r2
 8007c0e:	f003 0302 	and.w	r3, r3, #2
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d103      	bne.n	8007c1e <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	1c5a      	adds	r2, r3, #1
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	f003 0310 	and.w	r3, r3, #16
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8007c28:	68ba      	ldr	r2, [r7, #8]
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	4053      	eors	r3, r2
 8007c2e:	f003 0320 	and.w	r3, r3, #32
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d103      	bne.n	8007c3e <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	1c5a      	adds	r2, r3, #1
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d00a      	beq.n	8007c5e <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8007c48:	68ba      	ldr	r2, [r7, #8]
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	4053      	eors	r3, r2
 8007c4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d103      	bne.n	8007c5e <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	1c5a      	adds	r2, r3, #1
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d018      	beq.n	8007c9a <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8007c68:	68ba      	ldr	r2, [r7, #8]
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	4053      	eors	r3, r2
 8007c6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d111      	bne.n	8007c9a <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d106      	bne.n	8007c8e <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	3301      	adds	r3, #1
 8007c84:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	60da      	str	r2, [r3, #12]
 8007c8c:	e005      	b.n	8007c9a <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	3301      	adds	r3, #1
 8007c92:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d018      	beq.n	8007cd6 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	4053      	eors	r3, r2
 8007caa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d111      	bne.n	8007cd6 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d106      	bne.n	8007cca <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	611a      	str	r2, [r3, #16]
 8007cc8:	e005      	b.n	8007cd6 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	3301      	adds	r3, #1
 8007cce:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	3301      	adds	r3, #1
 8007cda:	60fb      	str	r3, [r7, #12]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d987      	bls.n	8007bf2 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8007ce2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	371c      	adds	r7, #28
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	420c4000 	.word	0x420c4000
 8007cf4:	04040222 	.word	0x04040222

08007cf8 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689a      	ldr	r2, [r3, #8]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f042 0202 	orr.w	r2, r2, #2
 8007d14:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2208      	movs	r2, #8
 8007d1a:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a15      	ldr	r2, [pc, #84]	@ (8007d78 <HAL_OSPI_DLYB_SetConfig+0x80>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d109      	bne.n	8007d3a <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8007d26:	4815      	ldr	r0, [pc, #84]	@ (8007d7c <HAL_OSPI_DLYB_SetConfig+0x84>)
 8007d28:	f7ff f8a6 	bl	8006e78 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8007d2c:	6839      	ldr	r1, [r7, #0]
 8007d2e:	4813      	ldr	r0, [pc, #76]	@ (8007d7c <HAL_OSPI_DLYB_SetConfig+0x84>)
 8007d30:	f005 f912 	bl	800cf58 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	73fb      	strb	r3, [r7, #15]
 8007d38:	e00d      	b.n	8007d56 <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a10      	ldr	r2, [pc, #64]	@ (8007d80 <HAL_OSPI_DLYB_SetConfig+0x88>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d108      	bne.n	8007d56 <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 8007d44:	480f      	ldr	r0, [pc, #60]	@ (8007d84 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8007d46:	f7ff f897 	bl	8006e78 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 8007d4a:	6839      	ldr	r1, [r7, #0]
 8007d4c:	480d      	ldr	r0, [pc, #52]	@ (8007d84 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8007d4e:	f005 f903 	bl	800cf58 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8007d52:	2300      	movs	r3, #0
 8007d54:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7ff f95a 	bl	8007010 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	689a      	ldr	r2, [r3, #8]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f022 0202 	bic.w	r2, r2, #2
 8007d6a:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 8007d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	420d1400 	.word	0x420d1400
 8007d7c:	420cf000 	.word	0x420cf000
 8007d80:	420d2400 	.word	0x420d2400
 8007d84:	420cf400 	.word	0x420cf400

08007d88 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007d88:	b580      	push	{r7, lr}
 8007d8a:	b086      	sub	sp, #24
 8007d8c:	af02      	add	r7, sp, #8
 8007d8e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d101      	bne.n	8007d9a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	e108      	b.n	8007fac <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d106      	bne.n	8007dba <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f7fd f8c3 	bl	8004f40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2203      	movs	r2, #3
 8007dbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	4a7b      	ldr	r2, [pc, #492]	@ (8007fb4 <HAL_PCD_Init+0x22c>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d102      	bne.n	8007dd0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f005 fad4 	bl	800d382 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6818      	ldr	r0, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	7c1a      	ldrb	r2, [r3, #16]
 8007de2:	f88d 2000 	strb.w	r2, [sp]
 8007de6:	3304      	adds	r3, #4
 8007de8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007dea:	f005 fa9d 	bl	800d328 <USB_CoreInit>
 8007dee:	4603      	mov	r3, r0
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d005      	beq.n	8007e00 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2202      	movs	r2, #2
 8007df8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e0d5      	b.n	8007fac <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2100      	movs	r1, #0
 8007e06:	4618      	mov	r0, r3
 8007e08:	f005 facc 	bl	800d3a4 <USB_SetCurrentMode>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d005      	beq.n	8007e1e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2202      	movs	r2, #2
 8007e16:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	e0c6      	b.n	8007fac <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e1e:	2300      	movs	r3, #0
 8007e20:	73fb      	strb	r3, [r7, #15]
 8007e22:	e04a      	b.n	8007eba <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007e24:	7bfa      	ldrb	r2, [r7, #15]
 8007e26:	6879      	ldr	r1, [r7, #4]
 8007e28:	4613      	mov	r3, r2
 8007e2a:	00db      	lsls	r3, r3, #3
 8007e2c:	4413      	add	r3, r2
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	440b      	add	r3, r1
 8007e32:	3315      	adds	r3, #21
 8007e34:	2201      	movs	r2, #1
 8007e36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007e38:	7bfa      	ldrb	r2, [r7, #15]
 8007e3a:	6879      	ldr	r1, [r7, #4]
 8007e3c:	4613      	mov	r3, r2
 8007e3e:	00db      	lsls	r3, r3, #3
 8007e40:	4413      	add	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	440b      	add	r3, r1
 8007e46:	3314      	adds	r3, #20
 8007e48:	7bfa      	ldrb	r2, [r7, #15]
 8007e4a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007e4c:	7bfa      	ldrb	r2, [r7, #15]
 8007e4e:	7bfb      	ldrb	r3, [r7, #15]
 8007e50:	b298      	uxth	r0, r3
 8007e52:	6879      	ldr	r1, [r7, #4]
 8007e54:	4613      	mov	r3, r2
 8007e56:	00db      	lsls	r3, r3, #3
 8007e58:	4413      	add	r3, r2
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	440b      	add	r3, r1
 8007e5e:	332e      	adds	r3, #46	@ 0x2e
 8007e60:	4602      	mov	r2, r0
 8007e62:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007e64:	7bfa      	ldrb	r2, [r7, #15]
 8007e66:	6879      	ldr	r1, [r7, #4]
 8007e68:	4613      	mov	r3, r2
 8007e6a:	00db      	lsls	r3, r3, #3
 8007e6c:	4413      	add	r3, r2
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	440b      	add	r3, r1
 8007e72:	3318      	adds	r3, #24
 8007e74:	2200      	movs	r2, #0
 8007e76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007e78:	7bfa      	ldrb	r2, [r7, #15]
 8007e7a:	6879      	ldr	r1, [r7, #4]
 8007e7c:	4613      	mov	r3, r2
 8007e7e:	00db      	lsls	r3, r3, #3
 8007e80:	4413      	add	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	440b      	add	r3, r1
 8007e86:	331c      	adds	r3, #28
 8007e88:	2200      	movs	r2, #0
 8007e8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007e8c:	7bfa      	ldrb	r2, [r7, #15]
 8007e8e:	6879      	ldr	r1, [r7, #4]
 8007e90:	4613      	mov	r3, r2
 8007e92:	00db      	lsls	r3, r3, #3
 8007e94:	4413      	add	r3, r2
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	440b      	add	r3, r1
 8007e9a:	3320      	adds	r3, #32
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007ea0:	7bfa      	ldrb	r2, [r7, #15]
 8007ea2:	6879      	ldr	r1, [r7, #4]
 8007ea4:	4613      	mov	r3, r2
 8007ea6:	00db      	lsls	r3, r3, #3
 8007ea8:	4413      	add	r3, r2
 8007eaa:	009b      	lsls	r3, r3, #2
 8007eac:	440b      	add	r3, r1
 8007eae:	3324      	adds	r3, #36	@ 0x24
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007eb4:	7bfb      	ldrb	r3, [r7, #15]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	73fb      	strb	r3, [r7, #15]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	791b      	ldrb	r3, [r3, #4]
 8007ebe:	7bfa      	ldrb	r2, [r7, #15]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d3af      	bcc.n	8007e24 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	73fb      	strb	r3, [r7, #15]
 8007ec8:	e044      	b.n	8007f54 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007eca:	7bfa      	ldrb	r2, [r7, #15]
 8007ecc:	6879      	ldr	r1, [r7, #4]
 8007ece:	4613      	mov	r3, r2
 8007ed0:	00db      	lsls	r3, r3, #3
 8007ed2:	4413      	add	r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	440b      	add	r3, r1
 8007ed8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007edc:	2200      	movs	r2, #0
 8007ede:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007ee0:	7bfa      	ldrb	r2, [r7, #15]
 8007ee2:	6879      	ldr	r1, [r7, #4]
 8007ee4:	4613      	mov	r3, r2
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	4413      	add	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	440b      	add	r3, r1
 8007eee:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007ef2:	7bfa      	ldrb	r2, [r7, #15]
 8007ef4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007ef6:	7bfa      	ldrb	r2, [r7, #15]
 8007ef8:	6879      	ldr	r1, [r7, #4]
 8007efa:	4613      	mov	r3, r2
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	4413      	add	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	440b      	add	r3, r1
 8007f04:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007f08:	2200      	movs	r2, #0
 8007f0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007f0c:	7bfa      	ldrb	r2, [r7, #15]
 8007f0e:	6879      	ldr	r1, [r7, #4]
 8007f10:	4613      	mov	r3, r2
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	4413      	add	r3, r2
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	440b      	add	r3, r1
 8007f1a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007f1e:	2200      	movs	r2, #0
 8007f20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007f22:	7bfa      	ldrb	r2, [r7, #15]
 8007f24:	6879      	ldr	r1, [r7, #4]
 8007f26:	4613      	mov	r3, r2
 8007f28:	00db      	lsls	r3, r3, #3
 8007f2a:	4413      	add	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	440b      	add	r3, r1
 8007f30:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007f34:	2200      	movs	r2, #0
 8007f36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007f38:	7bfa      	ldrb	r2, [r7, #15]
 8007f3a:	6879      	ldr	r1, [r7, #4]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	00db      	lsls	r3, r3, #3
 8007f40:	4413      	add	r3, r2
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	440b      	add	r3, r1
 8007f46:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f4e:	7bfb      	ldrb	r3, [r7, #15]
 8007f50:	3301      	adds	r3, #1
 8007f52:	73fb      	strb	r3, [r7, #15]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	791b      	ldrb	r3, [r3, #4]
 8007f58:	7bfa      	ldrb	r2, [r7, #15]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d3b5      	bcc.n	8007eca <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6818      	ldr	r0, [r3, #0]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	7c1a      	ldrb	r2, [r3, #16]
 8007f66:	f88d 2000 	strb.w	r2, [sp]
 8007f6a:	3304      	adds	r3, #4
 8007f6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007f6e:	f005 fa65 	bl	800d43c <USB_DevInit>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d005      	beq.n	8007f84 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2202      	movs	r2, #2
 8007f7c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e013      	b.n	8007fac <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2200      	movs	r2, #0
 8007f88:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	7b1b      	ldrb	r3, [r3, #12]
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d102      	bne.n	8007fa0 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f80c 	bl	8007fb8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	f005 fc0e 	bl	800d7c6 <USB_DevDisconnect>

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	42040000 	.word	0x42040000

08007fb8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b085      	sub	sp, #20
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2201      	movs	r2, #1
 8007fca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	699b      	ldr	r3, [r3, #24]
 8007fda:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007fea:	f043 0303 	orr.w	r3, r3, #3
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3714      	adds	r7, #20
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr

08008000 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8008008:	4b39      	ldr	r3, [pc, #228]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800800a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800800c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008010:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	429a      	cmp	r2, r3
 8008018:	d10b      	bne.n	8008032 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008020:	d905      	bls.n	800802e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008022:	4b33      	ldr	r3, [pc, #204]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	4a32      	ldr	r2, [pc, #200]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800802c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 800802e:	2300      	movs	r3, #0
 8008030:	e057      	b.n	80080e2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008038:	d90a      	bls.n	8008050 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800803a:	4b2d      	ldr	r3, [pc, #180]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	4313      	orrs	r3, r2
 8008046:	4a2a      	ldr	r2, [pc, #168]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008048:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800804c:	60d3      	str	r3, [r2, #12]
 800804e:	e007      	b.n	8008060 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8008050:	4b27      	ldr	r3, [pc, #156]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8008058:	4925      	ldr	r1, [pc, #148]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4313      	orrs	r3, r2
 800805e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8008060:	4b24      	ldr	r3, [pc, #144]	@ (80080f4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a24      	ldr	r2, [pc, #144]	@ (80080f8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8008066:	fba2 2303 	umull	r2, r3, r2, r3
 800806a:	099b      	lsrs	r3, r3, #6
 800806c:	2232      	movs	r2, #50	@ 0x32
 800806e:	fb02 f303 	mul.w	r3, r2, r3
 8008072:	4a21      	ldr	r2, [pc, #132]	@ (80080f8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8008074:	fba2 2303 	umull	r2, r3, r2, r3
 8008078:	099b      	lsrs	r3, r3, #6
 800807a:	3301      	adds	r3, #1
 800807c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800807e:	e002      	b.n	8008086 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	3b01      	subs	r3, #1
 8008084:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8008086:	4b1a      	ldr	r3, [pc, #104]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8008088:	68db      	ldr	r3, [r3, #12]
 800808a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800808e:	2b00      	cmp	r3, #0
 8008090:	d102      	bne.n	8008098 <HAL_PWREx_ControlVoltageScaling+0x98>
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d1f3      	bne.n	8008080 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d01b      	beq.n	80080d6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 800809e:	4b15      	ldr	r3, [pc, #84]	@ (80080f4 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a15      	ldr	r2, [pc, #84]	@ (80080f8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80080a4:	fba2 2303 	umull	r2, r3, r2, r3
 80080a8:	099b      	lsrs	r3, r3, #6
 80080aa:	2232      	movs	r2, #50	@ 0x32
 80080ac:	fb02 f303 	mul.w	r3, r2, r3
 80080b0:	4a11      	ldr	r2, [pc, #68]	@ (80080f8 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80080b2:	fba2 2303 	umull	r2, r3, r2, r3
 80080b6:	099b      	lsrs	r3, r3, #6
 80080b8:	3301      	adds	r3, #1
 80080ba:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80080bc:	e002      	b.n	80080c4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	3b01      	subs	r3, #1
 80080c2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80080c4:	4b0a      	ldr	r3, [pc, #40]	@ (80080f0 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80080c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d102      	bne.n	80080d6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1f3      	bne.n	80080be <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d101      	bne.n	80080e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80080dc:	2303      	movs	r3, #3
 80080de:	e000      	b.n	80080e2 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3714      	adds	r7, #20
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	46020800 	.word	0x46020800
 80080f4:	2000008c 	.word	0x2000008c
 80080f8:	10624dd3 	.word	0x10624dd3

080080fc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80080fc:	b480      	push	{r7}
 80080fe:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8008100:	4b04      	ldr	r3, [pc, #16]	@ (8008114 <HAL_PWREx_GetVoltageRange+0x18>)
 8008102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008104:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8008108:	4618      	mov	r0, r3
 800810a:	46bd      	mov	sp, r7
 800810c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	46020800 	.word	0x46020800

08008118 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8008120:	4b22      	ldr	r3, [pc, #136]	@ (80081ac <HAL_PWREx_ConfigSupply+0x94>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a22      	ldr	r2, [pc, #136]	@ (80081b0 <HAL_PWREx_ConfigSupply+0x98>)
 8008126:	fba2 2303 	umull	r2, r3, r2, r3
 800812a:	099b      	lsrs	r3, r3, #6
 800812c:	2232      	movs	r2, #50	@ 0x32
 800812e:	fb02 f303 	mul.w	r3, r2, r3
 8008132:	4a1f      	ldr	r2, [pc, #124]	@ (80081b0 <HAL_PWREx_ConfigSupply+0x98>)
 8008134:	fba2 2303 	umull	r2, r3, r2, r3
 8008138:	099b      	lsrs	r3, r3, #6
 800813a:	3301      	adds	r3, #1
 800813c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d113      	bne.n	800816c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8008144:	4b1b      	ldr	r3, [pc, #108]	@ (80081b4 <HAL_PWREx_ConfigSupply+0x9c>)
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	4a1a      	ldr	r2, [pc, #104]	@ (80081b4 <HAL_PWREx_ConfigSupply+0x9c>)
 800814a:	f023 0302 	bic.w	r3, r3, #2
 800814e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8008150:	e002      	b.n	8008158 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	3b01      	subs	r3, #1
 8008156:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8008158:	4b16      	ldr	r3, [pc, #88]	@ (80081b4 <HAL_PWREx_ConfigSupply+0x9c>)
 800815a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815c:	f003 0302 	and.w	r3, r3, #2
 8008160:	2b02      	cmp	r3, #2
 8008162:	d116      	bne.n	8008192 <HAL_PWREx_ConfigSupply+0x7a>
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1f3      	bne.n	8008152 <HAL_PWREx_ConfigSupply+0x3a>
 800816a:	e012      	b.n	8008192 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800816c:	4b11      	ldr	r3, [pc, #68]	@ (80081b4 <HAL_PWREx_ConfigSupply+0x9c>)
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	4a10      	ldr	r2, [pc, #64]	@ (80081b4 <HAL_PWREx_ConfigSupply+0x9c>)
 8008172:	f043 0302 	orr.w	r3, r3, #2
 8008176:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8008178:	e002      	b.n	8008180 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	3b01      	subs	r3, #1
 800817e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8008180:	4b0c      	ldr	r3, [pc, #48]	@ (80081b4 <HAL_PWREx_ConfigSupply+0x9c>)
 8008182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008184:	f003 0302 	and.w	r3, r3, #2
 8008188:	2b00      	cmp	r3, #0
 800818a:	d102      	bne.n	8008192 <HAL_PWREx_ConfigSupply+0x7a>
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1f3      	bne.n	800817a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d101      	bne.n	800819c <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8008198:	2303      	movs	r3, #3
 800819a:	e000      	b.n	800819e <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3714      	adds	r7, #20
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	2000008c 	.word	0x2000008c
 80081b0:	10624dd3 	.word	0x10624dd3
 80081b4:	46020800 	.word	0x46020800

080081b8 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80081b8:	b480      	push	{r7}
 80081ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 80081bc:	4b05      	ldr	r3, [pc, #20]	@ (80081d4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80081be:	691b      	ldr	r3, [r3, #16]
 80081c0:	4a04      	ldr	r2, [pc, #16]	@ (80081d4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80081c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081c6:	6113      	str	r3, [r2, #16]
}
 80081c8:	bf00      	nop
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop
 80081d4:	46020800 	.word	0x46020800

080081d8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80081d8:	b480      	push	{r7}
 80081da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 80081dc:	4b05      	ldr	r3, [pc, #20]	@ (80081f4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80081de:	691b      	ldr	r3, [r3, #16]
 80081e0:	4a04      	ldr	r2, [pc, #16]	@ (80081f4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80081e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081e6:	6113      	str	r3, [r2, #16]
}
 80081e8:	bf00      	nop
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
 80081f2:	bf00      	nop
 80081f4:	46020800 	.word	0x46020800

080081f8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b08e      	sub	sp, #56	@ 0x38
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8008200:	2300      	movs	r3, #0
 8008202:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d102      	bne.n	8008212 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	f000 bec8 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008212:	4b99      	ldr	r3, [pc, #612]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008214:	69db      	ldr	r3, [r3, #28]
 8008216:	f003 030c 	and.w	r3, r3, #12
 800821a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800821c:	4b96      	ldr	r3, [pc, #600]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800821e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008220:	f003 0303 	and.w	r3, r3, #3
 8008224:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0310 	and.w	r3, r3, #16
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 816c 	beq.w	800850c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008236:	2b00      	cmp	r3, #0
 8008238:	d007      	beq.n	800824a <HAL_RCC_OscConfig+0x52>
 800823a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800823c:	2b0c      	cmp	r3, #12
 800823e:	f040 80de 	bne.w	80083fe <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008244:	2b01      	cmp	r3, #1
 8008246:	f040 80da 	bne.w	80083fe <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d102      	bne.n	8008258 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	f000 bea5 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800825c:	4b86      	ldr	r3, [pc, #536]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800825e:	689b      	ldr	r3, [r3, #8]
 8008260:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008264:	2b00      	cmp	r3, #0
 8008266:	d004      	beq.n	8008272 <HAL_RCC_OscConfig+0x7a>
 8008268:	4b83      	ldr	r3, [pc, #524]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008270:	e005      	b.n	800827e <HAL_RCC_OscConfig+0x86>
 8008272:	4b81      	ldr	r3, [pc, #516]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008274:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008278:	041b      	lsls	r3, r3, #16
 800827a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800827e:	4293      	cmp	r3, r2
 8008280:	d255      	bcs.n	800832e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10a      	bne.n	800829e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800828c:	4618      	mov	r0, r3
 800828e:	f001 f9d9 	bl	8009644 <RCC_SetFlashLatencyFromMSIRange>
 8008292:	4603      	mov	r3, r0
 8008294:	2b00      	cmp	r3, #0
 8008296:	d002      	beq.n	800829e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	f000 be82 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800829e:	4b76      	ldr	r3, [pc, #472]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	4a75      	ldr	r2, [pc, #468]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082a8:	6093      	str	r3, [r2, #8]
 80082aa:	4b73      	ldr	r3, [pc, #460]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b6:	4970      	ldr	r1, [pc, #448]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082b8:	4313      	orrs	r3, r2
 80082ba:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082c0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80082c4:	d309      	bcc.n	80082da <HAL_RCC_OscConfig+0xe2>
 80082c6:	4b6c      	ldr	r3, [pc, #432]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082c8:	68db      	ldr	r3, [r3, #12]
 80082ca:	f023 021f 	bic.w	r2, r3, #31
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6a1b      	ldr	r3, [r3, #32]
 80082d2:	4969      	ldr	r1, [pc, #420]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082d4:	4313      	orrs	r3, r2
 80082d6:	60cb      	str	r3, [r1, #12]
 80082d8:	e07e      	b.n	80083d8 <HAL_RCC_OscConfig+0x1e0>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082de:	2b00      	cmp	r3, #0
 80082e0:	da0a      	bge.n	80082f8 <HAL_RCC_OscConfig+0x100>
 80082e2:	4b65      	ldr	r3, [pc, #404]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6a1b      	ldr	r3, [r3, #32]
 80082ee:	015b      	lsls	r3, r3, #5
 80082f0:	4961      	ldr	r1, [pc, #388]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80082f2:	4313      	orrs	r3, r2
 80082f4:	60cb      	str	r3, [r1, #12]
 80082f6:	e06f      	b.n	80083d8 <HAL_RCC_OscConfig+0x1e0>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008300:	d30a      	bcc.n	8008318 <HAL_RCC_OscConfig+0x120>
 8008302:	4b5d      	ldr	r3, [pc, #372]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008304:	68db      	ldr	r3, [r3, #12]
 8008306:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a1b      	ldr	r3, [r3, #32]
 800830e:	029b      	lsls	r3, r3, #10
 8008310:	4959      	ldr	r1, [pc, #356]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008312:	4313      	orrs	r3, r2
 8008314:	60cb      	str	r3, [r1, #12]
 8008316:	e05f      	b.n	80083d8 <HAL_RCC_OscConfig+0x1e0>
 8008318:	4b57      	ldr	r3, [pc, #348]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800831a:	68db      	ldr	r3, [r3, #12]
 800831c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6a1b      	ldr	r3, [r3, #32]
 8008324:	03db      	lsls	r3, r3, #15
 8008326:	4954      	ldr	r1, [pc, #336]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008328:	4313      	orrs	r3, r2
 800832a:	60cb      	str	r3, [r1, #12]
 800832c:	e054      	b.n	80083d8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800832e:	4b52      	ldr	r3, [pc, #328]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	4a51      	ldr	r2, [pc, #324]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008334:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008338:	6093      	str	r3, [r2, #8]
 800833a:	4b4f      	ldr	r3, [pc, #316]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008346:	494c      	ldr	r1, [pc, #304]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008348:	4313      	orrs	r3, r2
 800834a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008350:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008354:	d309      	bcc.n	800836a <HAL_RCC_OscConfig+0x172>
 8008356:	4b48      	ldr	r3, [pc, #288]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	f023 021f 	bic.w	r2, r3, #31
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	4945      	ldr	r1, [pc, #276]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008364:	4313      	orrs	r3, r2
 8008366:	60cb      	str	r3, [r1, #12]
 8008368:	e028      	b.n	80083bc <HAL_RCC_OscConfig+0x1c4>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800836e:	2b00      	cmp	r3, #0
 8008370:	da0a      	bge.n	8008388 <HAL_RCC_OscConfig+0x190>
 8008372:	4b41      	ldr	r3, [pc, #260]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6a1b      	ldr	r3, [r3, #32]
 800837e:	015b      	lsls	r3, r3, #5
 8008380:	493d      	ldr	r1, [pc, #244]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008382:	4313      	orrs	r3, r2
 8008384:	60cb      	str	r3, [r1, #12]
 8008386:	e019      	b.n	80083bc <HAL_RCC_OscConfig+0x1c4>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800838c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008390:	d30a      	bcc.n	80083a8 <HAL_RCC_OscConfig+0x1b0>
 8008392:	4b39      	ldr	r3, [pc, #228]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a1b      	ldr	r3, [r3, #32]
 800839e:	029b      	lsls	r3, r3, #10
 80083a0:	4935      	ldr	r1, [pc, #212]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	60cb      	str	r3, [r1, #12]
 80083a6:	e009      	b.n	80083bc <HAL_RCC_OscConfig+0x1c4>
 80083a8:	4b33      	ldr	r3, [pc, #204]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6a1b      	ldr	r3, [r3, #32]
 80083b4:	03db      	lsls	r3, r3, #15
 80083b6:	4930      	ldr	r1, [pc, #192]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 80083b8:	4313      	orrs	r3, r2
 80083ba:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80083bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d10a      	bne.n	80083d8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c6:	4618      	mov	r0, r3
 80083c8:	f001 f93c 	bl	8009644 <RCC_SetFlashLatencyFromMSIRange>
 80083cc:	4603      	mov	r3, r0
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d002      	beq.n	80083d8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80083d2:	2301      	movs	r3, #1
 80083d4:	f000 bde5 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80083d8:	f001 f8de 	bl	8009598 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80083dc:	4b27      	ldr	r3, [pc, #156]	@ (800847c <HAL_RCC_OscConfig+0x284>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4618      	mov	r0, r3
 80083e2:	f7fc ff9d 	bl	8005320 <HAL_InitTick>
 80083e6:	4603      	mov	r3, r0
 80083e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80083ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f000 808a 	beq.w	800850a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80083f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083fa:	f000 bdd2 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	69db      	ldr	r3, [r3, #28]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d066      	beq.n	80084d4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8008406:	4b1c      	ldr	r3, [pc, #112]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a1b      	ldr	r2, [pc, #108]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800840c:	f043 0301 	orr.w	r3, r3, #1
 8008410:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008412:	f7fd f80f 	bl	8005434 <HAL_GetTick>
 8008416:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8008418:	e009      	b.n	800842e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800841a:	f7fd f80b 	bl	8005434 <HAL_GetTick>
 800841e:	4602      	mov	r2, r0
 8008420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008422:	1ad3      	subs	r3, r2, r3
 8008424:	2b02      	cmp	r3, #2
 8008426:	d902      	bls.n	800842e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8008428:	2303      	movs	r3, #3
 800842a:	f000 bdba 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800842e:	4b12      	ldr	r3, [pc, #72]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f003 0304 	and.w	r3, r3, #4
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0ef      	beq.n	800841a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800843a:	4b0f      	ldr	r3, [pc, #60]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 800843c:	689b      	ldr	r3, [r3, #8]
 800843e:	4a0e      	ldr	r2, [pc, #56]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008440:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008444:	6093      	str	r3, [r2, #8]
 8008446:	4b0c      	ldr	r3, [pc, #48]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008452:	4909      	ldr	r1, [pc, #36]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008454:	4313      	orrs	r3, r2
 8008456:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008460:	d30e      	bcc.n	8008480 <HAL_RCC_OscConfig+0x288>
 8008462:	4b05      	ldr	r3, [pc, #20]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	f023 021f 	bic.w	r2, r3, #31
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a1b      	ldr	r3, [r3, #32]
 800846e:	4902      	ldr	r1, [pc, #8]	@ (8008478 <HAL_RCC_OscConfig+0x280>)
 8008470:	4313      	orrs	r3, r2
 8008472:	60cb      	str	r3, [r1, #12]
 8008474:	e04a      	b.n	800850c <HAL_RCC_OscConfig+0x314>
 8008476:	bf00      	nop
 8008478:	46020c00 	.word	0x46020c00
 800847c:	20000090 	.word	0x20000090
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008484:	2b00      	cmp	r3, #0
 8008486:	da0a      	bge.n	800849e <HAL_RCC_OscConfig+0x2a6>
 8008488:	4b98      	ldr	r3, [pc, #608]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800848a:	68db      	ldr	r3, [r3, #12]
 800848c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6a1b      	ldr	r3, [r3, #32]
 8008494:	015b      	lsls	r3, r3, #5
 8008496:	4995      	ldr	r1, [pc, #596]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008498:	4313      	orrs	r3, r2
 800849a:	60cb      	str	r3, [r1, #12]
 800849c:	e036      	b.n	800850c <HAL_RCC_OscConfig+0x314>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084a6:	d30a      	bcc.n	80084be <HAL_RCC_OscConfig+0x2c6>
 80084a8:	4b90      	ldr	r3, [pc, #576]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6a1b      	ldr	r3, [r3, #32]
 80084b4:	029b      	lsls	r3, r3, #10
 80084b6:	498d      	ldr	r1, [pc, #564]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084b8:	4313      	orrs	r3, r2
 80084ba:	60cb      	str	r3, [r1, #12]
 80084bc:	e026      	b.n	800850c <HAL_RCC_OscConfig+0x314>
 80084be:	4b8b      	ldr	r3, [pc, #556]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084c0:	68db      	ldr	r3, [r3, #12]
 80084c2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6a1b      	ldr	r3, [r3, #32]
 80084ca:	03db      	lsls	r3, r3, #15
 80084cc:	4987      	ldr	r1, [pc, #540]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084ce:	4313      	orrs	r3, r2
 80084d0:	60cb      	str	r3, [r1, #12]
 80084d2:	e01b      	b.n	800850c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80084d4:	4b85      	ldr	r3, [pc, #532]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a84      	ldr	r2, [pc, #528]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084da:	f023 0301 	bic.w	r3, r3, #1
 80084de:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80084e0:	f7fc ffa8 	bl	8005434 <HAL_GetTick>
 80084e4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80084e6:	e009      	b.n	80084fc <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80084e8:	f7fc ffa4 	bl	8005434 <HAL_GetTick>
 80084ec:	4602      	mov	r2, r0
 80084ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084f0:	1ad3      	subs	r3, r2, r3
 80084f2:	2b02      	cmp	r3, #2
 80084f4:	d902      	bls.n	80084fc <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80084f6:	2303      	movs	r3, #3
 80084f8:	f000 bd53 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80084fc:	4b7b      	ldr	r3, [pc, #492]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f003 0304 	and.w	r3, r3, #4
 8008504:	2b00      	cmp	r3, #0
 8008506:	d1ef      	bne.n	80084e8 <HAL_RCC_OscConfig+0x2f0>
 8008508:	e000      	b.n	800850c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800850a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	2b00      	cmp	r3, #0
 8008516:	f000 808b 	beq.w	8008630 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800851a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851c:	2b08      	cmp	r3, #8
 800851e:	d005      	beq.n	800852c <HAL_RCC_OscConfig+0x334>
 8008520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008522:	2b0c      	cmp	r3, #12
 8008524:	d109      	bne.n	800853a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008528:	2b03      	cmp	r3, #3
 800852a:	d106      	bne.n	800853a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d17d      	bne.n	8008630 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8008534:	2301      	movs	r3, #1
 8008536:	f000 bd34 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008542:	d106      	bne.n	8008552 <HAL_RCC_OscConfig+0x35a>
 8008544:	4b69      	ldr	r3, [pc, #420]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a68      	ldr	r2, [pc, #416]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800854a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800854e:	6013      	str	r3, [r2, #0]
 8008550:	e041      	b.n	80085d6 <HAL_RCC_OscConfig+0x3de>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800855a:	d112      	bne.n	8008582 <HAL_RCC_OscConfig+0x38a>
 800855c:	4b63      	ldr	r3, [pc, #396]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a62      	ldr	r2, [pc, #392]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008562:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008566:	6013      	str	r3, [r2, #0]
 8008568:	4b60      	ldr	r3, [pc, #384]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a5f      	ldr	r2, [pc, #380]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800856e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008572:	6013      	str	r3, [r2, #0]
 8008574:	4b5d      	ldr	r3, [pc, #372]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	4a5c      	ldr	r2, [pc, #368]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800857a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800857e:	6013      	str	r3, [r2, #0]
 8008580:	e029      	b.n	80085d6 <HAL_RCC_OscConfig+0x3de>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800858a:	d112      	bne.n	80085b2 <HAL_RCC_OscConfig+0x3ba>
 800858c:	4b57      	ldr	r3, [pc, #348]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a56      	ldr	r2, [pc, #344]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008592:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	4b54      	ldr	r3, [pc, #336]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a53      	ldr	r2, [pc, #332]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800859e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085a2:	6013      	str	r3, [r2, #0]
 80085a4:	4b51      	ldr	r3, [pc, #324]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4a50      	ldr	r2, [pc, #320]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085ae:	6013      	str	r3, [r2, #0]
 80085b0:	e011      	b.n	80085d6 <HAL_RCC_OscConfig+0x3de>
 80085b2:	4b4e      	ldr	r3, [pc, #312]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a4d      	ldr	r2, [pc, #308]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085bc:	6013      	str	r3, [r2, #0]
 80085be:	4b4b      	ldr	r3, [pc, #300]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a4a      	ldr	r2, [pc, #296]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085c8:	6013      	str	r3, [r2, #0]
 80085ca:	4b48      	ldr	r3, [pc, #288]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a47      	ldr	r2, [pc, #284]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80085d4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d014      	beq.n	8008608 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80085de:	f7fc ff29 	bl	8005434 <HAL_GetTick>
 80085e2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085e4:	e009      	b.n	80085fa <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085e6:	f7fc ff25 	bl	8005434 <HAL_GetTick>
 80085ea:	4602      	mov	r2, r0
 80085ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	2b64      	cmp	r3, #100	@ 0x64
 80085f2:	d902      	bls.n	80085fa <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	f000 bcd4 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80085fa:	4b3c      	ldr	r3, [pc, #240]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d0ef      	beq.n	80085e6 <HAL_RCC_OscConfig+0x3ee>
 8008606:	e013      	b.n	8008630 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8008608:	f7fc ff14 	bl	8005434 <HAL_GetTick>
 800860c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800860e:	e009      	b.n	8008624 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008610:	f7fc ff10 	bl	8005434 <HAL_GetTick>
 8008614:	4602      	mov	r2, r0
 8008616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008618:	1ad3      	subs	r3, r2, r3
 800861a:	2b64      	cmp	r3, #100	@ 0x64
 800861c:	d902      	bls.n	8008624 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800861e:	2303      	movs	r3, #3
 8008620:	f000 bcbf 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008624:	4b31      	ldr	r3, [pc, #196]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1ef      	bne.n	8008610 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f003 0302 	and.w	r3, r3, #2
 8008638:	2b00      	cmp	r3, #0
 800863a:	d05f      	beq.n	80086fc <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800863c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863e:	2b04      	cmp	r3, #4
 8008640:	d005      	beq.n	800864e <HAL_RCC_OscConfig+0x456>
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	2b0c      	cmp	r3, #12
 8008646:	d114      	bne.n	8008672 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800864a:	2b02      	cmp	r3, #2
 800864c:	d111      	bne.n	8008672 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d102      	bne.n	800865c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	f000 bca3 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800865c:	4b23      	ldr	r3, [pc, #140]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	041b      	lsls	r3, r3, #16
 800866a:	4920      	ldr	r1, [pc, #128]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800866c:	4313      	orrs	r3, r2
 800866e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008670:	e044      	b.n	80086fc <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d024      	beq.n	80086c4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800867a:	4b1c      	ldr	r3, [pc, #112]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a1b      	ldr	r2, [pc, #108]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 8008680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008684:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008686:	f7fc fed5 	bl	8005434 <HAL_GetTick>
 800868a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800868c:	e009      	b.n	80086a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800868e:	f7fc fed1 	bl	8005434 <HAL_GetTick>
 8008692:	4602      	mov	r2, r0
 8008694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008696:	1ad3      	subs	r3, r2, r3
 8008698:	2b02      	cmp	r3, #2
 800869a:	d902      	bls.n	80086a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	f000 bc80 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80086a2:	4b12      	ldr	r3, [pc, #72]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d0ef      	beq.n	800868e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80086ae:	4b0f      	ldr	r3, [pc, #60]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	041b      	lsls	r3, r3, #16
 80086bc:	490b      	ldr	r1, [pc, #44]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80086be:	4313      	orrs	r3, r2
 80086c0:	610b      	str	r3, [r1, #16]
 80086c2:	e01b      	b.n	80086fc <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80086c4:	4b09      	ldr	r3, [pc, #36]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a08      	ldr	r2, [pc, #32]	@ (80086ec <HAL_RCC_OscConfig+0x4f4>)
 80086ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086ce:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80086d0:	f7fc feb0 	bl	8005434 <HAL_GetTick>
 80086d4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80086d6:	e00b      	b.n	80086f0 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086d8:	f7fc feac 	bl	8005434 <HAL_GetTick>
 80086dc:	4602      	mov	r2, r0
 80086de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e0:	1ad3      	subs	r3, r2, r3
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d904      	bls.n	80086f0 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80086e6:	2303      	movs	r3, #3
 80086e8:	f000 bc5b 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
 80086ec:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80086f0:	4baf      	ldr	r3, [pc, #700]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1ed      	bne.n	80086d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f003 0308 	and.w	r3, r3, #8
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 80c8 	beq.w	800889a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800870a:	2300      	movs	r3, #0
 800870c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008710:	4ba7      	ldr	r3, [pc, #668]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008712:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008716:	f003 0304 	and.w	r3, r3, #4
 800871a:	2b00      	cmp	r3, #0
 800871c:	d111      	bne.n	8008742 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800871e:	4ba4      	ldr	r3, [pc, #656]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008720:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008724:	4aa2      	ldr	r2, [pc, #648]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008726:	f043 0304 	orr.w	r3, r3, #4
 800872a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800872e:	4ba0      	ldr	r3, [pc, #640]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008734:	f003 0304 	and.w	r3, r3, #4
 8008738:	617b      	str	r3, [r7, #20]
 800873a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800873c:	2301      	movs	r3, #1
 800873e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008742:	4b9c      	ldr	r3, [pc, #624]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 8008744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008746:	f003 0301 	and.w	r3, r3, #1
 800874a:	2b00      	cmp	r3, #0
 800874c:	d119      	bne.n	8008782 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800874e:	4b99      	ldr	r3, [pc, #612]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 8008750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008752:	4a98      	ldr	r2, [pc, #608]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 8008754:	f043 0301 	orr.w	r3, r3, #1
 8008758:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800875a:	f7fc fe6b 	bl	8005434 <HAL_GetTick>
 800875e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008760:	e009      	b.n	8008776 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008762:	f7fc fe67 	bl	8005434 <HAL_GetTick>
 8008766:	4602      	mov	r2, r0
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	1ad3      	subs	r3, r2, r3
 800876c:	2b02      	cmp	r3, #2
 800876e:	d902      	bls.n	8008776 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8008770:	2303      	movs	r3, #3
 8008772:	f000 bc16 	b.w	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008776:	4b8f      	ldr	r3, [pc, #572]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 8008778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800877a:	f003 0301 	and.w	r3, r3, #1
 800877e:	2b00      	cmp	r3, #0
 8008780:	d0ef      	beq.n	8008762 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	695b      	ldr	r3, [r3, #20]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d05f      	beq.n	800884a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800878a:	4b89      	ldr	r3, [pc, #548]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800878c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008790:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	699a      	ldr	r2, [r3, #24]
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800879c:	429a      	cmp	r2, r3
 800879e:	d037      	beq.n	8008810 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80087a0:	6a3b      	ldr	r3, [r7, #32]
 80087a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d006      	beq.n	80087b8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d101      	bne.n	80087b8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80087b4:	2301      	movs	r3, #1
 80087b6:	e3f4      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d01b      	beq.n	80087fa <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80087c2:	4b7b      	ldr	r3, [pc, #492]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80087c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087c8:	4a79      	ldr	r2, [pc, #484]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80087ca:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80087ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80087d2:	f7fc fe2f 	bl	8005434 <HAL_GetTick>
 80087d6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80087d8:	e008      	b.n	80087ec <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087da:	f7fc fe2b 	bl	8005434 <HAL_GetTick>
 80087de:	4602      	mov	r2, r0
 80087e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e2:	1ad3      	subs	r3, r2, r3
 80087e4:	2b05      	cmp	r3, #5
 80087e6:	d901      	bls.n	80087ec <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e3da      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80087ec:	4b70      	ldr	r3, [pc, #448]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80087ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1ef      	bne.n	80087da <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80087fa:	4b6d      	ldr	r3, [pc, #436]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80087fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008800:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	699b      	ldr	r3, [r3, #24]
 8008808:	4969      	ldr	r1, [pc, #420]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800880a:	4313      	orrs	r3, r2
 800880c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8008810:	4b67      	ldr	r3, [pc, #412]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008816:	4a66      	ldr	r2, [pc, #408]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008818:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800881c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8008820:	f7fc fe08 	bl	8005434 <HAL_GetTick>
 8008824:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8008826:	e008      	b.n	800883a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008828:	f7fc fe04 	bl	8005434 <HAL_GetTick>
 800882c:	4602      	mov	r2, r0
 800882e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008830:	1ad3      	subs	r3, r2, r3
 8008832:	2b05      	cmp	r3, #5
 8008834:	d901      	bls.n	800883a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	e3b3      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800883a:	4b5d      	ldr	r3, [pc, #372]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800883c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008840:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008844:	2b00      	cmp	r3, #0
 8008846:	d0ef      	beq.n	8008828 <HAL_RCC_OscConfig+0x630>
 8008848:	e01b      	b.n	8008882 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800884a:	4b59      	ldr	r3, [pc, #356]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800884c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008850:	4a57      	ldr	r2, [pc, #348]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008852:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8008856:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800885a:	f7fc fdeb 	bl	8005434 <HAL_GetTick>
 800885e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008860:	e008      	b.n	8008874 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008862:	f7fc fde7 	bl	8005434 <HAL_GetTick>
 8008866:	4602      	mov	r2, r0
 8008868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886a:	1ad3      	subs	r3, r2, r3
 800886c:	2b05      	cmp	r3, #5
 800886e:	d901      	bls.n	8008874 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8008870:	2303      	movs	r3, #3
 8008872:	e396      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8008874:	4b4e      	ldr	r3, [pc, #312]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008876:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800887a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1ef      	bne.n	8008862 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008882:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008886:	2b01      	cmp	r3, #1
 8008888:	d107      	bne.n	800889a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800888a:	4b49      	ldr	r3, [pc, #292]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800888c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008890:	4a47      	ldr	r2, [pc, #284]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008892:	f023 0304 	bic.w	r3, r3, #4
 8008896:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 8111 	beq.w	8008aca <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80088a8:	2300      	movs	r3, #0
 80088aa:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80088ae:	4b40      	ldr	r3, [pc, #256]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80088b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088b4:	f003 0304 	and.w	r3, r3, #4
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d111      	bne.n	80088e0 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80088bc:	4b3c      	ldr	r3, [pc, #240]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80088be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088c2:	4a3b      	ldr	r2, [pc, #236]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80088c4:	f043 0304 	orr.w	r3, r3, #4
 80088c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80088cc:	4b38      	ldr	r3, [pc, #224]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 80088ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088d2:	f003 0304 	and.w	r3, r3, #4
 80088d6:	613b      	str	r3, [r7, #16]
 80088d8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80088da:	2301      	movs	r3, #1
 80088dc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80088e0:	4b34      	ldr	r3, [pc, #208]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 80088e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e4:	f003 0301 	and.w	r3, r3, #1
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d118      	bne.n	800891e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80088ec:	4b31      	ldr	r3, [pc, #196]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 80088ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088f0:	4a30      	ldr	r2, [pc, #192]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 80088f2:	f043 0301 	orr.w	r3, r3, #1
 80088f6:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80088f8:	f7fc fd9c 	bl	8005434 <HAL_GetTick>
 80088fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80088fe:	e008      	b.n	8008912 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008900:	f7fc fd98 	bl	8005434 <HAL_GetTick>
 8008904:	4602      	mov	r2, r0
 8008906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008908:	1ad3      	subs	r3, r2, r3
 800890a:	2b02      	cmp	r3, #2
 800890c:	d901      	bls.n	8008912 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800890e:	2303      	movs	r3, #3
 8008910:	e347      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8008912:	4b28      	ldr	r3, [pc, #160]	@ (80089b4 <HAL_RCC_OscConfig+0x7bc>)
 8008914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008916:	f003 0301 	and.w	r3, r3, #1
 800891a:	2b00      	cmp	r3, #0
 800891c:	d0f0      	beq.n	8008900 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	689b      	ldr	r3, [r3, #8]
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d01f      	beq.n	800896a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f003 0304 	and.w	r3, r3, #4
 8008932:	2b00      	cmp	r3, #0
 8008934:	d010      	beq.n	8008958 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8008936:	4b1e      	ldr	r3, [pc, #120]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800893c:	4a1c      	ldr	r2, [pc, #112]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800893e:	f043 0304 	orr.w	r3, r3, #4
 8008942:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008946:	4b1a      	ldr	r3, [pc, #104]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008948:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800894c:	4a18      	ldr	r2, [pc, #96]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800894e:	f043 0301 	orr.w	r3, r3, #1
 8008952:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008956:	e018      	b.n	800898a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008958:	4b15      	ldr	r3, [pc, #84]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800895a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800895e:	4a14      	ldr	r2, [pc, #80]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008960:	f043 0301 	orr.w	r3, r3, #1
 8008964:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008968:	e00f      	b.n	800898a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800896a:	4b11      	ldr	r3, [pc, #68]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800896c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008970:	4a0f      	ldr	r2, [pc, #60]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008972:	f023 0301 	bic.w	r3, r3, #1
 8008976:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800897a:	4b0d      	ldr	r3, [pc, #52]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 800897c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008980:	4a0b      	ldr	r2, [pc, #44]	@ (80089b0 <HAL_RCC_OscConfig+0x7b8>)
 8008982:	f023 0304 	bic.w	r3, r3, #4
 8008986:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d057      	beq.n	8008a42 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8008992:	f7fc fd4f 	bl	8005434 <HAL_GetTick>
 8008996:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008998:	e00e      	b.n	80089b8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800899a:	f7fc fd4b 	bl	8005434 <HAL_GetTick>
 800899e:	4602      	mov	r2, r0
 80089a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a2:	1ad3      	subs	r3, r2, r3
 80089a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d905      	bls.n	80089b8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80089ac:	2303      	movs	r3, #3
 80089ae:	e2f8      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
 80089b0:	46020c00 	.word	0x46020c00
 80089b4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80089b8:	4b9c      	ldr	r3, [pc, #624]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 80089ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089be:	f003 0302 	and.w	r3, r3, #2
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d0e9      	beq.n	800899a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d01b      	beq.n	8008a0a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80089d2:	4b96      	ldr	r3, [pc, #600]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 80089d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80089d8:	4a94      	ldr	r2, [pc, #592]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 80089da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80089e2:	e00a      	b.n	80089fa <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80089e4:	f7fc fd26 	bl	8005434 <HAL_GetTick>
 80089e8:	4602      	mov	r2, r0
 80089ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d901      	bls.n	80089fa <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80089f6:	2303      	movs	r3, #3
 80089f8:	e2d3      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80089fa:	4b8c      	ldr	r3, [pc, #560]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 80089fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d0ed      	beq.n	80089e4 <HAL_RCC_OscConfig+0x7ec>
 8008a08:	e053      	b.n	8008ab2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008a0a:	4b88      	ldr	r3, [pc, #544]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a10:	4a86      	ldr	r2, [pc, #536]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008a1a:	e00a      	b.n	8008a32 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a1c:	f7fc fd0a 	bl	8005434 <HAL_GetTick>
 8008a20:	4602      	mov	r2, r0
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	1ad3      	subs	r3, r2, r3
 8008a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d901      	bls.n	8008a32 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e2b7      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008a32:	4b7e      	ldr	r3, [pc, #504]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1ed      	bne.n	8008a1c <HAL_RCC_OscConfig+0x824>
 8008a40:	e037      	b.n	8008ab2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8008a42:	f7fc fcf7 	bl	8005434 <HAL_GetTick>
 8008a46:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a48:	e00a      	b.n	8008a60 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a4a:	f7fc fcf3 	bl	8005434 <HAL_GetTick>
 8008a4e:	4602      	mov	r2, r0
 8008a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a52:	1ad3      	subs	r3, r2, r3
 8008a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d901      	bls.n	8008a60 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8008a5c:	2303      	movs	r3, #3
 8008a5e:	e2a0      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a60:	4b72      	ldr	r3, [pc, #456]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a66:	f003 0302 	and.w	r3, r3, #2
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d1ed      	bne.n	8008a4a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8008a6e:	4b6f      	ldr	r3, [pc, #444]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d01a      	beq.n	8008ab2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8008a7c:	4b6b      	ldr	r3, [pc, #428]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008a82:	4a6a      	ldr	r2, [pc, #424]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008a84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a88:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008a8c:	e00a      	b.n	8008aa4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a8e:	f7fc fcd1 	bl	8005434 <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a96:	1ad3      	subs	r3, r2, r3
 8008a98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d901      	bls.n	8008aa4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8008aa0:	2303      	movs	r3, #3
 8008aa2:	e27e      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8008aa4:	4b61      	ldr	r3, [pc, #388]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008aa6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008aaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1ed      	bne.n	8008a8e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008ab2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d107      	bne.n	8008aca <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008aba:	4b5c      	ldr	r3, [pc, #368]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ac0:	4a5a      	ldr	r2, [pc, #360]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008ac2:	f023 0304 	bic.w	r3, r3, #4
 8008ac6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f003 0320 	and.w	r3, r3, #32
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d036      	beq.n	8008b44 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d019      	beq.n	8008b12 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8008ade:	4b53      	ldr	r3, [pc, #332]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a52      	ldr	r2, [pc, #328]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008ae4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008ae8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008aea:	f7fc fca3 	bl	8005434 <HAL_GetTick>
 8008aee:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008af0:	e008      	b.n	8008b04 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008af2:	f7fc fc9f 	bl	8005434 <HAL_GetTick>
 8008af6:	4602      	mov	r2, r0
 8008af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	2b02      	cmp	r3, #2
 8008afe:	d901      	bls.n	8008b04 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8008b00:	2303      	movs	r3, #3
 8008b02:	e24e      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008b04:	4b49      	ldr	r3, [pc, #292]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d0f0      	beq.n	8008af2 <HAL_RCC_OscConfig+0x8fa>
 8008b10:	e018      	b.n	8008b44 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8008b12:	4b46      	ldr	r3, [pc, #280]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a45      	ldr	r2, [pc, #276]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b1c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008b1e:	f7fc fc89 	bl	8005434 <HAL_GetTick>
 8008b22:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008b24:	e008      	b.n	8008b38 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008b26:	f7fc fc85 	bl	8005434 <HAL_GetTick>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2e:	1ad3      	subs	r3, r2, r3
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d901      	bls.n	8008b38 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8008b34:	2303      	movs	r3, #3
 8008b36:	e234      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008b38:	4b3c      	ldr	r3, [pc, #240]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1f0      	bne.n	8008b26 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d036      	beq.n	8008bbe <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d019      	beq.n	8008b8c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8008b58:	4b34      	ldr	r3, [pc, #208]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a33      	ldr	r2, [pc, #204]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008b62:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008b64:	f7fc fc66 	bl	8005434 <HAL_GetTick>
 8008b68:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8008b6a:	e008      	b.n	8008b7e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8008b6c:	f7fc fc62 	bl	8005434 <HAL_GetTick>
 8008b70:	4602      	mov	r2, r0
 8008b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b74:	1ad3      	subs	r3, r2, r3
 8008b76:	2b02      	cmp	r3, #2
 8008b78:	d901      	bls.n	8008b7e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	e211      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8008b7e:	4b2b      	ldr	r3, [pc, #172]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d0f0      	beq.n	8008b6c <HAL_RCC_OscConfig+0x974>
 8008b8a:	e018      	b.n	8008bbe <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8008b8c:	4b27      	ldr	r3, [pc, #156]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a26      	ldr	r2, [pc, #152]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008b92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b96:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008b98:	f7fc fc4c 	bl	8005434 <HAL_GetTick>
 8008b9c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008b9e:	e008      	b.n	8008bb2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8008ba0:	f7fc fc48 	bl	8005434 <HAL_GetTick>
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba8:	1ad3      	subs	r3, r2, r3
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	d901      	bls.n	8008bb2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	e1f7      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8008bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1f0      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d07f      	beq.n	8008cca <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d062      	beq.n	8008c98 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8008bd2:	4b16      	ldr	r3, [pc, #88]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	4a15      	ldr	r2, [pc, #84]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008bd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008bdc:	6093      	str	r3, [r2, #8]
 8008bde:	4b13      	ldr	r3, [pc, #76]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bea:	4910      	ldr	r1, [pc, #64]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008bec:	4313      	orrs	r3, r2
 8008bee:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bf4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8008bf8:	d309      	bcc.n	8008c0e <HAL_RCC_OscConfig+0xa16>
 8008bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	f023 021f 	bic.w	r2, r3, #31
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a1b      	ldr	r3, [r3, #32]
 8008c06:	4909      	ldr	r1, [pc, #36]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	60cb      	str	r3, [r1, #12]
 8008c0c:	e02a      	b.n	8008c64 <HAL_RCC_OscConfig+0xa6c>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	da0c      	bge.n	8008c30 <HAL_RCC_OscConfig+0xa38>
 8008c16:	4b05      	ldr	r3, [pc, #20]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008c18:	68db      	ldr	r3, [r3, #12]
 8008c1a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6a1b      	ldr	r3, [r3, #32]
 8008c22:	015b      	lsls	r3, r3, #5
 8008c24:	4901      	ldr	r1, [pc, #4]	@ (8008c2c <HAL_RCC_OscConfig+0xa34>)
 8008c26:	4313      	orrs	r3, r2
 8008c28:	60cb      	str	r3, [r1, #12]
 8008c2a:	e01b      	b.n	8008c64 <HAL_RCC_OscConfig+0xa6c>
 8008c2c:	46020c00 	.word	0x46020c00
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c38:	d30a      	bcc.n	8008c50 <HAL_RCC_OscConfig+0xa58>
 8008c3a:	4ba1      	ldr	r3, [pc, #644]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c3c:	68db      	ldr	r3, [r3, #12]
 8008c3e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a1b      	ldr	r3, [r3, #32]
 8008c46:	029b      	lsls	r3, r3, #10
 8008c48:	499d      	ldr	r1, [pc, #628]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	60cb      	str	r3, [r1, #12]
 8008c4e:	e009      	b.n	8008c64 <HAL_RCC_OscConfig+0xa6c>
 8008c50:	4b9b      	ldr	r3, [pc, #620]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a1b      	ldr	r3, [r3, #32]
 8008c5c:	03db      	lsls	r3, r3, #15
 8008c5e:	4998      	ldr	r1, [pc, #608]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c60:	4313      	orrs	r3, r2
 8008c62:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8008c64:	4b96      	ldr	r3, [pc, #600]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a95      	ldr	r2, [pc, #596]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c6a:	f043 0310 	orr.w	r3, r3, #16
 8008c6e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008c70:	f7fc fbe0 	bl	8005434 <HAL_GetTick>
 8008c74:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8008c76:	e008      	b.n	8008c8a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008c78:	f7fc fbdc 	bl	8005434 <HAL_GetTick>
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c80:	1ad3      	subs	r3, r2, r3
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d901      	bls.n	8008c8a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8008c86:	2303      	movs	r3, #3
 8008c88:	e18b      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8008c8a:	4b8d      	ldr	r3, [pc, #564]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f003 0320 	and.w	r3, r3, #32
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d0f0      	beq.n	8008c78 <HAL_RCC_OscConfig+0xa80>
 8008c96:	e018      	b.n	8008cca <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8008c98:	4b89      	ldr	r3, [pc, #548]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a88      	ldr	r2, [pc, #544]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008c9e:	f023 0310 	bic.w	r3, r3, #16
 8008ca2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8008ca4:	f7fc fbc6 	bl	8005434 <HAL_GetTick>
 8008ca8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8008caa:	e008      	b.n	8008cbe <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8008cac:	f7fc fbc2 	bl	8005434 <HAL_GetTick>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d901      	bls.n	8008cbe <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e171      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8008cbe:	4b80      	ldr	r3, [pc, #512]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f003 0320 	and.w	r3, r3, #32
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1f0      	bne.n	8008cac <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 8166 	beq.w	8008fa0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008cda:	4b79      	ldr	r3, [pc, #484]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008cdc:	69db      	ldr	r3, [r3, #28]
 8008cde:	f003 030c 	and.w	r3, r3, #12
 8008ce2:	2b0c      	cmp	r3, #12
 8008ce4:	f000 80f2 	beq.w	8008ecc <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	f040 80c5 	bne.w	8008e7c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008cf2:	4b73      	ldr	r3, [pc, #460]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a72      	ldr	r2, [pc, #456]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008cf8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008cfc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008cfe:	f7fc fb99 	bl	8005434 <HAL_GetTick>
 8008d02:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008d04:	e008      	b.n	8008d18 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d06:	f7fc fb95 	bl	8005434 <HAL_GetTick>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	2b02      	cmp	r3, #2
 8008d12:	d901      	bls.n	8008d18 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8008d14:	2303      	movs	r3, #3
 8008d16:	e144      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008d18:	4b69      	ldr	r3, [pc, #420]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d1f0      	bne.n	8008d06 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008d24:	4b66      	ldr	r3, [pc, #408]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d2a:	f003 0304 	and.w	r3, r3, #4
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d111      	bne.n	8008d56 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8008d32:	4b63      	ldr	r3, [pc, #396]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d38:	4a61      	ldr	r2, [pc, #388]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d3a:	f043 0304 	orr.w	r3, r3, #4
 8008d3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8008d42:	4b5f      	ldr	r3, [pc, #380]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008d48:	f003 0304 	and.w	r3, r3, #4
 8008d4c:	60fb      	str	r3, [r7, #12]
 8008d4e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8008d50:	2301      	movs	r3, #1
 8008d52:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8008d56:	4b5b      	ldr	r3, [pc, #364]	@ (8008ec4 <HAL_RCC_OscConfig+0xccc>)
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008d62:	d102      	bne.n	8008d6a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8008d64:	2301      	movs	r3, #1
 8008d66:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008d6a:	4b56      	ldr	r3, [pc, #344]	@ (8008ec4 <HAL_RCC_OscConfig+0xccc>)
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	4a55      	ldr	r2, [pc, #340]	@ (8008ec4 <HAL_RCC_OscConfig+0xccc>)
 8008d70:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008d74:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8008d76:	4b52      	ldr	r3, [pc, #328]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d7e:	f023 0303 	bic.w	r3, r3, #3
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008d8a:	3a01      	subs	r2, #1
 8008d8c:	0212      	lsls	r2, r2, #8
 8008d8e:	4311      	orrs	r1, r2
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008d94:	430a      	orrs	r2, r1
 8008d96:	494a      	ldr	r1, [pc, #296]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8008d9c:	4b48      	ldr	r3, [pc, #288]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008d9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008da0:	4b49      	ldr	r3, [pc, #292]	@ (8008ec8 <HAL_RCC_OscConfig+0xcd0>)
 8008da2:	4013      	ands	r3, r2
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008da8:	3a01      	subs	r2, #1
 8008daa:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008db2:	3a01      	subs	r2, #1
 8008db4:	0252      	lsls	r2, r2, #9
 8008db6:	b292      	uxth	r2, r2
 8008db8:	4311      	orrs	r1, r2
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008dbe:	3a01      	subs	r2, #1
 8008dc0:	0412      	lsls	r2, r2, #16
 8008dc2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008dc6:	4311      	orrs	r1, r2
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008dcc:	3a01      	subs	r2, #1
 8008dce:	0612      	lsls	r2, r2, #24
 8008dd0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008dd4:	430a      	orrs	r2, r1
 8008dd6:	493a      	ldr	r1, [pc, #232]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008ddc:	4b38      	ldr	r3, [pc, #224]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de0:	4a37      	ldr	r2, [pc, #220]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008de2:	f023 0310 	bic.w	r3, r3, #16
 8008de6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dec:	4a34      	ldr	r2, [pc, #208]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008dee:	00db      	lsls	r3, r3, #3
 8008df0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008df2:	4b33      	ldr	r3, [pc, #204]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df6:	4a32      	ldr	r2, [pc, #200]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008df8:	f043 0310 	orr.w	r3, r3, #16
 8008dfc:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8008dfe:	4b30      	ldr	r3, [pc, #192]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e02:	f023 020c 	bic.w	r2, r3, #12
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e0a:	492d      	ldr	r1, [pc, #180]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8008e10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d105      	bne.n	8008e24 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8008e18:	4b2a      	ldr	r3, [pc, #168]	@ (8008ec4 <HAL_RCC_OscConfig+0xccc>)
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	4a29      	ldr	r2, [pc, #164]	@ (8008ec4 <HAL_RCC_OscConfig+0xccc>)
 8008e1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008e22:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8008e24:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d107      	bne.n	8008e3c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8008e2c:	4b24      	ldr	r3, [pc, #144]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e32:	4a23      	ldr	r2, [pc, #140]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e34:	f023 0304 	bic.w	r3, r3, #4
 8008e38:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8008e3c:	4b20      	ldr	r3, [pc, #128]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a1f      	ldr	r2, [pc, #124]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008e46:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008e48:	f7fc faf4 	bl	8005434 <HAL_GetTick>
 8008e4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008e4e:	e008      	b.n	8008e62 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e50:	f7fc faf0 	bl	8005434 <HAL_GetTick>
 8008e54:	4602      	mov	r2, r0
 8008e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e58:	1ad3      	subs	r3, r2, r3
 8008e5a:	2b02      	cmp	r3, #2
 8008e5c:	d901      	bls.n	8008e62 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8008e5e:	2303      	movs	r3, #3
 8008e60:	e09f      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8008e62:	4b17      	ldr	r3, [pc, #92]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d0f0      	beq.n	8008e50 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008e6e:	4b14      	ldr	r3, [pc, #80]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e72:	4a13      	ldr	r2, [pc, #76]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008e78:	6293      	str	r3, [r2, #40]	@ 0x28
 8008e7a:	e091      	b.n	8008fa0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8008e7c:	4b10      	ldr	r3, [pc, #64]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a0f      	ldr	r2, [pc, #60]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008e82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e86:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8008e88:	f7fc fad4 	bl	8005434 <HAL_GetTick>
 8008e8c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008e8e:	e008      	b.n	8008ea2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e90:	f7fc fad0 	bl	8005434 <HAL_GetTick>
 8008e94:	4602      	mov	r2, r0
 8008e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e98:	1ad3      	subs	r3, r2, r3
 8008e9a:	2b02      	cmp	r3, #2
 8008e9c:	d901      	bls.n	8008ea2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8008e9e:	2303      	movs	r3, #3
 8008ea0:	e07f      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8008ea2:	4b07      	ldr	r3, [pc, #28]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1f0      	bne.n	8008e90 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8008eae:	4b04      	ldr	r3, [pc, #16]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb2:	4a03      	ldr	r2, [pc, #12]	@ (8008ec0 <HAL_RCC_OscConfig+0xcc8>)
 8008eb4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8008eb8:	f023 0303 	bic.w	r3, r3, #3
 8008ebc:	6293      	str	r3, [r2, #40]	@ 0x28
 8008ebe:	e06f      	b.n	8008fa0 <HAL_RCC_OscConfig+0xda8>
 8008ec0:	46020c00 	.word	0x46020c00
 8008ec4:	46020800 	.word	0x46020800
 8008ec8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8008ecc:	4b37      	ldr	r3, [pc, #220]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008ed2:	4b36      	ldr	r3, [pc, #216]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ed6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d039      	beq.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008ee0:	69fb      	ldr	r3, [r7, #28]
 8008ee2:	f003 0203 	and.w	r2, r3, #3
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d132      	bne.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	0a1b      	lsrs	r3, r3, #8
 8008ef2:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008efa:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d129      	bne.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d122      	bne.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f18:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d11a      	bne.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8008f1e:	69bb      	ldr	r3, [r7, #24]
 8008f20:	0a5b      	lsrs	r3, r3, #9
 8008f22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f2a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d111      	bne.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	0c1b      	lsrs	r3, r3, #16
 8008f34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f3c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008f3e:	429a      	cmp	r2, r3
 8008f40:	d108      	bne.n	8008f54 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	0e1b      	lsrs	r3, r3, #24
 8008f46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f4e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d001      	beq.n	8008f58 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8008f54:	2301      	movs	r3, #1
 8008f56:	e024      	b.n	8008fa2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008f58:	4b14      	ldr	r3, [pc, #80]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f5c:	08db      	lsrs	r3, r3, #3
 8008f5e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8008f66:	429a      	cmp	r2, r3
 8008f68:	d01a      	beq.n	8008fa0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8008f6a:	4b10      	ldr	r3, [pc, #64]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f6e:	4a0f      	ldr	r2, [pc, #60]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008f70:	f023 0310 	bic.w	r3, r3, #16
 8008f74:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f76:	f7fc fa5d 	bl	8005434 <HAL_GetTick>
 8008f7a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8008f7c:	bf00      	nop
 8008f7e:	f7fc fa59 	bl	8005434 <HAL_GetTick>
 8008f82:	4602      	mov	r2, r0
 8008f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d0f9      	beq.n	8008f7e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f8e:	4a07      	ldr	r2, [pc, #28]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008f90:	00db      	lsls	r3, r3, #3
 8008f92:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8008f94:	4b05      	ldr	r3, [pc, #20]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f98:	4a04      	ldr	r2, [pc, #16]	@ (8008fac <HAL_RCC_OscConfig+0xdb4>)
 8008f9a:	f043 0310 	orr.w	r3, r3, #16
 8008f9e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8008fa0:	2300      	movs	r3, #0
}
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	3738      	adds	r7, #56	@ 0x38
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	46020c00 	.word	0x46020c00

08008fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d101      	bne.n	8008fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e1d9      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008fc4:	4b9b      	ldr	r3, [pc, #620]	@ (8009234 <HAL_RCC_ClockConfig+0x284>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f003 030f 	and.w	r3, r3, #15
 8008fcc:	683a      	ldr	r2, [r7, #0]
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d910      	bls.n	8008ff4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fd2:	4b98      	ldr	r3, [pc, #608]	@ (8009234 <HAL_RCC_ClockConfig+0x284>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f023 020f 	bic.w	r2, r3, #15
 8008fda:	4996      	ldr	r1, [pc, #600]	@ (8009234 <HAL_RCC_ClockConfig+0x284>)
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fe2:	4b94      	ldr	r3, [pc, #592]	@ (8009234 <HAL_RCC_ClockConfig+0x284>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f003 030f 	and.w	r3, r3, #15
 8008fea:	683a      	ldr	r2, [r7, #0]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d001      	beq.n	8008ff4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e1c1      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f003 0310 	and.w	r3, r3, #16
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d010      	beq.n	8009022 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	695a      	ldr	r2, [r3, #20]
 8009004:	4b8c      	ldr	r3, [pc, #560]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009008:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800900c:	429a      	cmp	r2, r3
 800900e:	d908      	bls.n	8009022 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8009010:	4b89      	ldr	r3, [pc, #548]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009014:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	695b      	ldr	r3, [r3, #20]
 800901c:	4986      	ldr	r1, [pc, #536]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 800901e:	4313      	orrs	r3, r2
 8009020:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f003 0308 	and.w	r3, r3, #8
 800902a:	2b00      	cmp	r3, #0
 800902c:	d012      	beq.n	8009054 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	691a      	ldr	r2, [r3, #16]
 8009032:	4b81      	ldr	r3, [pc, #516]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009034:	6a1b      	ldr	r3, [r3, #32]
 8009036:	091b      	lsrs	r3, r3, #4
 8009038:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800903c:	429a      	cmp	r2, r3
 800903e:	d909      	bls.n	8009054 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8009040:	4b7d      	ldr	r3, [pc, #500]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009042:	6a1b      	ldr	r3, [r3, #32]
 8009044:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	691b      	ldr	r3, [r3, #16]
 800904c:	011b      	lsls	r3, r3, #4
 800904e:	497a      	ldr	r1, [pc, #488]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009050:	4313      	orrs	r3, r2
 8009052:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f003 0304 	and.w	r3, r3, #4
 800905c:	2b00      	cmp	r3, #0
 800905e:	d010      	beq.n	8009082 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	68da      	ldr	r2, [r3, #12]
 8009064:	4b74      	ldr	r3, [pc, #464]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009066:	6a1b      	ldr	r3, [r3, #32]
 8009068:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800906c:	429a      	cmp	r2, r3
 800906e:	d908      	bls.n	8009082 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8009070:	4b71      	ldr	r3, [pc, #452]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009072:	6a1b      	ldr	r3, [r3, #32]
 8009074:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	496e      	ldr	r1, [pc, #440]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 800907e:	4313      	orrs	r3, r2
 8009080:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f003 0302 	and.w	r3, r3, #2
 800908a:	2b00      	cmp	r3, #0
 800908c:	d010      	beq.n	80090b0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	689a      	ldr	r2, [r3, #8]
 8009092:	4b69      	ldr	r3, [pc, #420]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009094:	6a1b      	ldr	r3, [r3, #32]
 8009096:	f003 030f 	and.w	r3, r3, #15
 800909a:	429a      	cmp	r2, r3
 800909c:	d908      	bls.n	80090b0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800909e:	4b66      	ldr	r3, [pc, #408]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80090a0:	6a1b      	ldr	r3, [r3, #32]
 80090a2:	f023 020f 	bic.w	r2, r3, #15
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	4963      	ldr	r1, [pc, #396]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f000 80d2 	beq.w	8009262 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 80090be:	2300      	movs	r3, #0
 80090c0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	2b03      	cmp	r3, #3
 80090c8:	d143      	bne.n	8009152 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80090ca:	4b5b      	ldr	r3, [pc, #364]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80090cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090d0:	f003 0304 	and.w	r3, r3, #4
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d110      	bne.n	80090fa <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80090d8:	4b57      	ldr	r3, [pc, #348]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80090da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090de:	4a56      	ldr	r2, [pc, #344]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80090e0:	f043 0304 	orr.w	r3, r3, #4
 80090e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80090e8:	4b53      	ldr	r3, [pc, #332]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80090ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80090ee:	f003 0304 	and.w	r3, r3, #4
 80090f2:	60bb      	str	r3, [r7, #8]
 80090f4:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80090f6:	2301      	movs	r3, #1
 80090f8:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80090fa:	f7fc f99b 	bl	8005434 <HAL_GetTick>
 80090fe:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8009100:	4b4e      	ldr	r3, [pc, #312]	@ (800923c <HAL_RCC_ClockConfig+0x28c>)
 8009102:	68db      	ldr	r3, [r3, #12]
 8009104:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00f      	beq.n	800912c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 800910c:	e008      	b.n	8009120 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 800910e:	f7fc f991 	bl	8005434 <HAL_GetTick>
 8009112:	4602      	mov	r2, r0
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	1ad3      	subs	r3, r2, r3
 8009118:	2b02      	cmp	r3, #2
 800911a:	d901      	bls.n	8009120 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 800911c:	2303      	movs	r3, #3
 800911e:	e12b      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8009120:	4b46      	ldr	r3, [pc, #280]	@ (800923c <HAL_RCC_ClockConfig+0x28c>)
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009128:	2b00      	cmp	r3, #0
 800912a:	d0f0      	beq.n	800910e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800912c:	7dfb      	ldrb	r3, [r7, #23]
 800912e:	2b01      	cmp	r3, #1
 8009130:	d107      	bne.n	8009142 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009132:	4b41      	ldr	r3, [pc, #260]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009134:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009138:	4a3f      	ldr	r2, [pc, #252]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 800913a:	f023 0304 	bic.w	r3, r3, #4
 800913e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8009142:	4b3d      	ldr	r3, [pc, #244]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800914a:	2b00      	cmp	r3, #0
 800914c:	d121      	bne.n	8009192 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	e112      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	2b02      	cmp	r3, #2
 8009158:	d107      	bne.n	800916a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800915a:	4b37      	ldr	r3, [pc, #220]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009162:	2b00      	cmp	r3, #0
 8009164:	d115      	bne.n	8009192 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	e106      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d107      	bne.n	8009182 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8009172:	4b31      	ldr	r3, [pc, #196]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f003 0304 	and.w	r3, r3, #4
 800917a:	2b00      	cmp	r3, #0
 800917c:	d109      	bne.n	8009192 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	e0fa      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009182:	4b2d      	ldr	r3, [pc, #180]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800918a:	2b00      	cmp	r3, #0
 800918c:	d101      	bne.n	8009192 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800918e:	2301      	movs	r3, #1
 8009190:	e0f2      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8009192:	4b29      	ldr	r3, [pc, #164]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009194:	69db      	ldr	r3, [r3, #28]
 8009196:	f023 0203 	bic.w	r2, r3, #3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	4926      	ldr	r1, [pc, #152]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80091a0:	4313      	orrs	r3, r2
 80091a2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80091a4:	f7fc f946 	bl	8005434 <HAL_GetTick>
 80091a8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	2b03      	cmp	r3, #3
 80091b0:	d112      	bne.n	80091d8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80091b2:	e00a      	b.n	80091ca <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091b4:	f7fc f93e 	bl	8005434 <HAL_GetTick>
 80091b8:	4602      	mov	r2, r0
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d901      	bls.n	80091ca <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80091c6:	2303      	movs	r3, #3
 80091c8:	e0d6      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80091ca:	4b1b      	ldr	r3, [pc, #108]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80091cc:	69db      	ldr	r3, [r3, #28]
 80091ce:	f003 030c 	and.w	r3, r3, #12
 80091d2:	2b0c      	cmp	r3, #12
 80091d4:	d1ee      	bne.n	80091b4 <HAL_RCC_ClockConfig+0x204>
 80091d6:	e044      	b.n	8009262 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d112      	bne.n	8009206 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80091e0:	e00a      	b.n	80091f8 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091e2:	f7fc f927 	bl	8005434 <HAL_GetTick>
 80091e6:	4602      	mov	r2, r0
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	1ad3      	subs	r3, r2, r3
 80091ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d901      	bls.n	80091f8 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80091f4:	2303      	movs	r3, #3
 80091f6:	e0bf      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80091f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 80091fa:	69db      	ldr	r3, [r3, #28]
 80091fc:	f003 030c 	and.w	r3, r3, #12
 8009200:	2b08      	cmp	r3, #8
 8009202:	d1ee      	bne.n	80091e2 <HAL_RCC_ClockConfig+0x232>
 8009204:	e02d      	b.n	8009262 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d123      	bne.n	8009256 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800920e:	e00a      	b.n	8009226 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009210:	f7fc f910 	bl	8005434 <HAL_GetTick>
 8009214:	4602      	mov	r2, r0
 8009216:	693b      	ldr	r3, [r7, #16]
 8009218:	1ad3      	subs	r3, r2, r3
 800921a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800921e:	4293      	cmp	r3, r2
 8009220:	d901      	bls.n	8009226 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e0a8      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8009226:	4b04      	ldr	r3, [pc, #16]	@ (8009238 <HAL_RCC_ClockConfig+0x288>)
 8009228:	69db      	ldr	r3, [r3, #28]
 800922a:	f003 030c 	and.w	r3, r3, #12
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1ee      	bne.n	8009210 <HAL_RCC_ClockConfig+0x260>
 8009232:	e016      	b.n	8009262 <HAL_RCC_ClockConfig+0x2b2>
 8009234:	40022000 	.word	0x40022000
 8009238:	46020c00 	.word	0x46020c00
 800923c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009240:	f7fc f8f8 	bl	8005434 <HAL_GetTick>
 8009244:	4602      	mov	r2, r0
 8009246:	693b      	ldr	r3, [r7, #16]
 8009248:	1ad3      	subs	r3, r2, r3
 800924a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800924e:	4293      	cmp	r3, r2
 8009250:	d901      	bls.n	8009256 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8009252:	2303      	movs	r3, #3
 8009254:	e090      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8009256:	4b4a      	ldr	r3, [pc, #296]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	f003 030c 	and.w	r3, r3, #12
 800925e:	2b04      	cmp	r3, #4
 8009260:	d1ee      	bne.n	8009240 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f003 0302 	and.w	r3, r3, #2
 800926a:	2b00      	cmp	r3, #0
 800926c:	d010      	beq.n	8009290 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	689a      	ldr	r2, [r3, #8]
 8009272:	4b43      	ldr	r3, [pc, #268]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 8009274:	6a1b      	ldr	r3, [r3, #32]
 8009276:	f003 030f 	and.w	r3, r3, #15
 800927a:	429a      	cmp	r2, r3
 800927c:	d208      	bcs.n	8009290 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800927e:	4b40      	ldr	r3, [pc, #256]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 8009280:	6a1b      	ldr	r3, [r3, #32]
 8009282:	f023 020f 	bic.w	r2, r3, #15
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	493d      	ldr	r1, [pc, #244]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 800928c:	4313      	orrs	r3, r2
 800928e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009290:	4b3c      	ldr	r3, [pc, #240]	@ (8009384 <HAL_RCC_ClockConfig+0x3d4>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f003 030f 	and.w	r3, r3, #15
 8009298:	683a      	ldr	r2, [r7, #0]
 800929a:	429a      	cmp	r2, r3
 800929c:	d210      	bcs.n	80092c0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800929e:	4b39      	ldr	r3, [pc, #228]	@ (8009384 <HAL_RCC_ClockConfig+0x3d4>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f023 020f 	bic.w	r2, r3, #15
 80092a6:	4937      	ldr	r1, [pc, #220]	@ (8009384 <HAL_RCC_ClockConfig+0x3d4>)
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80092ae:	4b35      	ldr	r3, [pc, #212]	@ (8009384 <HAL_RCC_ClockConfig+0x3d4>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 030f 	and.w	r3, r3, #15
 80092b6:	683a      	ldr	r2, [r7, #0]
 80092b8:	429a      	cmp	r2, r3
 80092ba:	d001      	beq.n	80092c0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80092bc:	2301      	movs	r3, #1
 80092be:	e05b      	b.n	8009378 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f003 0304 	and.w	r3, r3, #4
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d010      	beq.n	80092ee <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	68da      	ldr	r2, [r3, #12]
 80092d0:	4b2b      	ldr	r3, [pc, #172]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 80092d2:	6a1b      	ldr	r3, [r3, #32]
 80092d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80092d8:	429a      	cmp	r2, r3
 80092da:	d208      	bcs.n	80092ee <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80092dc:	4b28      	ldr	r3, [pc, #160]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 80092de:	6a1b      	ldr	r3, [r3, #32]
 80092e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	4925      	ldr	r1, [pc, #148]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 80092ea:	4313      	orrs	r3, r2
 80092ec:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f003 0308 	and.w	r3, r3, #8
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d012      	beq.n	8009320 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	691a      	ldr	r2, [r3, #16]
 80092fe:	4b20      	ldr	r3, [pc, #128]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 8009300:	6a1b      	ldr	r3, [r3, #32]
 8009302:	091b      	lsrs	r3, r3, #4
 8009304:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009308:	429a      	cmp	r2, r3
 800930a:	d209      	bcs.n	8009320 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800930c:	4b1c      	ldr	r3, [pc, #112]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 800930e:	6a1b      	ldr	r3, [r3, #32]
 8009310:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	011b      	lsls	r3, r3, #4
 800931a:	4919      	ldr	r1, [pc, #100]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 800931c:	4313      	orrs	r3, r2
 800931e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f003 0310 	and.w	r3, r3, #16
 8009328:	2b00      	cmp	r3, #0
 800932a:	d010      	beq.n	800934e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	695a      	ldr	r2, [r3, #20]
 8009330:	4b13      	ldr	r3, [pc, #76]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 8009332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009338:	429a      	cmp	r2, r3
 800933a:	d208      	bcs.n	800934e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 800933c:	4b10      	ldr	r3, [pc, #64]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 800933e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009340:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	695b      	ldr	r3, [r3, #20]
 8009348:	490d      	ldr	r1, [pc, #52]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 800934a:	4313      	orrs	r3, r2
 800934c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800934e:	f000 f821 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 8009352:	4602      	mov	r2, r0
 8009354:	4b0a      	ldr	r3, [pc, #40]	@ (8009380 <HAL_RCC_ClockConfig+0x3d0>)
 8009356:	6a1b      	ldr	r3, [r3, #32]
 8009358:	f003 030f 	and.w	r3, r3, #15
 800935c:	490a      	ldr	r1, [pc, #40]	@ (8009388 <HAL_RCC_ClockConfig+0x3d8>)
 800935e:	5ccb      	ldrb	r3, [r1, r3]
 8009360:	fa22 f303 	lsr.w	r3, r2, r3
 8009364:	4a09      	ldr	r2, [pc, #36]	@ (800938c <HAL_RCC_ClockConfig+0x3dc>)
 8009366:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009368:	4b09      	ldr	r3, [pc, #36]	@ (8009390 <HAL_RCC_ClockConfig+0x3e0>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4618      	mov	r0, r3
 800936e:	f7fb ffd7 	bl	8005320 <HAL_InitTick>
 8009372:	4603      	mov	r3, r0
 8009374:	73fb      	strb	r3, [r7, #15]

  return status;
 8009376:	7bfb      	ldrb	r3, [r7, #15]
}
 8009378:	4618      	mov	r0, r3
 800937a:	3718      	adds	r7, #24
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	46020c00 	.word	0x46020c00
 8009384:	40022000 	.word	0x40022000
 8009388:	0800e82c 	.word	0x0800e82c
 800938c:	2000008c 	.word	0x2000008c
 8009390:	20000090 	.word	0x20000090

08009394 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009394:	b480      	push	{r7}
 8009396:	b08b      	sub	sp, #44	@ 0x2c
 8009398:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800939a:	2300      	movs	r3, #0
 800939c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800939e:	2300      	movs	r3, #0
 80093a0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093a2:	4b78      	ldr	r3, [pc, #480]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093a4:	69db      	ldr	r3, [r3, #28]
 80093a6:	f003 030c 	and.w	r3, r3, #12
 80093aa:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80093ac:	4b75      	ldr	r3, [pc, #468]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093b0:	f003 0303 	and.w	r3, r3, #3
 80093b4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80093b6:	69bb      	ldr	r3, [r7, #24]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d005      	beq.n	80093c8 <HAL_RCC_GetSysClockFreq+0x34>
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	2b0c      	cmp	r3, #12
 80093c0:	d121      	bne.n	8009406 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d11e      	bne.n	8009406 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 80093c8:	4b6e      	ldr	r3, [pc, #440]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093ca:	689b      	ldr	r3, [r3, #8]
 80093cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d107      	bne.n	80093e4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80093d4:	4b6b      	ldr	r3, [pc, #428]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80093da:	0b1b      	lsrs	r3, r3, #12
 80093dc:	f003 030f 	and.w	r3, r3, #15
 80093e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80093e2:	e005      	b.n	80093f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80093e4:	4b67      	ldr	r3, [pc, #412]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80093e6:	689b      	ldr	r3, [r3, #8]
 80093e8:	0f1b      	lsrs	r3, r3, #28
 80093ea:	f003 030f 	and.w	r3, r3, #15
 80093ee:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80093f0:	4a65      	ldr	r2, [pc, #404]	@ (8009588 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80093f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093f8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d110      	bne.n	8009422 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009402:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009404:	e00d      	b.n	8009422 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009406:	4b5f      	ldr	r3, [pc, #380]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009408:	69db      	ldr	r3, [r3, #28]
 800940a:	f003 030c 	and.w	r3, r3, #12
 800940e:	2b04      	cmp	r3, #4
 8009410:	d102      	bne.n	8009418 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009412:	4b5e      	ldr	r3, [pc, #376]	@ (800958c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8009414:	623b      	str	r3, [r7, #32]
 8009416:	e004      	b.n	8009422 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	2b08      	cmp	r3, #8
 800941c:	d101      	bne.n	8009422 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800941e:	4b5b      	ldr	r3, [pc, #364]	@ (800958c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8009420:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	2b0c      	cmp	r3, #12
 8009426:	f040 80a5 	bne.w	8009574 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800942a:	4b56      	ldr	r3, [pc, #344]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800942c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800942e:	f003 0303 	and.w	r3, r3, #3
 8009432:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8009434:	4b53      	ldr	r3, [pc, #332]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009438:	0a1b      	lsrs	r3, r3, #8
 800943a:	f003 030f 	and.w	r3, r3, #15
 800943e:	3301      	adds	r3, #1
 8009440:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8009442:	4b50      	ldr	r3, [pc, #320]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009446:	091b      	lsrs	r3, r3, #4
 8009448:	f003 0301 	and.w	r3, r3, #1
 800944c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800944e:	4b4d      	ldr	r3, [pc, #308]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8009450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009452:	08db      	lsrs	r3, r3, #3
 8009454:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009458:	68ba      	ldr	r2, [r7, #8]
 800945a:	fb02 f303 	mul.w	r3, r2, r3
 800945e:	ee07 3a90 	vmov	s15, r3
 8009462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009466:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800946a:	693b      	ldr	r3, [r7, #16]
 800946c:	2b02      	cmp	r3, #2
 800946e:	d003      	beq.n	8009478 <HAL_RCC_GetSysClockFreq+0xe4>
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	2b03      	cmp	r3, #3
 8009474:	d022      	beq.n	80094bc <HAL_RCC_GetSysClockFreq+0x128>
 8009476:	e043      	b.n	8009500 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	ee07 3a90 	vmov	s15, r3
 800947e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009482:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8009590 <HAL_RCC_GetSysClockFreq+0x1fc>
 8009486:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800948a:	4b3e      	ldr	r3, [pc, #248]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800948c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800948e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009492:	ee07 3a90 	vmov	s15, r3
 8009496:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800949a:	ed97 6a01 	vldr	s12, [r7, #4]
 800949e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x200>
 80094a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80094aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094ba:	e046      	b.n	800954a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	ee07 3a90 	vmov	s15, r3
 80094c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094c6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8009590 <HAL_RCC_GetSysClockFreq+0x1fc>
 80094ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094ce:	4b2d      	ldr	r3, [pc, #180]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80094d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094d6:	ee07 3a90 	vmov	s15, r3
 80094da:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80094de:	ed97 6a01 	vldr	s12, [r7, #4]
 80094e2:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x200>
 80094e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80094ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80094f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094fe:	e024      	b.n	800954a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009502:	ee07 3a90 	vmov	s15, r3
 8009506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	ee07 3a90 	vmov	s15, r3
 8009510:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009514:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009518:	4b1a      	ldr	r3, [pc, #104]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800951a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800951c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009520:	ee07 3a90 	vmov	s15, r3
 8009524:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009528:	ed97 6a01 	vldr	s12, [r7, #4]
 800952c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8009594 <HAL_RCC_GetSysClockFreq+0x200>
 8009530:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009534:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8009538:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800953c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8009540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009544:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009548:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800954a:	4b0e      	ldr	r3, [pc, #56]	@ (8009584 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800954c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800954e:	0e1b      	lsrs	r3, r3, #24
 8009550:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009554:	3301      	adds	r3, #1
 8009556:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	ee07 3a90 	vmov	s15, r3
 800955e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009562:	edd7 6a07 	vldr	s13, [r7, #28]
 8009566:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800956a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800956e:	ee17 3a90 	vmov	r3, s15
 8009572:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8009574:	6a3b      	ldr	r3, [r7, #32]
}
 8009576:	4618      	mov	r0, r3
 8009578:	372c      	adds	r7, #44	@ 0x2c
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr
 8009582:	bf00      	nop
 8009584:	46020c00 	.word	0x46020c00
 8009588:	0800e844 	.word	0x0800e844
 800958c:	00f42400 	.word	0x00f42400
 8009590:	4b742400 	.word	0x4b742400
 8009594:	46000000 	.word	0x46000000

08009598 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800959c:	f7ff fefa 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 80095a0:	4602      	mov	r2, r0
 80095a2:	4b07      	ldr	r3, [pc, #28]	@ (80095c0 <HAL_RCC_GetHCLKFreq+0x28>)
 80095a4:	6a1b      	ldr	r3, [r3, #32]
 80095a6:	f003 030f 	and.w	r3, r3, #15
 80095aa:	4906      	ldr	r1, [pc, #24]	@ (80095c4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80095ac:	5ccb      	ldrb	r3, [r1, r3]
 80095ae:	fa22 f303 	lsr.w	r3, r2, r3
 80095b2:	4a05      	ldr	r2, [pc, #20]	@ (80095c8 <HAL_RCC_GetHCLKFreq+0x30>)
 80095b4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80095b6:	4b04      	ldr	r3, [pc, #16]	@ (80095c8 <HAL_RCC_GetHCLKFreq+0x30>)
 80095b8:	681b      	ldr	r3, [r3, #0]
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	46020c00 	.word	0x46020c00
 80095c4:	0800e82c 	.word	0x0800e82c
 80095c8:	2000008c 	.word	0x2000008c

080095cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80095d0:	f7ff ffe2 	bl	8009598 <HAL_RCC_GetHCLKFreq>
 80095d4:	4602      	mov	r2, r0
 80095d6:	4b05      	ldr	r3, [pc, #20]	@ (80095ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80095d8:	6a1b      	ldr	r3, [r3, #32]
 80095da:	091b      	lsrs	r3, r3, #4
 80095dc:	f003 0307 	and.w	r3, r3, #7
 80095e0:	4903      	ldr	r1, [pc, #12]	@ (80095f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80095e2:	5ccb      	ldrb	r3, [r1, r3]
 80095e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	bd80      	pop	{r7, pc}
 80095ec:	46020c00 	.word	0x46020c00
 80095f0:	0800e83c 	.word	0x0800e83c

080095f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80095f8:	f7ff ffce 	bl	8009598 <HAL_RCC_GetHCLKFreq>
 80095fc:	4602      	mov	r2, r0
 80095fe:	4b05      	ldr	r3, [pc, #20]	@ (8009614 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009600:	6a1b      	ldr	r3, [r3, #32]
 8009602:	0a1b      	lsrs	r3, r3, #8
 8009604:	f003 0307 	and.w	r3, r3, #7
 8009608:	4903      	ldr	r1, [pc, #12]	@ (8009618 <HAL_RCC_GetPCLK2Freq+0x24>)
 800960a:	5ccb      	ldrb	r3, [r1, r3]
 800960c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009610:	4618      	mov	r0, r3
 8009612:	bd80      	pop	{r7, pc}
 8009614:	46020c00 	.word	0x46020c00
 8009618:	0800e83c 	.word	0x0800e83c

0800961c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8009620:	f7ff ffba 	bl	8009598 <HAL_RCC_GetHCLKFreq>
 8009624:	4602      	mov	r2, r0
 8009626:	4b05      	ldr	r3, [pc, #20]	@ (800963c <HAL_RCC_GetPCLK3Freq+0x20>)
 8009628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800962a:	091b      	lsrs	r3, r3, #4
 800962c:	f003 0307 	and.w	r3, r3, #7
 8009630:	4903      	ldr	r1, [pc, #12]	@ (8009640 <HAL_RCC_GetPCLK3Freq+0x24>)
 8009632:	5ccb      	ldrb	r3, [r1, r3]
 8009634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009638:	4618      	mov	r0, r3
 800963a:	bd80      	pop	{r7, pc}
 800963c:	46020c00 	.word	0x46020c00
 8009640:	0800e83c 	.word	0x0800e83c

08009644 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b086      	sub	sp, #24
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800964c:	4b3e      	ldr	r3, [pc, #248]	@ (8009748 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800964e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009652:	f003 0304 	and.w	r3, r3, #4
 8009656:	2b00      	cmp	r3, #0
 8009658:	d003      	beq.n	8009662 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800965a:	f7fe fd4f 	bl	80080fc <HAL_PWREx_GetVoltageRange>
 800965e:	6178      	str	r0, [r7, #20]
 8009660:	e019      	b.n	8009696 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8009662:	4b39      	ldr	r3, [pc, #228]	@ (8009748 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009664:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009668:	4a37      	ldr	r2, [pc, #220]	@ (8009748 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800966a:	f043 0304 	orr.w	r3, r3, #4
 800966e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8009672:	4b35      	ldr	r3, [pc, #212]	@ (8009748 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009674:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009678:	f003 0304 	and.w	r3, r3, #4
 800967c:	60fb      	str	r3, [r7, #12]
 800967e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8009680:	f7fe fd3c 	bl	80080fc <HAL_PWREx_GetVoltageRange>
 8009684:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8009686:	4b30      	ldr	r3, [pc, #192]	@ (8009748 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8009688:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800968c:	4a2e      	ldr	r2, [pc, #184]	@ (8009748 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800968e:	f023 0304 	bic.w	r3, r3, #4
 8009692:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800969c:	d003      	beq.n	80096a6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096a4:	d109      	bne.n	80096ba <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096ac:	d202      	bcs.n	80096b4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80096ae:	2301      	movs	r3, #1
 80096b0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80096b2:	e033      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80096b4:	2300      	movs	r3, #0
 80096b6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80096b8:	e030      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096c0:	d208      	bcs.n	80096d4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096c8:	d102      	bne.n	80096d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80096ca:	2303      	movs	r3, #3
 80096cc:	613b      	str	r3, [r7, #16]
 80096ce:	e025      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80096d0:	2301      	movs	r3, #1
 80096d2:	e035      	b.n	8009740 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096da:	d90f      	bls.n	80096fc <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d109      	bne.n	80096f6 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80096e8:	d902      	bls.n	80096f0 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80096ea:	2300      	movs	r3, #0
 80096ec:	613b      	str	r3, [r7, #16]
 80096ee:	e015      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80096f0:	2301      	movs	r3, #1
 80096f2:	613b      	str	r3, [r7, #16]
 80096f4:	e012      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80096f6:	2300      	movs	r3, #0
 80096f8:	613b      	str	r3, [r7, #16]
 80096fa:	e00f      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009702:	d109      	bne.n	8009718 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800970a:	d102      	bne.n	8009712 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800970c:	2301      	movs	r3, #1
 800970e:	613b      	str	r3, [r7, #16]
 8009710:	e004      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8009712:	2302      	movs	r3, #2
 8009714:	613b      	str	r3, [r7, #16]
 8009716:	e001      	b.n	800971c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8009718:	2301      	movs	r3, #1
 800971a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800971c:	4b0b      	ldr	r3, [pc, #44]	@ (800974c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f023 020f 	bic.w	r2, r3, #15
 8009724:	4909      	ldr	r1, [pc, #36]	@ (800974c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	4313      	orrs	r3, r2
 800972a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800972c:	4b07      	ldr	r3, [pc, #28]	@ (800974c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f003 030f 	and.w	r3, r3, #15
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	429a      	cmp	r2, r3
 8009738:	d001      	beq.n	800973e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	e000      	b.n	8009740 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800973e:	2300      	movs	r3, #0
}
 8009740:	4618      	mov	r0, r3
 8009742:	3718      	adds	r7, #24
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}
 8009748:	46020c00 	.word	0x46020c00
 800974c:	40022000 	.word	0x40022000

08009750 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8009750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009754:	b0ba      	sub	sp, #232	@ 0xe8
 8009756:	af00      	add	r7, sp, #0
 8009758:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800975c:	2300      	movs	r3, #0
 800975e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009762:	2300      	movs	r3, #0
 8009764:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009768:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800976c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009770:	f002 0401 	and.w	r4, r2, #1
 8009774:	2500      	movs	r5, #0
 8009776:	ea54 0305 	orrs.w	r3, r4, r5
 800977a:	d00b      	beq.n	8009794 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800977c:	4bcb      	ldr	r3, [pc, #812]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800977e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009782:	f023 0103 	bic.w	r1, r3, #3
 8009786:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800978a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800978c:	4ac7      	ldr	r2, [pc, #796]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800978e:	430b      	orrs	r3, r1
 8009790:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009794:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800979c:	f002 0802 	and.w	r8, r2, #2
 80097a0:	f04f 0900 	mov.w	r9, #0
 80097a4:	ea58 0309 	orrs.w	r3, r8, r9
 80097a8:	d00b      	beq.n	80097c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80097aa:	4bc0      	ldr	r3, [pc, #768]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80097ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097b0:	f023 010c 	bic.w	r1, r3, #12
 80097b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80097ba:	4abc      	ldr	r2, [pc, #752]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80097bc:	430b      	orrs	r3, r1
 80097be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80097c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ca:	f002 0a04 	and.w	sl, r2, #4
 80097ce:	f04f 0b00 	mov.w	fp, #0
 80097d2:	ea5a 030b 	orrs.w	r3, sl, fp
 80097d6:	d00b      	beq.n	80097f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80097d8:	4bb4      	ldr	r3, [pc, #720]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80097da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097de:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80097e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80097e8:	4ab0      	ldr	r2, [pc, #704]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80097ea:	430b      	orrs	r3, r1
 80097ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80097f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80097f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f8:	f002 0308 	and.w	r3, r2, #8
 80097fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009800:	2300      	movs	r3, #0
 8009802:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009806:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800980a:	460b      	mov	r3, r1
 800980c:	4313      	orrs	r3, r2
 800980e:	d00b      	beq.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8009810:	4ba6      	ldr	r3, [pc, #664]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009812:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009816:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800981a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800981e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009820:	4aa2      	ldr	r2, [pc, #648]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009822:	430b      	orrs	r3, r1
 8009824:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009828:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009830:	f002 0310 	and.w	r3, r2, #16
 8009834:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009838:	2300      	movs	r3, #0
 800983a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800983e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009842:	460b      	mov	r3, r1
 8009844:	4313      	orrs	r3, r2
 8009846:	d00b      	beq.n	8009860 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8009848:	4b98      	ldr	r3, [pc, #608]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800984a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800984e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009852:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009856:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009858:	4a94      	ldr	r2, [pc, #592]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800985a:	430b      	orrs	r3, r1
 800985c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009860:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009868:	f002 0320 	and.w	r3, r2, #32
 800986c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009870:	2300      	movs	r3, #0
 8009872:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009876:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800987a:	460b      	mov	r3, r1
 800987c:	4313      	orrs	r3, r2
 800987e:	d00b      	beq.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8009880:	4b8a      	ldr	r3, [pc, #552]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009882:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009886:	f023 0107 	bic.w	r1, r3, #7
 800988a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800988e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009890:	4a86      	ldr	r2, [pc, #536]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009892:	430b      	orrs	r3, r1
 8009894:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009898:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800989c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80098a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098a8:	2300      	movs	r3, #0
 80098aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80098ae:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80098b2:	460b      	mov	r3, r1
 80098b4:	4313      	orrs	r3, r2
 80098b6:	d00b      	beq.n	80098d0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80098b8:	4b7c      	ldr	r3, [pc, #496]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80098ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098be:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80098c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80098c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80098c8:	4a78      	ldr	r2, [pc, #480]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80098ca:	430b      	orrs	r3, r1
 80098cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80098d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80098d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80098dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80098e0:	2300      	movs	r3, #0
 80098e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80098e6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80098ea:	460b      	mov	r3, r1
 80098ec:	4313      	orrs	r3, r2
 80098ee:	d00b      	beq.n	8009908 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80098f0:	4b6e      	ldr	r3, [pc, #440]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80098f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80098fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80098fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009900:	4a6a      	ldr	r2, [pc, #424]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009902:	430b      	orrs	r3, r1
 8009904:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009908:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800990c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009910:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8009914:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009918:	2300      	movs	r3, #0
 800991a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800991e:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009922:	460b      	mov	r3, r1
 8009924:	4313      	orrs	r3, r2
 8009926:	d00b      	beq.n	8009940 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8009928:	4b60      	ldr	r3, [pc, #384]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800992a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800992e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009932:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009938:	4a5c      	ldr	r2, [pc, #368]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800993a:	430b      	orrs	r3, r1
 800993c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009940:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009948:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800994c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009950:	2300      	movs	r3, #0
 8009952:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009956:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800995a:	460b      	mov	r3, r1
 800995c:	4313      	orrs	r3, r2
 800995e:	d00b      	beq.n	8009978 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8009960:	4b52      	ldr	r3, [pc, #328]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009966:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800996a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800996e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009970:	4a4e      	ldr	r2, [pc, #312]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009972:	430b      	orrs	r3, r1
 8009974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009978:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800997c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009980:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8009984:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009988:	2300      	movs	r3, #0
 800998a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800998e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009992:	460b      	mov	r3, r1
 8009994:	4313      	orrs	r3, r2
 8009996:	d00b      	beq.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8009998:	4b44      	ldr	r3, [pc, #272]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800999a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800999e:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80099a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80099a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80099a8:	4a40      	ldr	r2, [pc, #256]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80099aa:	430b      	orrs	r3, r1
 80099ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80099b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80099b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80099bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80099c0:	2300      	movs	r3, #0
 80099c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80099c6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80099ca:	460b      	mov	r3, r1
 80099cc:	4313      	orrs	r3, r2
 80099ce:	d00b      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80099d0:	4b36      	ldr	r3, [pc, #216]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80099d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80099d6:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80099da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80099de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80099e0:	4a32      	ldr	r2, [pc, #200]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80099e2:	430b      	orrs	r3, r1
 80099e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80099e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80099ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80099f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80099f8:	2300      	movs	r3, #0
 80099fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80099fe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009a02:	460b      	mov	r3, r1
 8009a04:	4313      	orrs	r3, r2
 8009a06:	d00c      	beq.n	8009a22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8009a08:	4b28      	ldr	r3, [pc, #160]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009a0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009a0e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009a12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a1a:	4a24      	ldr	r2, [pc, #144]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009a1c:	430b      	orrs	r3, r1
 8009a1e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009a22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009a2e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009a30:	2300      	movs	r3, #0
 8009a32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009a34:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009a38:	460b      	mov	r3, r1
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	d04f      	beq.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8009a3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a46:	2b80      	cmp	r3, #128	@ 0x80
 8009a48:	d02d      	beq.n	8009aa6 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8009a4a:	2b80      	cmp	r3, #128	@ 0x80
 8009a4c:	d827      	bhi.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8009a4e:	2b60      	cmp	r3, #96	@ 0x60
 8009a50:	d02e      	beq.n	8009ab0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009a52:	2b60      	cmp	r3, #96	@ 0x60
 8009a54:	d823      	bhi.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8009a56:	2b40      	cmp	r3, #64	@ 0x40
 8009a58:	d006      	beq.n	8009a68 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8009a5a:	2b40      	cmp	r3, #64	@ 0x40
 8009a5c:	d81f      	bhi.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d009      	beq.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x326>
 8009a62:	2b20      	cmp	r3, #32
 8009a64:	d011      	beq.n	8009a8a <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8009a66:	e01a      	b.n	8009a9e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009a68:	4b10      	ldr	r3, [pc, #64]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a6c:	4a0f      	ldr	r2, [pc, #60]	@ (8009aac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8009a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a72:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009a74:	e01d      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009a76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a7a:	3308      	adds	r3, #8
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f002 fa17 	bl	800beb0 <RCCEx_PLL2_Config>
 8009a82:	4603      	mov	r3, r0
 8009a84:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009a88:	e013      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009a8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a8e:	332c      	adds	r3, #44	@ 0x2c
 8009a90:	4618      	mov	r0, r3
 8009a92:	f002 faa5 	bl	800bfe0 <RCCEx_PLL3_Config>
 8009a96:	4603      	mov	r3, r0
 8009a98:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8009a9c:	e009      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009aa4:	e005      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8009aa6:	bf00      	nop
 8009aa8:	e003      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0x362>
 8009aaa:	bf00      	nop
 8009aac:	46020c00 	.word	0x46020c00
        break;
 8009ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ab2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10d      	bne.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8009aba:	4bb6      	ldr	r3, [pc, #728]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009abc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009ac0:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8009ac4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009acc:	4ab1      	ldr	r2, [pc, #708]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009ace:	430b      	orrs	r3, r1
 8009ad0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009ad4:	e003      	b.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ad6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009ada:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009ade:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009aea:	673b      	str	r3, [r7, #112]	@ 0x70
 8009aec:	2300      	movs	r3, #0
 8009aee:	677b      	str	r3, [r7, #116]	@ 0x74
 8009af0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009af4:	460b      	mov	r3, r1
 8009af6:	4313      	orrs	r3, r2
 8009af8:	d053      	beq.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8009afa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b06:	d033      	beq.n	8009b70 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8009b08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b0c:	d82c      	bhi.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8009b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b12:	d02f      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8009b14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009b18:	d826      	bhi.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8009b1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b1e:	d008      	beq.n	8009b32 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8009b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009b24:	d820      	bhi.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d00a      	beq.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8009b2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009b2e:	d011      	beq.n	8009b54 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8009b30:	e01a      	b.n	8009b68 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009b32:	4b98      	ldr	r3, [pc, #608]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b36:	4a97      	ldr	r2, [pc, #604]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b3c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009b3e:	e01a      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009b40:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b44:	3308      	adds	r3, #8
 8009b46:	4618      	mov	r0, r3
 8009b48:	f002 f9b2 	bl	800beb0 <RCCEx_PLL2_Config>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009b52:	e010      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009b54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b58:	332c      	adds	r3, #44	@ 0x2c
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f002 fa40 	bl	800bfe0 <RCCEx_PLL3_Config>
 8009b60:	4603      	mov	r3, r0
 8009b62:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8009b66:	e006      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009b6e:	e002      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8009b70:	bf00      	nop
 8009b72:	e000      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8009b74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b76:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d10d      	bne.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8009b7e:	4b85      	ldr	r3, [pc, #532]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009b80:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009b84:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8009b88:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b90:	4a80      	ldr	r2, [pc, #512]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009b92:	430b      	orrs	r3, r1
 8009b94:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009b98:	e003      	b.n	8009ba2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b9a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009b9e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8009ba2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009baa:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009bae:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009bb4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009bb8:	460b      	mov	r3, r1
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	d046      	beq.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8009bbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009bc2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009bc6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009bca:	d028      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8009bcc:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009bd0:	d821      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8009bd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009bd6:	d022      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8009bd8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009bdc:	d81b      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8009bde:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009be2:	d01c      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8009be4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009be8:	d815      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8009bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bee:	d008      	beq.n	8009c02 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8009bf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bf4:	d80f      	bhi.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d011      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8009bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bfe:	d00e      	beq.n	8009c1e <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8009c00:	e009      	b.n	8009c16 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c06:	3308      	adds	r3, #8
 8009c08:	4618      	mov	r0, r3
 8009c0a:	f002 f951 	bl	800beb0 <RCCEx_PLL2_Config>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009c14:	e004      	b.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009c16:	2301      	movs	r3, #1
 8009c18:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009c1c:	e000      	b.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8009c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c20:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d10d      	bne.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8009c28:	4b5a      	ldr	r3, [pc, #360]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009c2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009c2e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8009c32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009c3a:	4a56      	ldr	r2, [pc, #344]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009c3c:	430b      	orrs	r3, r1
 8009c3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009c42:	e003      	b.n	8009c4c <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c44:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009c48:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8009c4c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c54:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009c58:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c5e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009c62:	460b      	mov	r3, r1
 8009c64:	4313      	orrs	r3, r2
 8009c66:	d03f      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8009c68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c70:	2b04      	cmp	r3, #4
 8009c72:	d81e      	bhi.n	8009cb2 <HAL_RCCEx_PeriphCLKConfig+0x562>
 8009c74:	a201      	add	r2, pc, #4	@ (adr r2, 8009c7c <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8009c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c7a:	bf00      	nop
 8009c7c:	08009cbb 	.word	0x08009cbb
 8009c80:	08009c91 	.word	0x08009c91
 8009c84:	08009c9f 	.word	0x08009c9f
 8009c88:	08009cbb 	.word	0x08009cbb
 8009c8c:	08009cbb 	.word	0x08009cbb
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009c90:	4b40      	ldr	r3, [pc, #256]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c94:	4a3f      	ldr	r2, [pc, #252]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009c9a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009c9c:	e00e      	b.n	8009cbc <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009c9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ca2:	332c      	adds	r3, #44	@ 0x2c
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f002 f99b 	bl	800bfe0 <RCCEx_PLL3_Config>
 8009caa:	4603      	mov	r3, r0
 8009cac:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009cb0:	e004      	b.n	8009cbc <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009cb2:	2301      	movs	r3, #1
 8009cb4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009cb8:	e000      	b.n	8009cbc <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8009cba:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009cbc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10d      	bne.n	8009ce0 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8009cc4:	4b33      	ldr	r3, [pc, #204]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009cc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009cca:	f023 0107 	bic.w	r1, r3, #7
 8009cce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cd6:	4a2f      	ldr	r2, [pc, #188]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009cd8:	430b      	orrs	r3, r1
 8009cda:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8009cde:	e003      	b.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ce0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009ce4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8009ce8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cfa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8009cfe:	460b      	mov	r3, r1
 8009d00:	4313      	orrs	r3, r2
 8009d02:	d04d      	beq.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8009d04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009d10:	d028      	beq.n	8009d64 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8009d12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009d16:	d821      	bhi.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8009d18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009d1c:	d024      	beq.n	8009d68 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8009d1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009d22:	d81b      	bhi.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8009d24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d28:	d00e      	beq.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8009d2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009d2e:	d815      	bhi.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d01b      	beq.n	8009d6c <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8009d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d38:	d110      	bne.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009d3a:	4b16      	ldr	r3, [pc, #88]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d3e:	4a15      	ldr	r2, [pc, #84]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009d40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d44:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009d46:	e012      	b.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8009d48:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d4c:	332c      	adds	r3, #44	@ 0x2c
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f002 f946 	bl	800bfe0 <RCCEx_PLL3_Config>
 8009d54:	4603      	mov	r3, r0
 8009d56:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009d5a:	e008      	b.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009d62:	e004      	b.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8009d64:	bf00      	nop
 8009d66:	e002      	b.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8009d68:	bf00      	nop
 8009d6a:	e000      	b.n	8009d6e <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8009d6c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009d6e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d110      	bne.n	8009d98 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8009d76:	4b07      	ldr	r3, [pc, #28]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009d78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009d7c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009d80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d88:	4a02      	ldr	r2, [pc, #8]	@ (8009d94 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8009d8a:	430b      	orrs	r3, r1
 8009d8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8009d90:	e006      	b.n	8009da0 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8009d92:	bf00      	nop
 8009d94:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d98:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009d9c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009da0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009da8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009dac:	653b      	str	r3, [r7, #80]	@ 0x50
 8009dae:	2300      	movs	r3, #0
 8009db0:	657b      	str	r3, [r7, #84]	@ 0x54
 8009db2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8009db6:	460b      	mov	r3, r1
 8009db8:	4313      	orrs	r3, r2
 8009dba:	f000 80b5 	beq.w	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009dc4:	4b9d      	ldr	r3, [pc, #628]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009dca:	f003 0304 	and.w	r3, r3, #4
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d113      	bne.n	8009dfa <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009dd2:	4b9a      	ldr	r3, [pc, #616]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009dd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009dd8:	4a98      	ldr	r2, [pc, #608]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009dda:	f043 0304 	orr.w	r3, r3, #4
 8009dde:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8009de2:	4b96      	ldr	r3, [pc, #600]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009de8:	f003 0304 	and.w	r3, r3, #4
 8009dec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009df0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8009df4:	2301      	movs	r3, #1
 8009df6:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8009dfa:	4b91      	ldr	r3, [pc, #580]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8009dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dfe:	4a90      	ldr	r2, [pc, #576]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8009e00:	f043 0301 	orr.w	r3, r3, #1
 8009e04:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009e06:	f7fb fb15 	bl	8005434 <HAL_GetTick>
 8009e0a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009e0e:	e00b      	b.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e10:	f7fb fb10 	bl	8005434 <HAL_GetTick>
 8009e14:	4602      	mov	r2, r0
 8009e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e1a:	1ad3      	subs	r3, r2, r3
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	d903      	bls.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8009e20:	2303      	movs	r3, #3
 8009e22:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009e26:	e005      	b.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8009e28:	4b85      	ldr	r3, [pc, #532]	@ (800a040 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8009e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e2c:	f003 0301 	and.w	r3, r3, #1
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d0ed      	beq.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8009e34:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d165      	bne.n	8009f08 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009e3c:	4b7f      	ldr	r3, [pc, #508]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8009e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d023      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8009e52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009e56:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8009e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d01b      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009e62:	4b76      	ldr	r3, [pc, #472]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e6c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009e70:	4b72      	ldr	r3, [pc, #456]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e76:	4a71      	ldr	r2, [pc, #452]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e7c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009e80:	4b6e      	ldr	r3, [pc, #440]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009e86:	4a6d      	ldr	r2, [pc, #436]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009e90:	4a6a      	ldr	r2, [pc, #424]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e9e:	f003 0301 	and.w	r3, r3, #1
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d019      	beq.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ea6:	f7fb fac5 	bl	8005434 <HAL_GetTick>
 8009eaa:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009eae:	e00d      	b.n	8009ecc <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009eb0:	f7fb fac0 	bl	8005434 <HAL_GetTick>
 8009eb4:	4602      	mov	r2, r0
 8009eb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009eba:	1ad2      	subs	r2, r2, r3
 8009ebc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d903      	bls.n	8009ecc <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8009ec4:	2303      	movs	r3, #3
 8009ec6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8009eca:	e006      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ecc:	4b5b      	ldr	r3, [pc, #364]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009ece:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ed2:	f003 0302 	and.w	r3, r3, #2
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d0ea      	beq.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8009eda:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d10d      	bne.n	8009efe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8009ee2:	4b56      	ldr	r3, [pc, #344]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009ee4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009ee8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009eec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009ef0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009ef4:	4a51      	ldr	r2, [pc, #324]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009ef6:	430b      	orrs	r3, r1
 8009ef8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8009efc:	e008      	b.n	8009f10 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009efe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009f02:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8009f06:	e003      	b.n	8009f10 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f08:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009f0c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009f10:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8009f14:	2b01      	cmp	r3, #1
 8009f16:	d107      	bne.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f18:	4b48      	ldr	r3, [pc, #288]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009f1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f1e:	4a47      	ldr	r2, [pc, #284]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009f20:	f023 0304 	bic.w	r3, r3, #4
 8009f24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8009f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8009f34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f36:	2300      	movs	r3, #0
 8009f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f3a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8009f3e:	460b      	mov	r3, r1
 8009f40:	4313      	orrs	r3, r2
 8009f42:	d042      	beq.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8009f44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009f48:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f4c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009f50:	d022      	beq.n	8009f98 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8009f52:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8009f56:	d81b      	bhi.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8009f58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f5c:	d011      	beq.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0x832>
 8009f5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f62:	d815      	bhi.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d019      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8009f68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009f6c:	d110      	bne.n	8009f90 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8009f6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009f72:	3308      	adds	r3, #8
 8009f74:	4618      	mov	r0, r3
 8009f76:	f001 ff9b 	bl	800beb0 <RCCEx_PLL2_Config>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009f80:	e00d      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f82:	4b2e      	ldr	r3, [pc, #184]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f86:	4a2d      	ldr	r2, [pc, #180]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f8c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8009f8e:	e006      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8009f90:	2301      	movs	r3, #1
 8009f92:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8009f96:	e002      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8009f98:	bf00      	nop
 8009f9a:	e000      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8009f9c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8009f9e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d10d      	bne.n	8009fc2 <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8009fa6:	4b25      	ldr	r3, [pc, #148]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009fac:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8009fb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009fb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009fb8:	4a20      	ldr	r2, [pc, #128]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8009fba:	430b      	orrs	r3, r1
 8009fbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009fc0:	e003      	b.n	8009fca <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fc2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8009fc6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009fca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009fd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8009fd8:	2300      	movs	r3, #0
 8009fda:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fdc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	d032      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8009fe6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009fea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009fee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ff2:	d00b      	beq.n	800a00c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8009ff4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ff8:	d804      	bhi.n	800a004 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d008      	beq.n	800a010 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8009ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a002:	d007      	beq.n	800a014 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800a00a:	e004      	b.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800a00c:	bf00      	nop
 800a00e:	e002      	b.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800a010:	bf00      	nop
 800a012:	e000      	b.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800a014:	bf00      	nop
    }
    if (ret == HAL_OK)
 800a016:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d112      	bne.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800a01e:	4b07      	ldr	r3, [pc, #28]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800a020:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a024:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a028:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a02c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a030:	4a02      	ldr	r2, [pc, #8]	@ (800a03c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800a032:	430b      	orrs	r3, r1
 800a034:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800a038:	e008      	b.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 800a03a:	bf00      	nop
 800a03c:	46020c00 	.word	0x46020c00
 800a040:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a044:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a048:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 800a04c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a054:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a058:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a05a:	2300      	movs	r3, #0
 800a05c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a05e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a062:	460b      	mov	r3, r1
 800a064:	4313      	orrs	r3, r2
 800a066:	d00c      	beq.n	800a082 <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 800a068:	4b98      	ldr	r3, [pc, #608]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a06a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a06e:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 800a072:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a07a:	4a94      	ldr	r2, [pc, #592]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a07c:	430b      	orrs	r3, r1
 800a07e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800a082:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a08a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a08e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a090:	2300      	movs	r3, #0
 800a092:	637b      	str	r3, [r7, #52]	@ 0x34
 800a094:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a098:	460b      	mov	r3, r1
 800a09a:	4313      	orrs	r3, r2
 800a09c:	d019      	beq.n	800a0d2 <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 800a09e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a0a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a0a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a0aa:	d105      	bne.n	800a0b8 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a0ac:	4b87      	ldr	r3, [pc, #540]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a0ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0b0:	4a86      	ldr	r2, [pc, #536]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a0b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0b6:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 800a0b8:	4b84      	ldr	r3, [pc, #528]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a0ba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a0be:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a0c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a0c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a0ca:	4a80      	ldr	r2, [pc, #512]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a0cc:	430b      	orrs	r3, r1
 800a0ce:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800a0d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0da:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a0de:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a0e4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a0e8:	460b      	mov	r3, r1
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	d00c      	beq.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 800a0ee:	4b77      	ldr	r3, [pc, #476]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a0f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a0f4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a0f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a0fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a100:	4972      	ldr	r1, [pc, #456]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a102:	4313      	orrs	r3, r2
 800a104:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800a108:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a114:	623b      	str	r3, [r7, #32]
 800a116:	2300      	movs	r3, #0
 800a118:	627b      	str	r3, [r7, #36]	@ 0x24
 800a11a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a11e:	460b      	mov	r3, r1
 800a120:	4313      	orrs	r3, r2
 800a122:	d00c      	beq.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800a124:	4b69      	ldr	r3, [pc, #420]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a12a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a12e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a132:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a136:	4965      	ldr	r1, [pc, #404]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a138:	4313      	orrs	r3, r2
 800a13a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800a13e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a146:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a14a:	61bb      	str	r3, [r7, #24]
 800a14c:	2300      	movs	r3, #0
 800a14e:	61fb      	str	r3, [r7, #28]
 800a150:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a154:	460b      	mov	r3, r1
 800a156:	4313      	orrs	r3, r2
 800a158:	d00c      	beq.n	800a174 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800a15a:	4b5c      	ldr	r3, [pc, #368]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a15c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a160:	f023 0218 	bic.w	r2, r3, #24
 800a164:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a168:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a16c:	4957      	ldr	r1, [pc, #348]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a16e:	4313      	orrs	r3, r2
 800a170:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a174:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17c:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800a180:	613b      	str	r3, [r7, #16]
 800a182:	2300      	movs	r3, #0
 800a184:	617b      	str	r3, [r7, #20]
 800a186:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a18a:	460b      	mov	r3, r1
 800a18c:	4313      	orrs	r3, r2
 800a18e:	d032      	beq.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800a190:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a194:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a198:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a19c:	d105      	bne.n	800a1aa <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a19e:	4b4b      	ldr	r3, [pc, #300]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a1a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1a2:	4a4a      	ldr	r2, [pc, #296]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a1a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a1a8:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 800a1aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a1ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a1b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a1b6:	d108      	bne.n	800a1ca <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a1b8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a1bc:	3308      	adds	r3, #8
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f001 fe76 	bl	800beb0 <RCCEx_PLL2_Config>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 800a1ca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d10d      	bne.n	800a1ee <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800a1d2:	4b3e      	ldr	r3, [pc, #248]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a1d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a1d8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a1dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a1e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800a1e4:	4939      	ldr	r1, [pc, #228]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800a1ec:	e003      	b.n	800a1f6 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1ee:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a1f2:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800a1f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1fe:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800a202:	60bb      	str	r3, [r7, #8]
 800a204:	2300      	movs	r3, #0
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a20c:	460b      	mov	r3, r1
 800a20e:	4313      	orrs	r3, r2
 800a210:	d03a      	beq.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800a212:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a21a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a21e:	d00e      	beq.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0xaee>
 800a220:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a224:	d815      	bhi.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800a226:	2b00      	cmp	r3, #0
 800a228:	d017      	beq.n	800a25a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800a22a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a22e:	d110      	bne.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a230:	4b26      	ldr	r3, [pc, #152]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a234:	4a25      	ldr	r2, [pc, #148]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a23a:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800a23c:	e00e      	b.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800a23e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a242:	3308      	adds	r3, #8
 800a244:	4618      	mov	r0, r3
 800a246:	f001 fe33 	bl	800beb0 <RCCEx_PLL2_Config>
 800a24a:	4603      	mov	r3, r0
 800a24c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800a250:	e004      	b.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 800a252:	2301      	movs	r3, #1
 800a254:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800a258:	e000      	b.n	800a25c <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 800a25a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800a25c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a260:	2b00      	cmp	r3, #0
 800a262:	d10d      	bne.n	800a280 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800a264:	4b19      	ldr	r3, [pc, #100]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a26a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a26e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a272:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a276:	4915      	ldr	r1, [pc, #84]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a278:	4313      	orrs	r3, r2
 800a27a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800a27e:	e003      	b.n	800a288 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a280:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a284:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 800a288:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a290:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a294:	603b      	str	r3, [r7, #0]
 800a296:	2300      	movs	r3, #0
 800a298:	607b      	str	r3, [r7, #4]
 800a29a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a29e:	460b      	mov	r3, r1
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	d00c      	beq.n	800a2be <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800a2a4:	4b09      	ldr	r3, [pc, #36]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a2a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a2aa:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800a2ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a2b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a2b6:	4905      	ldr	r1, [pc, #20]	@ (800a2cc <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800a2be:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	37e8      	adds	r7, #232	@ 0xe8
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a2cc:	46020c00 	.word	0x46020c00

0800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b089      	sub	sp, #36	@ 0x24
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800a2d8:	4ba6      	ldr	r3, [pc, #664]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a2da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2e0:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800a2e2:	4ba4      	ldr	r3, [pc, #656]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a2e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2e6:	f003 0303 	and.w	r3, r3, #3
 800a2ea:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800a2ec:	4ba1      	ldr	r3, [pc, #644]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a2ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2f0:	0a1b      	lsrs	r3, r3, #8
 800a2f2:	f003 030f 	and.w	r3, r3, #15
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800a2fa:	4b9e      	ldr	r3, [pc, #632]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a2fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2fe:	091b      	lsrs	r3, r3, #4
 800a300:	f003 0301 	and.w	r3, r3, #1
 800a304:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800a306:	4b9b      	ldr	r3, [pc, #620]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a30a:	08db      	lsrs	r3, r3, #3
 800a30c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	fb02 f303 	mul.w	r3, r2, r3
 800a316:	ee07 3a90 	vmov	s15, r3
 800a31a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a31e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	2b03      	cmp	r3, #3
 800a326:	d062      	beq.n	800a3ee <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 800a328:	697b      	ldr	r3, [r7, #20]
 800a32a:	2b03      	cmp	r3, #3
 800a32c:	f200 8081 	bhi.w	800a432 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d024      	beq.n	800a380 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d17a      	bne.n	800a432 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	ee07 3a90 	vmov	s15, r3
 800a342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a346:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800a578 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800a34a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a34e:	4b89      	ldr	r3, [pc, #548]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a356:	ee07 3a90 	vmov	s15, r3
 800a35a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a35e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a362:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800a57c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a366:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a36a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a36e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a372:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a37a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a37e:	e08f      	b.n	800a4a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a380:	4b7c      	ldr	r3, [pc, #496]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d005      	beq.n	800a398 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 800a38c:	4b79      	ldr	r3, [pc, #484]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a38e:	689b      	ldr	r3, [r3, #8]
 800a390:	0f1b      	lsrs	r3, r3, #28
 800a392:	f003 030f 	and.w	r3, r3, #15
 800a396:	e006      	b.n	800a3a6 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 800a398:	4b76      	ldr	r3, [pc, #472]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a39a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a39e:	041b      	lsls	r3, r3, #16
 800a3a0:	0f1b      	lsrs	r3, r3, #28
 800a3a2:	f003 030f 	and.w	r3, r3, #15
 800a3a6:	4a76      	ldr	r2, [pc, #472]	@ (800a580 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800a3a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3ac:	ee07 3a90 	vmov	s15, r3
 800a3b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3b4:	693b      	ldr	r3, [r7, #16]
 800a3b6:	ee07 3a90 	vmov	s15, r3
 800a3ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a3c2:	69bb      	ldr	r3, [r7, #24]
 800a3c4:	ee07 3a90 	vmov	s15, r3
 800a3c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3cc:	ed97 6a02 	vldr	s12, [r7, #8]
 800a3d0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800a57c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a3d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a3d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a3dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a3e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a3e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a3e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a3ec:	e058      	b.n	800a4a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	ee07 3a90 	vmov	s15, r3
 800a3f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3f8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a578 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 800a3fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a400:	4b5c      	ldr	r3, [pc, #368]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a408:	ee07 3a90 	vmov	s15, r3
 800a40c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a410:	ed97 6a02 	vldr	s12, [r7, #8]
 800a414:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800a57c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a418:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a41c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800a420:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a424:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800a428:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a42c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a430:	e036      	b.n	800a4a0 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a432:	4b50      	ldr	r3, [pc, #320]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a434:	689b      	ldr	r3, [r3, #8]
 800a436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d005      	beq.n	800a44a <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800a43e:	4b4d      	ldr	r3, [pc, #308]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a440:	689b      	ldr	r3, [r3, #8]
 800a442:	0f1b      	lsrs	r3, r3, #28
 800a444:	f003 030f 	and.w	r3, r3, #15
 800a448:	e006      	b.n	800a458 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 800a44a:	4b4a      	ldr	r3, [pc, #296]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a44c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a450:	041b      	lsls	r3, r3, #16
 800a452:	0f1b      	lsrs	r3, r3, #28
 800a454:	f003 030f 	and.w	r3, r3, #15
 800a458:	4a49      	ldr	r2, [pc, #292]	@ (800a580 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 800a45a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a45e:	ee07 3a90 	vmov	s15, r3
 800a462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	ee07 3a90 	vmov	s15, r3
 800a46c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a474:	69bb      	ldr	r3, [r7, #24]
 800a476:	ee07 3a90 	vmov	s15, r3
 800a47a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a47e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a482:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800a57c <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800a486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a48a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a48e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a492:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800a496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a49a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a49e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800a4a0:	4b34      	ldr	r3, [pc, #208]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a4a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d017      	beq.n	800a4dc <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a4ac:	4b31      	ldr	r3, [pc, #196]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a4ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4b0:	0a5b      	lsrs	r3, r3, #9
 800a4b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4b6:	ee07 3a90 	vmov	s15, r3
 800a4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800a4be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a4c2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a4c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800a4ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a4ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a4d2:	ee17 2a90 	vmov	r2, s15
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	601a      	str	r2, [r3, #0]
 800a4da:	e002      	b.n	800a4e2 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800a4e2:	4b24      	ldr	r3, [pc, #144]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a4e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d017      	beq.n	800a51e <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a4ee:	4b21      	ldr	r3, [pc, #132]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a4f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f2:	0c1b      	lsrs	r3, r3, #16
 800a4f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4f8:	ee07 3a90 	vmov	s15, r3
 800a4fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800a500:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a504:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a508:	edd7 6a07 	vldr	s13, [r7, #28]
 800a50c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a514:	ee17 2a90 	vmov	r2, s15
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	605a      	str	r2, [r3, #4]
 800a51c:	e002      	b.n	800a524 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800a524:	4b13      	ldr	r3, [pc, #76]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d017      	beq.n	800a560 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a530:	4b10      	ldr	r3, [pc, #64]	@ (800a574 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800a532:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a534:	0e1b      	lsrs	r3, r3, #24
 800a536:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a53a:	ee07 3a90 	vmov	s15, r3
 800a53e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800a542:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a546:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800a54a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a54e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a552:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a556:	ee17 2a90 	vmov	r2, s15
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a55e:	e002      	b.n	800a566 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2200      	movs	r2, #0
 800a564:	609a      	str	r2, [r3, #8]
}
 800a566:	bf00      	nop
 800a568:	3724      	adds	r7, #36	@ 0x24
 800a56a:	46bd      	mov	sp, r7
 800a56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	46020c00 	.word	0x46020c00
 800a578:	4b742400 	.word	0x4b742400
 800a57c:	46000000 	.word	0x46000000
 800a580:	0800e844 	.word	0x0800e844

0800a584 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a584:	b480      	push	{r7}
 800a586:	b089      	sub	sp, #36	@ 0x24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 800a58c:	4ba6      	ldr	r3, [pc, #664]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a58e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a594:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800a596:	4ba4      	ldr	r3, [pc, #656]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a59a:	f003 0303 	and.w	r3, r3, #3
 800a59e:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800a5a0:	4ba1      	ldr	r3, [pc, #644]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a5a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a4:	0a1b      	lsrs	r3, r3, #8
 800a5a6:	f003 030f 	and.w	r3, r3, #15
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800a5ae:	4b9e      	ldr	r3, [pc, #632]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a5b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b2:	091b      	lsrs	r3, r3, #4
 800a5b4:	f003 0301 	and.w	r3, r3, #1
 800a5b8:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800a5ba:	4b9b      	ldr	r3, [pc, #620]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a5bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5be:	08db      	lsrs	r3, r3, #3
 800a5c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	fb02 f303 	mul.w	r3, r2, r3
 800a5ca:	ee07 3a90 	vmov	s15, r3
 800a5ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5d2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	2b03      	cmp	r3, #3
 800a5da:	d062      	beq.n	800a6a2 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	2b03      	cmp	r3, #3
 800a5e0:	f200 8081 	bhi.w	800a6e6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	d024      	beq.n	800a634 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 800a5ea:	697b      	ldr	r3, [r7, #20]
 800a5ec:	2b02      	cmp	r3, #2
 800a5ee:	d17a      	bne.n	800a6e6 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	ee07 3a90 	vmov	s15, r3
 800a5f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5fa:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800a82c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800a5fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a602:	4b89      	ldr	r3, [pc, #548]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a60a:	ee07 3a90 	vmov	s15, r3
 800a60e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800a612:	ed97 6a02 	vldr	s12, [r7, #8]
 800a616:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800a830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800a61a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a61e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800a622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a626:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a62a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a62e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a632:	e08f      	b.n	800a754 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800a634:	4b7c      	ldr	r3, [pc, #496]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d005      	beq.n	800a64c <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800a640:	4b79      	ldr	r3, [pc, #484]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a642:	689b      	ldr	r3, [r3, #8]
 800a644:	0f1b      	lsrs	r3, r3, #28
 800a646:	f003 030f 	and.w	r3, r3, #15
 800a64a:	e006      	b.n	800a65a <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 800a64c:	4b76      	ldr	r3, [pc, #472]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a64e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a652:	041b      	lsls	r3, r3, #16
 800a654:	0f1b      	lsrs	r3, r3, #28
 800a656:	f003 030f 	and.w	r3, r3, #15
 800a65a:	4a76      	ldr	r2, [pc, #472]	@ (800a834 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800a65c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a660:	ee07 3a90 	vmov	s15, r3
 800a664:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	ee07 3a90 	vmov	s15, r3
 800a66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	ee07 3a90 	vmov	s15, r3
 800a67c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a680:	ed97 6a02 	vldr	s12, [r7, #8]
 800a684:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800a830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800a688:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a68c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a690:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a694:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800a698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a69c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a6a0:	e058      	b.n	800a754 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	ee07 3a90 	vmov	s15, r3
 800a6a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6ac:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a82c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800a6b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6b4:	4b5c      	ldr	r3, [pc, #368]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a6b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6bc:	ee07 3a90 	vmov	s15, r3
 800a6c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800a6c4:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6c8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800a830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800a6cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a6d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800a6d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800a6dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6e0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a6e4:	e036      	b.n	800a754 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800a6e6:	4b50      	ldr	r3, [pc, #320]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d005      	beq.n	800a6fe <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800a6f2:	4b4d      	ldr	r3, [pc, #308]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a6f4:	689b      	ldr	r3, [r3, #8]
 800a6f6:	0f1b      	lsrs	r3, r3, #28
 800a6f8:	f003 030f 	and.w	r3, r3, #15
 800a6fc:	e006      	b.n	800a70c <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800a6fe:	4b4a      	ldr	r3, [pc, #296]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a700:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a704:	041b      	lsls	r3, r3, #16
 800a706:	0f1b      	lsrs	r3, r3, #28
 800a708:	f003 030f 	and.w	r3, r3, #15
 800a70c:	4a49      	ldr	r2, [pc, #292]	@ (800a834 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800a70e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a712:	ee07 3a90 	vmov	s15, r3
 800a716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a71a:	693b      	ldr	r3, [r7, #16]
 800a71c:	ee07 3a90 	vmov	s15, r3
 800a720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a724:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	ee07 3a90 	vmov	s15, r3
 800a72e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a732:	ed97 6a02 	vldr	s12, [r7, #8]
 800a736:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800a830 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 800a73a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a73e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a746:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800a74a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a74e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a752:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800a754:	4b34      	ldr	r3, [pc, #208]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a758:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d017      	beq.n	800a790 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a760:	4b31      	ldr	r3, [pc, #196]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a764:	0a5b      	lsrs	r3, r3, #9
 800a766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a76a:	ee07 3a90 	vmov	s15, r3
 800a76e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800a772:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a776:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a77a:	edd7 6a07 	vldr	s13, [r7, #28]
 800a77e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a786:	ee17 2a90 	vmov	r2, s15
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	601a      	str	r2, [r3, #0]
 800a78e:	e002      	b.n	800a796 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2200      	movs	r2, #0
 800a794:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800a796:	4b24      	ldr	r3, [pc, #144]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d017      	beq.n	800a7d2 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a7a2:	4b21      	ldr	r3, [pc, #132]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a7a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7a6:	0c1b      	lsrs	r3, r3, #16
 800a7a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7ac:	ee07 3a90 	vmov	s15, r3
 800a7b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800a7b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a7b8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a7bc:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a7c8:	ee17 2a90 	vmov	r2, s15
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	605a      	str	r2, [r3, #4]
 800a7d0:	e002      	b.n	800a7d8 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800a7d8:	4b13      	ldr	r3, [pc, #76]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a7da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d017      	beq.n	800a814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a7e4:	4b10      	ldr	r3, [pc, #64]	@ (800a828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800a7e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7e8:	0e1b      	lsrs	r3, r3, #24
 800a7ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7ee:	ee07 3a90 	vmov	s15, r3
 800a7f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800a7f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a7fa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800a7fe:	edd7 6a07 	vldr	s13, [r7, #28]
 800a802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a80a:	ee17 2a90 	vmov	r2, s15
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a812:	e002      	b.n	800a81a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	609a      	str	r2, [r3, #8]
}
 800a81a:	bf00      	nop
 800a81c:	3724      	adds	r7, #36	@ 0x24
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	46020c00 	.word	0x46020c00
 800a82c:	4b742400 	.word	0x4b742400
 800a830:	46000000 	.word	0x46000000
 800a834:	0800e844 	.word	0x0800e844

0800a838 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a838:	b480      	push	{r7}
 800a83a:	b089      	sub	sp, #36	@ 0x24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800a840:	4ba6      	ldr	r3, [pc, #664]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a848:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800a84a:	4ba4      	ldr	r3, [pc, #656]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a84c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a84e:	f003 0303 	and.w	r3, r3, #3
 800a852:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800a854:	4ba1      	ldr	r3, [pc, #644]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a856:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a858:	0a1b      	lsrs	r3, r3, #8
 800a85a:	f003 030f 	and.w	r3, r3, #15
 800a85e:	3301      	adds	r3, #1
 800a860:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800a862:	4b9e      	ldr	r3, [pc, #632]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a866:	091b      	lsrs	r3, r3, #4
 800a868:	f003 0301 	and.w	r3, r3, #1
 800a86c:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800a86e:	4b9b      	ldr	r3, [pc, #620]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a872:	08db      	lsrs	r3, r3, #3
 800a874:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	fb02 f303 	mul.w	r3, r2, r3
 800a87e:	ee07 3a90 	vmov	s15, r3
 800a882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a886:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 800a88a:	697b      	ldr	r3, [r7, #20]
 800a88c:	2b03      	cmp	r3, #3
 800a88e:	d062      	beq.n	800a956 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800a890:	697b      	ldr	r3, [r7, #20]
 800a892:	2b03      	cmp	r3, #3
 800a894:	f200 8081 	bhi.w	800a99a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	2b01      	cmp	r3, #1
 800a89c:	d024      	beq.n	800a8e8 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800a89e:	697b      	ldr	r3, [r7, #20]
 800a8a0:	2b02      	cmp	r3, #2
 800a8a2:	d17a      	bne.n	800a99a <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	ee07 3a90 	vmov	s15, r3
 800a8aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8ae:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800aae0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800a8b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a8b6:	4b89      	ldr	r3, [pc, #548]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a8b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8be:	ee07 3a90 	vmov	s15, r3
 800a8c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800a8c6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a8ca:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800aae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800a8ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800a8d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800a8d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a8da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800a8de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a8e2:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800a8e6:	e08f      	b.n	800aa08 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800a8e8:	4b7c      	ldr	r3, [pc, #496]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a8ea:	689b      	ldr	r3, [r3, #8]
 800a8ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d005      	beq.n	800a900 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800a8f4:	4b79      	ldr	r3, [pc, #484]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	0f1b      	lsrs	r3, r3, #28
 800a8fa:	f003 030f 	and.w	r3, r3, #15
 800a8fe:	e006      	b.n	800a90e <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800a900:	4b76      	ldr	r3, [pc, #472]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a902:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a906:	041b      	lsls	r3, r3, #16
 800a908:	0f1b      	lsrs	r3, r3, #28
 800a90a:	f003 030f 	and.w	r3, r3, #15
 800a90e:	4a76      	ldr	r2, [pc, #472]	@ (800aae8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800a910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a914:	ee07 3a90 	vmov	s15, r3
 800a918:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	ee07 3a90 	vmov	s15, r3
 800a922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a92a:	69bb      	ldr	r3, [r7, #24]
 800a92c:	ee07 3a90 	vmov	s15, r3
 800a930:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a934:	ed97 6a02 	vldr	s12, [r7, #8]
 800a938:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800aae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800a93c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a940:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a944:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a948:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800a94c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a950:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a954:	e058      	b.n	800aa08 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	ee07 3a90 	vmov	s15, r3
 800a95c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a960:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800aae0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800a964:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a968:	4b5c      	ldr	r3, [pc, #368]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a96a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a96c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a970:	ee07 3a90 	vmov	s15, r3
 800a974:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800a978:	ed97 6a02 	vldr	s12, [r7, #8]
 800a97c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800aae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800a980:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800a984:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800a988:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a98c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800a990:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a994:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800a998:	e036      	b.n	800aa08 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800a99a:	4b50      	ldr	r3, [pc, #320]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a99c:	689b      	ldr	r3, [r3, #8]
 800a99e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d005      	beq.n	800a9b2 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800a9a6:	4b4d      	ldr	r3, [pc, #308]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	0f1b      	lsrs	r3, r3, #28
 800a9ac:	f003 030f 	and.w	r3, r3, #15
 800a9b0:	e006      	b.n	800a9c0 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800a9b2:	4b4a      	ldr	r3, [pc, #296]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800a9b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a9b8:	041b      	lsls	r3, r3, #16
 800a9ba:	0f1b      	lsrs	r3, r3, #28
 800a9bc:	f003 030f 	and.w	r3, r3, #15
 800a9c0:	4a49      	ldr	r2, [pc, #292]	@ (800aae8 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800a9c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9c6:	ee07 3a90 	vmov	s15, r3
 800a9ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	ee07 3a90 	vmov	s15, r3
 800a9d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a9dc:	69bb      	ldr	r3, [r7, #24]
 800a9de:	ee07 3a90 	vmov	s15, r3
 800a9e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9e6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a9ea:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800aae4 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800a9ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a9f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a9fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800a9fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800aa06:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800aa08:	4b34      	ldr	r3, [pc, #208]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aa0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d017      	beq.n	800aa44 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aa14:	4b31      	ldr	r3, [pc, #196]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aa16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa18:	0a5b      	lsrs	r3, r3, #9
 800aa1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa1e:	ee07 3a90 	vmov	s15, r3
 800aa22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800aa26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa2a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aa2e:	edd7 6a07 	vldr	s13, [r7, #28]
 800aa32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa3a:	ee17 2a90 	vmov	r2, s15
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	601a      	str	r2, [r3, #0]
 800aa42:	e002      	b.n	800aa4a <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2200      	movs	r2, #0
 800aa48:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800aa4a:	4b24      	ldr	r3, [pc, #144]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aa4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d017      	beq.n	800aa86 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aa56:	4b21      	ldr	r3, [pc, #132]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aa58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa5a:	0c1b      	lsrs	r3, r3, #16
 800aa5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa60:	ee07 3a90 	vmov	s15, r3
 800aa64:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 800aa68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aa6c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aa70:	edd7 6a07 	vldr	s13, [r7, #28]
 800aa74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aa7c:	ee17 2a90 	vmov	r2, s15
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	605a      	str	r2, [r3, #4]
 800aa84:	e002      	b.n	800aa8c <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 800aa8c:	4b13      	ldr	r3, [pc, #76]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aa8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d017      	beq.n	800aac8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aa98:	4b10      	ldr	r3, [pc, #64]	@ (800aadc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800aa9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa9c:	0e1b      	lsrs	r3, r3, #24
 800aa9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aaa2:	ee07 3a90 	vmov	s15, r3
 800aaa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 800aaaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800aaae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800aab2:	edd7 6a07 	vldr	s13, [r7, #28]
 800aab6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aaba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800aabe:	ee17 2a90 	vmov	r2, s15
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800aac6:	e002      	b.n	800aace <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2200      	movs	r2, #0
 800aacc:	609a      	str	r2, [r3, #8]
}
 800aace:	bf00      	nop
 800aad0:	3724      	adds	r7, #36	@ 0x24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad8:	4770      	bx	lr
 800aada:	bf00      	nop
 800aadc:	46020c00 	.word	0x46020c00
 800aae0:	4b742400 	.word	0x4b742400
 800aae4:	46000000 	.word	0x46000000
 800aae8:	0800e844 	.word	0x0800e844

0800aaec <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b08e      	sub	sp, #56	@ 0x38
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800aaf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aafa:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800aafe:	430b      	orrs	r3, r1
 800ab00:	d145      	bne.n	800ab8e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800ab02:	4ba7      	ldr	r3, [pc, #668]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ab04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab0c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800ab0e:	4ba4      	ldr	r3, [pc, #656]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ab10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab14:	f003 0302 	and.w	r3, r3, #2
 800ab18:	2b02      	cmp	r3, #2
 800ab1a:	d108      	bne.n	800ab2e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 800ab1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab22:	d104      	bne.n	800ab2e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800ab24:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab28:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab2a:	f001 b9b3 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800ab2e:	4b9c      	ldr	r3, [pc, #624]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ab30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ab38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ab3c:	d114      	bne.n	800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800ab3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab44:	d110      	bne.n	800ab68 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ab46:	4b96      	ldr	r3, [pc, #600]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ab48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab50:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab54:	d103      	bne.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800ab56:	23fa      	movs	r3, #250	@ 0xfa
 800ab58:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ab5a:	f001 b99b 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800ab5e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ab62:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800ab64:	f001 b996 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 800ab68:	4b8d      	ldr	r3, [pc, #564]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab74:	d107      	bne.n	800ab86 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800ab76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab78:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab7c:	d103      	bne.n	800ab86 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 800ab7e:	4b89      	ldr	r3, [pc, #548]	@ (800ada4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800ab80:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab82:	f001 b987 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800ab86:	2300      	movs	r3, #0
 800ab88:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab8a:	f001 b983 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ab8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab92:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800ab96:	430b      	orrs	r3, r1
 800ab98:	d151      	bne.n	800ac3e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800ab9a:	4b81      	ldr	r3, [pc, #516]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ab9c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aba0:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800aba4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800aba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba8:	2b80      	cmp	r3, #128	@ 0x80
 800abaa:	d035      	beq.n	800ac18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 800abac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abae:	2b80      	cmp	r3, #128	@ 0x80
 800abb0:	d841      	bhi.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800abb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb4:	2b60      	cmp	r3, #96	@ 0x60
 800abb6:	d02a      	beq.n	800ac0e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800abb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abba:	2b60      	cmp	r3, #96	@ 0x60
 800abbc:	d83b      	bhi.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800abbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc0:	2b40      	cmp	r3, #64	@ 0x40
 800abc2:	d009      	beq.n	800abd8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800abc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc6:	2b40      	cmp	r3, #64	@ 0x40
 800abc8:	d835      	bhi.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800abca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d00c      	beq.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800abd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd2:	2b20      	cmp	r3, #32
 800abd4:	d012      	beq.n	800abfc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800abd6:	e02e      	b.n	800ac36 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800abd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800abdc:	4618      	mov	r0, r3
 800abde:	f7ff fb77 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800abe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800abe6:	f001 b955 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abea:	f107 0318 	add.w	r3, r7, #24
 800abee:	4618      	mov	r0, r3
 800abf0:	f7ff fcc8 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800abf4:	69bb      	ldr	r3, [r7, #24]
 800abf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800abf8:	f001 b94c 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800abfc:	f107 030c 	add.w	r3, r7, #12
 800ac00:	4618      	mov	r0, r3
 800ac02:	f7ff fe19 	bl	800a838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac0a:	f001 b943 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800ac0e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800ac12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac14:	f001 b93e 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ac18:	4b61      	ldr	r3, [pc, #388]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ac20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac24:	d103      	bne.n	800ac2e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800ac26:	4b60      	ldr	r3, [pc, #384]	@ (800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800ac28:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ac2a:	f001 b933 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac32:	f001 b92f 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 800ac36:	2300      	movs	r3, #0
 800ac38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac3a:	f001 b92b 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800ac3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac42:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ac46:	430b      	orrs	r3, r1
 800ac48:	d158      	bne.n	800acfc <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800ac4a:	4b55      	ldr	r3, [pc, #340]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ac4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ac50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ac54:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800ac56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac5c:	d03b      	beq.n	800acd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800ac5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ac64:	d846      	bhi.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800ac66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac6c:	d02e      	beq.n	800accc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 800ac6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ac74:	d83e      	bhi.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800ac76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac7c:	d00b      	beq.n	800ac96 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800ac7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac84:	d836      	bhi.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800ac86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d00d      	beq.n	800aca8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800ac8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac92:	d012      	beq.n	800acba <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800ac94:	e02e      	b.n	800acf4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ac96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7ff fb18 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800aca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aca4:	f001 b8f6 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aca8:	f107 0318 	add.w	r3, r7, #24
 800acac:	4618      	mov	r0, r3
 800acae:	f7ff fc69 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acb6:	f001 b8ed 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acba:	f107 030c 	add.w	r3, r7, #12
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7ff fdba 	bl	800a838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acc8:	f001 b8e4 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800accc:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800acd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acd2:	f001 b8df 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800acd6:	4b32      	ldr	r3, [pc, #200]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ace2:	d103      	bne.n	800acec <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800ace4:	4b30      	ldr	r3, [pc, #192]	@ (800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800ace6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ace8:	f001 b8d4 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800acec:	2300      	movs	r3, #0
 800acee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acf0:	f001 b8d0 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800acf4:	2300      	movs	r3, #0
 800acf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acf8:	f001 b8cc 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 800acfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad00:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ad04:	430b      	orrs	r3, r1
 800ad06:	d126      	bne.n	800ad56 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 800ad08:	4b25      	ldr	r3, [pc, #148]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ad0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ad0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad12:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800ad14:	4b22      	ldr	r3, [pc, #136]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad20:	d106      	bne.n	800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800ad22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d103      	bne.n	800ad30 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 800ad28:	4b1f      	ldr	r3, [pc, #124]	@ (800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800ad2a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad2c:	f001 b8b2 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 800ad30:	4b1b      	ldr	r3, [pc, #108]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ad38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad3c:	d107      	bne.n	800ad4e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 800ad3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ad44:	d103      	bne.n	800ad4e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 800ad46:	4b19      	ldr	r3, [pc, #100]	@ (800adac <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800ad48:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad4a:	f001 b8a3 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad52:	f001 b89f 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 800ad56:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad5a:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 800ad5e:	430b      	orrs	r3, r1
 800ad60:	d16e      	bne.n	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800ad62:	4b0f      	ldr	r3, [pc, #60]	@ (800ada0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800ad64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ad68:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800ad6c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800ad6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad70:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ad74:	d03d      	beq.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ad76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad78:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ad7c:	d85c      	bhi.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800ad7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad84:	d014      	beq.n	800adb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800ad86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad8c:	d854      	bhi.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800ad8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d01f      	beq.n	800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 800ad94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ad9a:	d012      	beq.n	800adc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800ad9c:	e04c      	b.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800ad9e:	bf00      	nop
 800ada0:	46020c00 	.word	0x46020c00
 800ada4:	0007a120 	.word	0x0007a120
 800ada8:	00f42400 	.word	0x00f42400
 800adac:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800adb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7ff fa8b 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800adba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adbc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800adbe:	f001 b869 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800adc2:	f107 0318 	add.w	r3, r7, #24
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7ff fbdc 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800adcc:	69fb      	ldr	r3, [r7, #28]
 800adce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800add0:	f001 b860 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800add4:	4ba7      	ldr	r3, [pc, #668]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800addc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ade0:	d103      	bne.n	800adea <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800ade2:	4ba5      	ldr	r3, [pc, #660]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800ade4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ade6:	f001 b855 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800adea:	2300      	movs	r3, #0
 800adec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800adee:	f001 b851 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800adf2:	4ba0      	ldr	r3, [pc, #640]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f003 0320 	and.w	r3, r3, #32
 800adfa:	2b20      	cmp	r3, #32
 800adfc:	d118      	bne.n	800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800adfe:	4b9d      	ldr	r3, [pc, #628]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800ae00:	689b      	ldr	r3, [r3, #8]
 800ae02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d005      	beq.n	800ae16 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ae0a:	4b9a      	ldr	r3, [pc, #616]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800ae0c:	689b      	ldr	r3, [r3, #8]
 800ae0e:	0e1b      	lsrs	r3, r3, #24
 800ae10:	f003 030f 	and.w	r3, r3, #15
 800ae14:	e006      	b.n	800ae24 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800ae16:	4b97      	ldr	r3, [pc, #604]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800ae18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800ae1c:	041b      	lsls	r3, r3, #16
 800ae1e:	0e1b      	lsrs	r3, r3, #24
 800ae20:	f003 030f 	and.w	r3, r3, #15
 800ae24:	4a95      	ldr	r2, [pc, #596]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800ae26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae2a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800ae2c:	f001 b832 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800ae30:	2300      	movs	r3, #0
 800ae32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ae34:	f001 b82e 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ae3c:	f001 b82a 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800ae40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae44:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 800ae48:	430b      	orrs	r3, r1
 800ae4a:	d17f      	bne.n	800af4c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ae4c:	4b89      	ldr	r3, [pc, #548]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800ae4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ae52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ae56:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 800ae58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d165      	bne.n	800af2a <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 800ae5e:	4b85      	ldr	r3, [pc, #532]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800ae60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ae64:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800ae68:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 800ae6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae6c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ae70:	d034      	beq.n	800aedc <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 800ae72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae74:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ae78:	d853      	bhi.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800ae7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae80:	d00b      	beq.n	800ae9a <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 800ae82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae88:	d84b      	bhi.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800ae8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d016      	beq.n	800aebe <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 800ae90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ae96:	d009      	beq.n	800aeac <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800ae98:	e043      	b.n	800af22 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7ff fa16 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800aea8:	f000 bff4 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aeac:	f107 0318 	add.w	r3, r7, #24
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f7ff fb67 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aeb6:	69fb      	ldr	r3, [r7, #28]
 800aeb8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800aeba:	f000 bfeb 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800aebe:	4b6d      	ldr	r3, [pc, #436]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aec6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aeca:	d103      	bne.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 800aecc:	4b6a      	ldr	r3, [pc, #424]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800aece:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800aed0:	f000 bfe0 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800aed4:	2300      	movs	r3, #0
 800aed6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800aed8:	f000 bfdc 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800aedc:	4b65      	ldr	r3, [pc, #404]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f003 0320 	and.w	r3, r3, #32
 800aee4:	2b20      	cmp	r3, #32
 800aee6:	d118      	bne.n	800af1a <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800aee8:	4b62      	ldr	r3, [pc, #392]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800aeea:	689b      	ldr	r3, [r3, #8]
 800aeec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d005      	beq.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 800aef4:	4b5f      	ldr	r3, [pc, #380]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800aef6:	689b      	ldr	r3, [r3, #8]
 800aef8:	0e1b      	lsrs	r3, r3, #24
 800aefa:	f003 030f 	and.w	r3, r3, #15
 800aefe:	e006      	b.n	800af0e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800af00:	4b5c      	ldr	r3, [pc, #368]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800af02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800af06:	041b      	lsls	r3, r3, #16
 800af08:	0e1b      	lsrs	r3, r3, #24
 800af0a:	f003 030f 	and.w	r3, r3, #15
 800af0e:	4a5b      	ldr	r2, [pc, #364]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800af10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af14:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800af16:	f000 bfbd 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800af1a:	2300      	movs	r3, #0
 800af1c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800af1e:	f000 bfb9 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 800af22:	2300      	movs	r3, #0
 800af24:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800af26:	f000 bfb5 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 800af2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800af30:	d108      	bne.n	800af44 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800af32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af36:	4618      	mov	r0, r3
 800af38:	f7ff f9ca 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 800af3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3e:	637b      	str	r3, [r7, #52]	@ 0x34
 800af40:	f000 bfa8 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 800af44:	2300      	movs	r3, #0
 800af46:	637b      	str	r3, [r7, #52]	@ 0x34
 800af48:	f000 bfa4 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 800af4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af50:	1e51      	subs	r1, r2, #1
 800af52:	430b      	orrs	r3, r1
 800af54:	d136      	bne.n	800afc4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800af56:	4b47      	ldr	r3, [pc, #284]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800af58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800af5c:	f003 0303 	and.w	r3, r3, #3
 800af60:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800af62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af64:	2b00      	cmp	r3, #0
 800af66:	d104      	bne.n	800af72 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 800af68:	f7fe fb44 	bl	80095f4 <HAL_RCC_GetPCLK2Freq>
 800af6c:	6378      	str	r0, [r7, #52]	@ 0x34
 800af6e:	f000 bf91 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800af72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af74:	2b01      	cmp	r3, #1
 800af76:	d104      	bne.n	800af82 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800af78:	f7fe fa0c 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800af7c:	6378      	str	r0, [r7, #52]	@ 0x34
 800af7e:	f000 bf89 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800af82:	4b3c      	ldr	r3, [pc, #240]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800af8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af8e:	d106      	bne.n	800af9e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 800af90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af92:	2b02      	cmp	r3, #2
 800af94:	d103      	bne.n	800af9e <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 800af96:	4b3a      	ldr	r3, [pc, #232]	@ (800b080 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800af98:	637b      	str	r3, [r7, #52]	@ 0x34
 800af9a:	f000 bf7b 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800af9e:	4b35      	ldr	r3, [pc, #212]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800afa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800afa4:	f003 0302 	and.w	r3, r3, #2
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	d107      	bne.n	800afbc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800afac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afae:	2b03      	cmp	r3, #3
 800afb0:	d104      	bne.n	800afbc <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 800afb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800afb8:	f000 bf6c 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 800afbc:	2300      	movs	r3, #0
 800afbe:	637b      	str	r3, [r7, #52]	@ 0x34
 800afc0:	f000 bf68 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800afc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afc8:	1e91      	subs	r1, r2, #2
 800afca:	430b      	orrs	r3, r1
 800afcc:	d136      	bne.n	800b03c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800afce:	4b29      	ldr	r3, [pc, #164]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800afd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800afd4:	f003 030c 	and.w	r3, r3, #12
 800afd8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800afda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d104      	bne.n	800afea <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800afe0:	f7fe faf4 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800afe4:	6378      	str	r0, [r7, #52]	@ 0x34
 800afe6:	f000 bf55 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 800afea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afec:	2b04      	cmp	r3, #4
 800afee:	d104      	bne.n	800affa <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800aff0:	f7fe f9d0 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800aff4:	6378      	str	r0, [r7, #52]	@ 0x34
 800aff6:	f000 bf4d 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800affa:	4b1e      	ldr	r3, [pc, #120]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b006:	d106      	bne.n	800b016 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800b008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b00a:	2b08      	cmp	r3, #8
 800b00c:	d103      	bne.n	800b016 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 800b00e:	4b1c      	ldr	r3, [pc, #112]	@ (800b080 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800b010:	637b      	str	r3, [r7, #52]	@ 0x34
 800b012:	f000 bf3f 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800b016:	4b17      	ldr	r3, [pc, #92]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b018:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b01c:	f003 0302 	and.w	r3, r3, #2
 800b020:	2b02      	cmp	r3, #2
 800b022:	d107      	bne.n	800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800b024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b026:	2b0c      	cmp	r3, #12
 800b028:	d104      	bne.n	800b034 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 800b02a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b02e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b030:	f000 bf30 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800b034:	2300      	movs	r3, #0
 800b036:	637b      	str	r3, [r7, #52]	@ 0x34
 800b038:	f000 bf2c 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 800b03c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b040:	1f11      	subs	r1, r2, #4
 800b042:	430b      	orrs	r3, r1
 800b044:	d13f      	bne.n	800b0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800b046:	4b0b      	ldr	r3, [pc, #44]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800b048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b04c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b050:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800b052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b054:	2b00      	cmp	r3, #0
 800b056:	d104      	bne.n	800b062 <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b058:	f7fe fab8 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b05c:	6378      	str	r0, [r7, #52]	@ 0x34
 800b05e:	f000 bf19 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 800b062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b064:	2b10      	cmp	r3, #16
 800b066:	d10d      	bne.n	800b084 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b068:	f7fe f994 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b06c:	6378      	str	r0, [r7, #52]	@ 0x34
 800b06e:	f000 bf11 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800b072:	bf00      	nop
 800b074:	46020c00 	.word	0x46020c00
 800b078:	02dc6c00 	.word	0x02dc6c00
 800b07c:	0800e844 	.word	0x0800e844
 800b080:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800b084:	4ba6      	ldr	r3, [pc, #664]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b08c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b090:	d106      	bne.n	800b0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 800b092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b094:	2b20      	cmp	r3, #32
 800b096:	d103      	bne.n	800b0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 800b098:	4ba2      	ldr	r3, [pc, #648]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800b09a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b09c:	f000 befa 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800b0a0:	4b9f      	ldr	r3, [pc, #636]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b0a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b0a6:	f003 0302 	and.w	r3, r3, #2
 800b0aa:	2b02      	cmp	r3, #2
 800b0ac:	d107      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800b0ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0b0:	2b30      	cmp	r3, #48	@ 0x30
 800b0b2:	d104      	bne.n	800b0be <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 800b0b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b0b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0ba:	f000 beeb 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b0c2:	f000 bee7 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800b0c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0ca:	f1a2 0108 	sub.w	r1, r2, #8
 800b0ce:	430b      	orrs	r3, r1
 800b0d0:	d136      	bne.n	800b140 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800b0d2:	4b93      	ldr	r3, [pc, #588]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b0d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b0d8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b0dc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800b0de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d104      	bne.n	800b0ee <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b0e4:	f7fe fa72 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b0e8:	6378      	str	r0, [r7, #52]	@ 0x34
 800b0ea:	f000 bed3 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 800b0ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0f0:	2b40      	cmp	r3, #64	@ 0x40
 800b0f2:	d104      	bne.n	800b0fe <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b0f4:	f7fe f94e 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b0f8:	6378      	str	r0, [r7, #52]	@ 0x34
 800b0fa:	f000 becb 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800b0fe:	4b88      	ldr	r3, [pc, #544]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b10a:	d106      	bne.n	800b11a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 800b10c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b10e:	2b80      	cmp	r3, #128	@ 0x80
 800b110:	d103      	bne.n	800b11a <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 800b112:	4b84      	ldr	r3, [pc, #528]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800b114:	637b      	str	r3, [r7, #52]	@ 0x34
 800b116:	f000 bebd 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800b11a:	4b81      	ldr	r3, [pc, #516]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b11c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b120:	f003 0302 	and.w	r3, r3, #2
 800b124:	2b02      	cmp	r3, #2
 800b126:	d107      	bne.n	800b138 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800b128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b12a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b12c:	d104      	bne.n	800b138 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 800b12e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b132:	637b      	str	r3, [r7, #52]	@ 0x34
 800b134:	f000 beae 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800b138:	2300      	movs	r3, #0
 800b13a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b13c:	f000 beaa 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 800b140:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b144:	f1a2 0110 	sub.w	r1, r2, #16
 800b148:	430b      	orrs	r3, r1
 800b14a:	d139      	bne.n	800b1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800b14c:	4b74      	ldr	r3, [pc, #464]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b14e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b152:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b156:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800b158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d104      	bne.n	800b168 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b15e:	f7fe fa35 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b162:	6378      	str	r0, [r7, #52]	@ 0x34
 800b164:	f000 be96 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800b168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b16a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b16e:	d104      	bne.n	800b17a <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b170:	f7fe f910 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b174:	6378      	str	r0, [r7, #52]	@ 0x34
 800b176:	f000 be8d 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800b17a:	4b69      	ldr	r3, [pc, #420]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b186:	d107      	bne.n	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 800b188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b18a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b18e:	d103      	bne.n	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 800b190:	4b64      	ldr	r3, [pc, #400]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800b192:	637b      	str	r3, [r7, #52]	@ 0x34
 800b194:	f000 be7e 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800b198:	4b61      	ldr	r3, [pc, #388]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b19a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b19e:	f003 0302 	and.w	r3, r3, #2
 800b1a2:	2b02      	cmp	r3, #2
 800b1a4:	d108      	bne.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800b1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b1ac:	d104      	bne.n	800b1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 800b1ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1b4:	f000 be6e 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1bc:	f000 be6a 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800b1c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b1c4:	f1a2 0120 	sub.w	r1, r2, #32
 800b1c8:	430b      	orrs	r3, r1
 800b1ca:	d158      	bne.n	800b27e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800b1cc:	4b54      	ldr	r3, [pc, #336]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b1ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b1d2:	f003 0307 	and.w	r3, r3, #7
 800b1d6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800b1d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d104      	bne.n	800b1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800b1de:	f7fe fa1d 	bl	800961c <HAL_RCC_GetPCLK3Freq>
 800b1e2:	6378      	str	r0, [r7, #52]	@ 0x34
 800b1e4:	f000 be56 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800b1e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1ea:	2b01      	cmp	r3, #1
 800b1ec:	d104      	bne.n	800b1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b1ee:	f7fe f8d1 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b1f2:	6378      	str	r0, [r7, #52]	@ 0x34
 800b1f4:	f000 be4e 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800b1f8:	4b49      	ldr	r3, [pc, #292]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b200:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b204:	d106      	bne.n	800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 800b206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b208:	2b02      	cmp	r3, #2
 800b20a:	d103      	bne.n	800b214 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 800b20c:	4b45      	ldr	r3, [pc, #276]	@ (800b324 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800b20e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b210:	f000 be40 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800b214:	4b42      	ldr	r3, [pc, #264]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b216:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b21a:	f003 0302 	and.w	r3, r3, #2
 800b21e:	2b02      	cmp	r3, #2
 800b220:	d107      	bne.n	800b232 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800b222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b224:	2b03      	cmp	r3, #3
 800b226:	d104      	bne.n	800b232 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 800b228:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b22c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b22e:	f000 be31 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800b232:	4b3b      	ldr	r3, [pc, #236]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f003 0320 	and.w	r3, r3, #32
 800b23a:	2b20      	cmp	r3, #32
 800b23c:	d11b      	bne.n	800b276 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 800b23e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b240:	2b04      	cmp	r3, #4
 800b242:	d118      	bne.n	800b276 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b244:	4b36      	ldr	r3, [pc, #216]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d005      	beq.n	800b25c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800b250:	4b33      	ldr	r3, [pc, #204]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b252:	689b      	ldr	r3, [r3, #8]
 800b254:	0e1b      	lsrs	r3, r3, #24
 800b256:	f003 030f 	and.w	r3, r3, #15
 800b25a:	e006      	b.n	800b26a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 800b25c:	4b30      	ldr	r3, [pc, #192]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b25e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b262:	041b      	lsls	r3, r3, #16
 800b264:	0e1b      	lsrs	r3, r3, #24
 800b266:	f003 030f 	and.w	r3, r3, #15
 800b26a:	4a2f      	ldr	r2, [pc, #188]	@ (800b328 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b26c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b270:	637b      	str	r3, [r7, #52]	@ 0x34
 800b272:	f000 be0f 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 800b276:	2300      	movs	r3, #0
 800b278:	637b      	str	r3, [r7, #52]	@ 0x34
 800b27a:	f000 be0b 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800b27e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b282:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b286:	430b      	orrs	r3, r1
 800b288:	d172      	bne.n	800b370 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800b28a:	4b25      	ldr	r3, [pc, #148]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b28c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b290:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b294:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800b296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b29c:	d104      	bne.n	800b2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b29e:	f7fe f879 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b2a2:	6378      	str	r0, [r7, #52]	@ 0x34
 800b2a4:	f000 bdf6 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 800b2a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b2ae:	d108      	bne.n	800b2c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b2b0:	f107 0318 	add.w	r3, r7, #24
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f7ff f965 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 800b2ba:	6a3b      	ldr	r3, [r7, #32]
 800b2bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2be:	f000 bde9 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800b2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d104      	bne.n	800b2d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 800b2c8:	f7fe f966 	bl	8009598 <HAL_RCC_GetHCLKFreq>
 800b2cc:	6378      	str	r0, [r7, #52]	@ 0x34
 800b2ce:	f000 bde1 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800b2d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b2d8:	d128      	bne.n	800b32c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b2da:	4b11      	ldr	r3, [pc, #68]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f003 0320 	and.w	r3, r3, #32
 800b2e2:	2b20      	cmp	r3, #32
 800b2e4:	d118      	bne.n	800b318 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b2e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b2e8:	689b      	ldr	r3, [r3, #8]
 800b2ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d005      	beq.n	800b2fe <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800b2f2:	4b0b      	ldr	r3, [pc, #44]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b2f4:	689b      	ldr	r3, [r3, #8]
 800b2f6:	0e1b      	lsrs	r3, r3, #24
 800b2f8:	f003 030f 	and.w	r3, r3, #15
 800b2fc:	e006      	b.n	800b30c <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800b2fe:	4b08      	ldr	r3, [pc, #32]	@ (800b320 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800b300:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b304:	041b      	lsls	r3, r3, #16
 800b306:	0e1b      	lsrs	r3, r3, #24
 800b308:	f003 030f 	and.w	r3, r3, #15
 800b30c:	4a06      	ldr	r2, [pc, #24]	@ (800b328 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800b30e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b312:	637b      	str	r3, [r7, #52]	@ 0x34
 800b314:	f000 bdbe 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800b318:	2300      	movs	r3, #0
 800b31a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b31c:	f000 bdba 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800b320:	46020c00 	.word	0x46020c00
 800b324:	00f42400 	.word	0x00f42400
 800b328:	0800e844 	.word	0x0800e844
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800b32c:	4baf      	ldr	r3, [pc, #700]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b334:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b338:	d107      	bne.n	800b34a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 800b33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b33c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b340:	d103      	bne.n	800b34a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 800b342:	4bab      	ldr	r3, [pc, #684]	@ (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800b344:	637b      	str	r3, [r7, #52]	@ 0x34
 800b346:	f000 bda5 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800b34a:	4ba8      	ldr	r3, [pc, #672]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b356:	d107      	bne.n	800b368 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 800b358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b35a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b35e:	d103      	bne.n	800b368 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 800b360:	4ba3      	ldr	r3, [pc, #652]	@ (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800b362:	637b      	str	r3, [r7, #52]	@ 0x34
 800b364:	f000 bd96 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 800b368:	2300      	movs	r3, #0
 800b36a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b36c:	f000 bd92 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800b370:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b374:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b378:	430b      	orrs	r3, r1
 800b37a:	d158      	bne.n	800b42e <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 800b37c:	4b9b      	ldr	r3, [pc, #620]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b37e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b382:	f003 0307 	and.w	r3, r3, #7
 800b386:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800b388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b38a:	2b04      	cmp	r3, #4
 800b38c:	d84b      	bhi.n	800b426 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 800b38e:	a201      	add	r2, pc, #4	@ (adr r2, 800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800b390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b394:	0800b3cd 	.word	0x0800b3cd
 800b398:	0800b3a9 	.word	0x0800b3a9
 800b39c:	0800b3bb 	.word	0x0800b3bb
 800b3a0:	0800b3d7 	.word	0x0800b3d7
 800b3a4:	0800b3e1 	.word	0x0800b3e1
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b3a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f7fe ff8f 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800b3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b3b6:	f000 bd6d 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b3ba:	f107 030c 	add.w	r3, r7, #12
 800b3be:	4618      	mov	r0, r3
 800b3c0:	f7ff fa3a 	bl	800a838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b3c8:	f000 bd64 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800b3cc:	f7fe f8e4 	bl	8009598 <HAL_RCC_GetHCLKFreq>
 800b3d0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800b3d2:	f000 bd5f 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b3d6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800b3da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b3dc:	f000 bd5a 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b3e0:	4b82      	ldr	r3, [pc, #520]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	f003 0320 	and.w	r3, r3, #32
 800b3e8:	2b20      	cmp	r3, #32
 800b3ea:	d118      	bne.n	800b41e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b3ec:	4b7f      	ldr	r3, [pc, #508]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b3ee:	689b      	ldr	r3, [r3, #8]
 800b3f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d005      	beq.n	800b404 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 800b3f8:	4b7c      	ldr	r3, [pc, #496]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b3fa:	689b      	ldr	r3, [r3, #8]
 800b3fc:	0e1b      	lsrs	r3, r3, #24
 800b3fe:	f003 030f 	and.w	r3, r3, #15
 800b402:	e006      	b.n	800b412 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 800b404:	4b79      	ldr	r3, [pc, #484]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b406:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b40a:	041b      	lsls	r3, r3, #16
 800b40c:	0e1b      	lsrs	r3, r3, #24
 800b40e:	f003 030f 	and.w	r3, r3, #15
 800b412:	4a78      	ldr	r2, [pc, #480]	@ (800b5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800b414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b418:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b41a:	f000 bd3b 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800b41e:	2300      	movs	r3, #0
 800b420:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b422:	f000 bd37 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800b426:	2300      	movs	r3, #0
 800b428:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b42a:	f000 bd33 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800b42e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b432:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800b436:	430b      	orrs	r3, r1
 800b438:	d167      	bne.n	800b50a <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 800b43a:	4b6c      	ldr	r3, [pc, #432]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b43c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b440:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b444:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800b446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b448:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b44c:	d036      	beq.n	800b4bc <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800b44e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b450:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b454:	d855      	bhi.n	800b502 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800b456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b458:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b45c:	d029      	beq.n	800b4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 800b45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b460:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b464:	d84d      	bhi.n	800b502 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800b466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b468:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b46c:	d013      	beq.n	800b496 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 800b46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b470:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b474:	d845      	bhi.n	800b502 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800b476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d015      	beq.n	800b4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 800b47c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b47e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b482:	d13e      	bne.n	800b502 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b484:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b488:	4618      	mov	r0, r3
 800b48a:	f7fe ff21 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800b48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b490:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b492:	f000 bcff 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b496:	f107 030c 	add.w	r3, r7, #12
 800b49a:	4618      	mov	r0, r3
 800b49c:	f7ff f9cc 	bl	800a838 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b4a4:	f000 bcf6 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 800b4a8:	f7fe f876 	bl	8009598 <HAL_RCC_GetHCLKFreq>
 800b4ac:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800b4ae:	f000 bcf1 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800b4b2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800b4b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b4b8:	f000 bcec 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b4bc:	4b4b      	ldr	r3, [pc, #300]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f003 0320 	and.w	r3, r3, #32
 800b4c4:	2b20      	cmp	r3, #32
 800b4c6:	d118      	bne.n	800b4fa <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b4c8:	4b48      	ldr	r3, [pc, #288]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b4ca:	689b      	ldr	r3, [r3, #8]
 800b4cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d005      	beq.n	800b4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 800b4d4:	4b45      	ldr	r3, [pc, #276]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	0e1b      	lsrs	r3, r3, #24
 800b4da:	f003 030f 	and.w	r3, r3, #15
 800b4de:	e006      	b.n	800b4ee <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800b4e0:	4b42      	ldr	r3, [pc, #264]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b4e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b4e6:	041b      	lsls	r3, r3, #16
 800b4e8:	0e1b      	lsrs	r3, r3, #24
 800b4ea:	f003 030f 	and.w	r3, r3, #15
 800b4ee:	4a41      	ldr	r2, [pc, #260]	@ (800b5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800b4f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b4f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b4f6:	f000 bccd 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b4fe:	f000 bcc9 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800b502:	2300      	movs	r3, #0
 800b504:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b506:	f000 bcc5 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800b50a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b50e:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800b512:	430b      	orrs	r3, r1
 800b514:	d14c      	bne.n	800b5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800b516:	4b35      	ldr	r3, [pc, #212]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b518:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b51c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b520:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800b522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b524:	2b00      	cmp	r3, #0
 800b526:	d104      	bne.n	800b532 <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b528:	f7fe f850 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b52c:	6378      	str	r0, [r7, #52]	@ 0x34
 800b52e:	f000 bcb1 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800b532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b538:	d104      	bne.n	800b544 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b53a:	f7fd ff2b 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b53e:	6378      	str	r0, [r7, #52]	@ 0x34
 800b540:	f000 bca8 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800b544:	4b29      	ldr	r3, [pc, #164]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b54c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b550:	d107      	bne.n	800b562 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800b552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b554:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b558:	d103      	bne.n	800b562 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 800b55a:	4b25      	ldr	r3, [pc, #148]	@ (800b5f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800b55c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b55e:	f000 bc99 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800b562:	4b22      	ldr	r3, [pc, #136]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f003 0320 	and.w	r3, r3, #32
 800b56a:	2b20      	cmp	r3, #32
 800b56c:	d11c      	bne.n	800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800b56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b570:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b574:	d118      	bne.n	800b5a8 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b576:	4b1d      	ldr	r3, [pc, #116]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b578:	689b      	ldr	r3, [r3, #8]
 800b57a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d005      	beq.n	800b58e <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800b582:	4b1a      	ldr	r3, [pc, #104]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b584:	689b      	ldr	r3, [r3, #8]
 800b586:	0e1b      	lsrs	r3, r3, #24
 800b588:	f003 030f 	and.w	r3, r3, #15
 800b58c:	e006      	b.n	800b59c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800b58e:	4b17      	ldr	r3, [pc, #92]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b590:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b594:	041b      	lsls	r3, r3, #16
 800b596:	0e1b      	lsrs	r3, r3, #24
 800b598:	f003 030f 	and.w	r3, r3, #15
 800b59c:	4a15      	ldr	r2, [pc, #84]	@ (800b5f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800b59e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5a4:	f000 bc76 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800b5ac:	f000 bc72 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800b5b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b5b4:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 800b5b8:	430b      	orrs	r3, r1
 800b5ba:	d153      	bne.n	800b664 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800b5bc:	4b0b      	ldr	r3, [pc, #44]	@ (800b5ec <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800b5be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b5c2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b5c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800b5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d104      	bne.n	800b5d8 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b5ce:	f7fd fffd 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b5d2:	6378      	str	r0, [r7, #52]	@ 0x34
 800b5d4:	f000 bc5e 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b5de:	d10b      	bne.n	800b5f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b5e0:	f7fd fed8 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b5e4:	6378      	str	r0, [r7, #52]	@ 0x34
 800b5e6:	f000 bc55 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800b5ea:	bf00      	nop
 800b5ec:	46020c00 	.word	0x46020c00
 800b5f0:	00f42400 	.word	0x00f42400
 800b5f4:	0800e844 	.word	0x0800e844
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800b5f8:	4ba1      	ldr	r3, [pc, #644]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b600:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b604:	d107      	bne.n	800b616 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 800b606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b60c:	d103      	bne.n	800b616 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 800b60e:	4b9d      	ldr	r3, [pc, #628]	@ (800b884 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b610:	637b      	str	r3, [r7, #52]	@ 0x34
 800b612:	f000 bc3f 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800b616:	4b9a      	ldr	r3, [pc, #616]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f003 0320 	and.w	r3, r3, #32
 800b61e:	2b20      	cmp	r3, #32
 800b620:	d11c      	bne.n	800b65c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 800b622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b624:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b628:	d118      	bne.n	800b65c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b62a:	4b95      	ldr	r3, [pc, #596]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b62c:	689b      	ldr	r3, [r3, #8]
 800b62e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b632:	2b00      	cmp	r3, #0
 800b634:	d005      	beq.n	800b642 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 800b636:	4b92      	ldr	r3, [pc, #584]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b638:	689b      	ldr	r3, [r3, #8]
 800b63a:	0e1b      	lsrs	r3, r3, #24
 800b63c:	f003 030f 	and.w	r3, r3, #15
 800b640:	e006      	b.n	800b650 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800b642:	4b8f      	ldr	r3, [pc, #572]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b644:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b648:	041b      	lsls	r3, r3, #16
 800b64a:	0e1b      	lsrs	r3, r3, #24
 800b64c:	f003 030f 	and.w	r3, r3, #15
 800b650:	4a8d      	ldr	r2, [pc, #564]	@ (800b888 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800b652:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b656:	637b      	str	r3, [r7, #52]	@ 0x34
 800b658:	f000 bc1c 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 800b65c:	2300      	movs	r3, #0
 800b65e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b660:	f000 bc18 	b.w	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800b664:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b668:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800b66c:	430b      	orrs	r3, r1
 800b66e:	d151      	bne.n	800b714 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800b670:	4b83      	ldr	r3, [pc, #524]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b672:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b676:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b67a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800b67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b67e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b680:	d024      	beq.n	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 800b682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b684:	2bc0      	cmp	r3, #192	@ 0xc0
 800b686:	d842      	bhi.n	800b70e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800b688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b68a:	2b80      	cmp	r3, #128	@ 0x80
 800b68c:	d00d      	beq.n	800b6aa <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 800b68e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b690:	2b80      	cmp	r3, #128	@ 0x80
 800b692:	d83c      	bhi.n	800b70e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 800b694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b696:	2b00      	cmp	r3, #0
 800b698:	d003      	beq.n	800b6a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 800b69a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b69c:	2b40      	cmp	r3, #64	@ 0x40
 800b69e:	d011      	beq.n	800b6c4 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 800b6a0:	e035      	b.n	800b70e <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800b6a2:	f7fd ffbb 	bl	800961c <HAL_RCC_GetPCLK3Freq>
 800b6a6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800b6a8:	e3f4      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b6aa:	4b75      	ldr	r3, [pc, #468]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b6b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6b6:	d102      	bne.n	800b6be <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 800b6b8:	4b72      	ldr	r3, [pc, #456]	@ (800b884 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b6ba:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b6bc:	e3ea      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b6c2:	e3e7      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 800b6c4:	f7fd fe66 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b6c8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800b6ca:	e3e3      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b6cc:	4b6c      	ldr	r3, [pc, #432]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f003 0320 	and.w	r3, r3, #32
 800b6d4:	2b20      	cmp	r3, #32
 800b6d6:	d117      	bne.n	800b708 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b6d8:	4b69      	ldr	r3, [pc, #420]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b6da:	689b      	ldr	r3, [r3, #8]
 800b6dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d005      	beq.n	800b6f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 800b6e4:	4b66      	ldr	r3, [pc, #408]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	0e1b      	lsrs	r3, r3, #24
 800b6ea:	f003 030f 	and.w	r3, r3, #15
 800b6ee:	e006      	b.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800b6f0:	4b63      	ldr	r3, [pc, #396]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b6f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b6f6:	041b      	lsls	r3, r3, #16
 800b6f8:	0e1b      	lsrs	r3, r3, #24
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	4a62      	ldr	r2, [pc, #392]	@ (800b888 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800b700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b704:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800b706:	e3c5      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800b708:	2300      	movs	r3, #0
 800b70a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b70c:	e3c2      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 800b70e:	2300      	movs	r3, #0
 800b710:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b712:	e3bf      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800b714:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b718:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 800b71c:	430b      	orrs	r3, r1
 800b71e:	d147      	bne.n	800b7b0 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800b720:	4b57      	ldr	r3, [pc, #348]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b726:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b72a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800b72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d103      	bne.n	800b73a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b732:	f7fd ff4b 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b736:	6378      	str	r0, [r7, #52]	@ 0x34
 800b738:	e3ac      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 800b73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b73c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b740:	d103      	bne.n	800b74a <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800b742:	f7fd fe27 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800b746:	6378      	str	r0, [r7, #52]	@ 0x34
 800b748:	e3a4      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800b74a:	4b4d      	ldr	r3, [pc, #308]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b756:	d106      	bne.n	800b766 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 800b758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b75e:	d102      	bne.n	800b766 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 800b760:	4b48      	ldr	r3, [pc, #288]	@ (800b884 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b762:	637b      	str	r3, [r7, #52]	@ 0x34
 800b764:	e396      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800b766:	4b46      	ldr	r3, [pc, #280]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	f003 0320 	and.w	r3, r3, #32
 800b76e:	2b20      	cmp	r3, #32
 800b770:	d11b      	bne.n	800b7aa <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 800b772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b774:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b778:	d117      	bne.n	800b7aa <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b77a:	4b41      	ldr	r3, [pc, #260]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b782:	2b00      	cmp	r3, #0
 800b784:	d005      	beq.n	800b792 <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 800b786:	4b3e      	ldr	r3, [pc, #248]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	0e1b      	lsrs	r3, r3, #24
 800b78c:	f003 030f 	and.w	r3, r3, #15
 800b790:	e006      	b.n	800b7a0 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 800b792:	4b3b      	ldr	r3, [pc, #236]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b794:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b798:	041b      	lsls	r3, r3, #16
 800b79a:	0e1b      	lsrs	r3, r3, #24
 800b79c:	f003 030f 	and.w	r3, r3, #15
 800b7a0:	4a39      	ldr	r2, [pc, #228]	@ (800b888 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800b7a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7a8:	e374      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7ae:	e371      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800b7b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7b4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800b7b8:	430b      	orrs	r3, r1
 800b7ba:	d16a      	bne.n	800b892 <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800b7bc:	4b30      	ldr	r3, [pc, #192]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b7be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b7c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b7c6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 800b7c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d120      	bne.n	800b810 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b7ce:	4b2c      	ldr	r3, [pc, #176]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	f003 0320 	and.w	r3, r3, #32
 800b7d6:	2b20      	cmp	r3, #32
 800b7d8:	d117      	bne.n	800b80a <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b7da:	4b29      	ldr	r3, [pc, #164]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d005      	beq.n	800b7f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 800b7e6:	4b26      	ldr	r3, [pc, #152]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b7e8:	689b      	ldr	r3, [r3, #8]
 800b7ea:	0e1b      	lsrs	r3, r3, #24
 800b7ec:	f003 030f 	and.w	r3, r3, #15
 800b7f0:	e006      	b.n	800b800 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800b7f2:	4b23      	ldr	r3, [pc, #140]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b7f4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b7f8:	041b      	lsls	r3, r3, #16
 800b7fa:	0e1b      	lsrs	r3, r3, #24
 800b7fc:	f003 030f 	and.w	r3, r3, #15
 800b800:	4a21      	ldr	r2, [pc, #132]	@ (800b888 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800b802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b806:	637b      	str	r3, [r7, #52]	@ 0x34
 800b808:	e344      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800b80a:	2300      	movs	r3, #0
 800b80c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b80e:	e341      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800b810:	4b1b      	ldr	r3, [pc, #108]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b816:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b81a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b81e:	d112      	bne.n	800b846 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800b820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b826:	d10e      	bne.n	800b846 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b828:	4b15      	ldr	r3, [pc, #84]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b82a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b82e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b832:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b836:	d102      	bne.n	800b83e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 800b838:	23fa      	movs	r3, #250	@ 0xfa
 800b83a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b83c:	e32a      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800b83e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b842:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b844:	e326      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800b846:	4b0e      	ldr	r3, [pc, #56]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b84e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b852:	d106      	bne.n	800b862 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 800b854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b856:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b85a:	d102      	bne.n	800b862 <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 800b85c:	4b09      	ldr	r3, [pc, #36]	@ (800b884 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800b85e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b860:	e318      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800b862:	4b07      	ldr	r3, [pc, #28]	@ (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800b864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b868:	f003 0302 	and.w	r3, r3, #2
 800b86c:	2b02      	cmp	r3, #2
 800b86e:	d10d      	bne.n	800b88c <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 800b870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b872:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b876:	d109      	bne.n	800b88c <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 800b878:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b87c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b87e:	e309      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800b880:	46020c00 	.word	0x46020c00
 800b884:	00f42400 	.word	0x00f42400
 800b888:	0800e844 	.word	0x0800e844
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800b88c:	2300      	movs	r3, #0
 800b88e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b890:	e300      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800b892:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b896:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800b89a:	430b      	orrs	r3, r1
 800b89c:	d164      	bne.n	800b968 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800b89e:	4ba2      	ldr	r3, [pc, #648]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b8a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b8a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b8a8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800b8aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d120      	bne.n	800b8f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800b8b0:	4b9d      	ldr	r3, [pc, #628]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f003 0320 	and.w	r3, r3, #32
 800b8b8:	2b20      	cmp	r3, #32
 800b8ba:	d117      	bne.n	800b8ec <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800b8bc:	4b9a      	ldr	r3, [pc, #616]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b8be:	689b      	ldr	r3, [r3, #8]
 800b8c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d005      	beq.n	800b8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 800b8c8:	4b97      	ldr	r3, [pc, #604]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	0e1b      	lsrs	r3, r3, #24
 800b8ce:	f003 030f 	and.w	r3, r3, #15
 800b8d2:	e006      	b.n	800b8e2 <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 800b8d4:	4b94      	ldr	r3, [pc, #592]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b8d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b8da:	041b      	lsls	r3, r3, #16
 800b8dc:	0e1b      	lsrs	r3, r3, #24
 800b8de:	f003 030f 	and.w	r3, r3, #15
 800b8e2:	4a92      	ldr	r2, [pc, #584]	@ (800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800b8e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8ea:	e2d3      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8f0:	e2d0      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800b8f2:	4b8d      	ldr	r3, [pc, #564]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b8f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b8f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b8fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b900:	d112      	bne.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800b902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b908:	d10e      	bne.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b90a:	4b87      	ldr	r3, [pc, #540]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b90c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b910:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b914:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b918:	d102      	bne.n	800b920 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 800b91a:	23fa      	movs	r3, #250	@ 0xfa
 800b91c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b91e:	e2b9      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800b920:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b924:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b926:	e2b5      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 800b928:	4b7f      	ldr	r3, [pc, #508]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b934:	d106      	bne.n	800b944 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 800b936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b938:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b93c:	d102      	bne.n	800b944 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 800b93e:	4b7c      	ldr	r3, [pc, #496]	@ (800bb30 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800b940:	637b      	str	r3, [r7, #52]	@ 0x34
 800b942:	e2a7      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800b944:	4b78      	ldr	r3, [pc, #480]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b946:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b94a:	f003 0302 	and.w	r3, r3, #2
 800b94e:	2b02      	cmp	r3, #2
 800b950:	d107      	bne.n	800b962 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 800b952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b954:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b958:	d103      	bne.n	800b962 <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 800b95a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b95e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b960:	e298      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800b962:	2300      	movs	r3, #0
 800b964:	637b      	str	r3, [r7, #52]	@ 0x34
 800b966:	e295      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800b968:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b96c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800b970:	430b      	orrs	r3, r1
 800b972:	d147      	bne.n	800ba04 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b974:	4b6c      	ldr	r3, [pc, #432]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b976:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b97a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800b97e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800b980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b982:	2b00      	cmp	r3, #0
 800b984:	d103      	bne.n	800b98e <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800b986:	f7fd fe21 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800b98a:	6378      	str	r0, [r7, #52]	@ 0x34
 800b98c:	e282      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800b98e:	4b66      	ldr	r3, [pc, #408]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b990:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b994:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b998:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b99c:	d112      	bne.n	800b9c4 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 800b99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b9a4:	d10e      	bne.n	800b9c4 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b9a6:	4b60      	ldr	r3, [pc, #384]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b9a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9b4:	d102      	bne.n	800b9bc <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 800b9b6:	23fa      	movs	r3, #250	@ 0xfa
 800b9b8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b9ba:	e26b      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800b9bc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b9c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800b9c2:	e267      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800b9c4:	4b58      	ldr	r3, [pc, #352]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b9cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9d0:	d106      	bne.n	800b9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800b9d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800b9d8:	d102      	bne.n	800b9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 800b9da:	4b55      	ldr	r3, [pc, #340]	@ (800bb30 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800b9dc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9de:	e259      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800b9e0:	4b51      	ldr	r3, [pc, #324]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800b9e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b9e6:	f003 0302 	and.w	r3, r3, #2
 800b9ea:	2b02      	cmp	r3, #2
 800b9ec:	d107      	bne.n	800b9fe <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 800b9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800b9f4:	d103      	bne.n	800b9fe <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 800b9f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b9fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9fc:	e24a      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba02:	e247      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800ba04:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba08:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800ba0c:	430b      	orrs	r3, r1
 800ba0e:	d12d      	bne.n	800ba6c <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800ba10:	4b45      	ldr	r3, [pc, #276]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800ba12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ba16:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800ba1a:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 800ba1c:	4b42      	ldr	r3, [pc, #264]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba28:	d105      	bne.n	800ba36 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 800ba2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d102      	bne.n	800ba36 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 800ba30:	4b3f      	ldr	r3, [pc, #252]	@ (800bb30 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800ba32:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba34:	e22e      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800ba36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba3c:	d107      	bne.n	800ba4e <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ba3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ba42:	4618      	mov	r0, r3
 800ba44:	f7fe fc44 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800ba48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba4c:	e222      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800ba4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ba54:	d107      	bne.n	800ba66 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba56:	f107 0318 	add.w	r3, r7, #24
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7fe fd92 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800ba60:	69bb      	ldr	r3, [r7, #24]
 800ba62:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba64:	e216      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800ba66:	2300      	movs	r3, #0
 800ba68:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba6a:	e213      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 800ba6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba70:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 800ba74:	430b      	orrs	r3, r1
 800ba76:	d15d      	bne.n	800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800ba78:	4b2b      	ldr	r3, [pc, #172]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800ba7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ba7e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800ba82:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800ba84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ba8a:	d028      	beq.n	800bade <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 800ba8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba8e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ba92:	d845      	bhi.n	800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800ba94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba96:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ba9a:	d013      	beq.n	800bac4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 800ba9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800baa2:	d83d      	bhi.n	800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800baa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d004      	beq.n	800bab4 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 800baaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bab0:	d004      	beq.n	800babc <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800bab2:	e035      	b.n	800bb20 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800bab4:	f7fd fd9e 	bl	80095f4 <HAL_RCC_GetPCLK2Freq>
 800bab8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800baba:	e1eb      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800babc:	f7fd fc6a 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800bac0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800bac2:	e1e7      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bac4:	4b18      	ldr	r3, [pc, #96]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bacc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bad0:	d102      	bne.n	800bad8 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800bad2:	4b17      	ldr	r3, [pc, #92]	@ (800bb30 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800bad4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bad6:	e1dd      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bad8:	2300      	movs	r3, #0
 800bada:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800badc:	e1da      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800bade:	4b12      	ldr	r3, [pc, #72]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	f003 0320 	and.w	r3, r3, #32
 800bae6:	2b20      	cmp	r3, #32
 800bae8:	d117      	bne.n	800bb1a <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800baea:	4b0f      	ldr	r3, [pc, #60]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800baec:	689b      	ldr	r3, [r3, #8]
 800baee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d005      	beq.n	800bb02 <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 800baf6:	4b0c      	ldr	r3, [pc, #48]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800baf8:	689b      	ldr	r3, [r3, #8]
 800bafa:	0e1b      	lsrs	r3, r3, #24
 800bafc:	f003 030f 	and.w	r3, r3, #15
 800bb00:	e006      	b.n	800bb10 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 800bb02:	4b09      	ldr	r3, [pc, #36]	@ (800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800bb04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bb08:	041b      	lsls	r3, r3, #16
 800bb0a:	0e1b      	lsrs	r3, r3, #24
 800bb0c:	f003 030f 	and.w	r3, r3, #15
 800bb10:	4a06      	ldr	r2, [pc, #24]	@ (800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800bb12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb16:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bb18:	e1bc      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb1e:	e1b9      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800bb20:	2300      	movs	r3, #0
 800bb22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb24:	e1b6      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800bb26:	bf00      	nop
 800bb28:	46020c00 	.word	0x46020c00
 800bb2c:	0800e844 	.word	0x0800e844
 800bb30:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800bb34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb38:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 800bb3c:	430b      	orrs	r3, r1
 800bb3e:	d156      	bne.n	800bbee <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800bb40:	4ba5      	ldr	r3, [pc, #660]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bb42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bb46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bb4a:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800bb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bb52:	d028      	beq.n	800bba6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 800bb54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bb5a:	d845      	bhi.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 800bb5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb5e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb62:	d013      	beq.n	800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 800bb64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb6a:	d83d      	bhi.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 800bb6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d004      	beq.n	800bb7c <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 800bb72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb78:	d004      	beq.n	800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 800bb7a:	e035      	b.n	800bbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800bb7c:	f7fd fd26 	bl	80095cc <HAL_RCC_GetPCLK1Freq>
 800bb80:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800bb82:	e187      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800bb84:	f7fd fc06 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800bb88:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800bb8a:	e183      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bb8c:	4b92      	ldr	r3, [pc, #584]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bb94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bb98:	d102      	bne.n	800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 800bb9a:	4b90      	ldr	r3, [pc, #576]	@ (800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 800bb9c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bb9e:	e179      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bba0:	2300      	movs	r3, #0
 800bba2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bba4:	e176      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800bba6:	4b8c      	ldr	r3, [pc, #560]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f003 0320 	and.w	r3, r3, #32
 800bbae:	2b20      	cmp	r3, #32
 800bbb0:	d117      	bne.n	800bbe2 <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bbb2:	4b89      	ldr	r3, [pc, #548]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bbb4:	689b      	ldr	r3, [r3, #8]
 800bbb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d005      	beq.n	800bbca <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 800bbbe:	4b86      	ldr	r3, [pc, #536]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	0e1b      	lsrs	r3, r3, #24
 800bbc4:	f003 030f 	and.w	r3, r3, #15
 800bbc8:	e006      	b.n	800bbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 800bbca:	4b83      	ldr	r3, [pc, #524]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bbcc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bbd0:	041b      	lsls	r3, r3, #16
 800bbd2:	0e1b      	lsrs	r3, r3, #24
 800bbd4:	f003 030f 	and.w	r3, r3, #15
 800bbd8:	4a81      	ldr	r2, [pc, #516]	@ (800bde0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800bbda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbde:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bbe0:	e158      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bbe6:	e155      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bbec:	e152      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800bbee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbf2:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800bbf6:	430b      	orrs	r3, r1
 800bbf8:	d177      	bne.n	800bcea <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800bbfa:	4b77      	ldr	r3, [pc, #476]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bbfc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bc00:	f003 0318 	and.w	r3, r3, #24
 800bc04:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800bc06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc08:	2b18      	cmp	r3, #24
 800bc0a:	d86b      	bhi.n	800bce4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 800bc0c:	a201      	add	r2, pc, #4	@ (adr r2, 800bc14 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 800bc0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc12:	bf00      	nop
 800bc14:	0800bc79 	.word	0x0800bc79
 800bc18:	0800bce5 	.word	0x0800bce5
 800bc1c:	0800bce5 	.word	0x0800bce5
 800bc20:	0800bce5 	.word	0x0800bce5
 800bc24:	0800bce5 	.word	0x0800bce5
 800bc28:	0800bce5 	.word	0x0800bce5
 800bc2c:	0800bce5 	.word	0x0800bce5
 800bc30:	0800bce5 	.word	0x0800bce5
 800bc34:	0800bc81 	.word	0x0800bc81
 800bc38:	0800bce5 	.word	0x0800bce5
 800bc3c:	0800bce5 	.word	0x0800bce5
 800bc40:	0800bce5 	.word	0x0800bce5
 800bc44:	0800bce5 	.word	0x0800bce5
 800bc48:	0800bce5 	.word	0x0800bce5
 800bc4c:	0800bce5 	.word	0x0800bce5
 800bc50:	0800bce5 	.word	0x0800bce5
 800bc54:	0800bc89 	.word	0x0800bc89
 800bc58:	0800bce5 	.word	0x0800bce5
 800bc5c:	0800bce5 	.word	0x0800bce5
 800bc60:	0800bce5 	.word	0x0800bce5
 800bc64:	0800bce5 	.word	0x0800bce5
 800bc68:	0800bce5 	.word	0x0800bce5
 800bc6c:	0800bce5 	.word	0x0800bce5
 800bc70:	0800bce5 	.word	0x0800bce5
 800bc74:	0800bca3 	.word	0x0800bca3
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 800bc78:	f7fd fcd0 	bl	800961c <HAL_RCC_GetPCLK3Freq>
 800bc7c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800bc7e:	e109      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800bc80:	f7fd fb88 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800bc84:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800bc86:	e105      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc88:	4b53      	ldr	r3, [pc, #332]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bc90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc94:	d102      	bne.n	800bc9c <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 800bc96:	4b51      	ldr	r3, [pc, #324]	@ (800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 800bc98:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bc9a:	e0fb      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bca0:	e0f8      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800bca2:	4b4d      	ldr	r3, [pc, #308]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f003 0320 	and.w	r3, r3, #32
 800bcaa:	2b20      	cmp	r3, #32
 800bcac:	d117      	bne.n	800bcde <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bcae:	4b4a      	ldr	r3, [pc, #296]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bcb0:	689b      	ldr	r3, [r3, #8]
 800bcb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d005      	beq.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 800bcba:	4b47      	ldr	r3, [pc, #284]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bcbc:	689b      	ldr	r3, [r3, #8]
 800bcbe:	0e1b      	lsrs	r3, r3, #24
 800bcc0:	f003 030f 	and.w	r3, r3, #15
 800bcc4:	e006      	b.n	800bcd4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 800bcc6:	4b44      	ldr	r3, [pc, #272]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bcc8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bccc:	041b      	lsls	r3, r3, #16
 800bcce:	0e1b      	lsrs	r3, r3, #24
 800bcd0:	f003 030f 	and.w	r3, r3, #15
 800bcd4:	4a42      	ldr	r2, [pc, #264]	@ (800bde0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800bcd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcda:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bcdc:	e0da      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bcde:	2300      	movs	r3, #0
 800bce0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bce2:	e0d7      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800bce4:	2300      	movs	r3, #0
 800bce6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bce8:	e0d4      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800bcea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcee:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800bcf2:	430b      	orrs	r3, r1
 800bcf4:	d155      	bne.n	800bda2 <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800bcf6:	4b38      	ldr	r3, [pc, #224]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bcf8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bcfc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800bd00:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800bd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd04:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bd08:	d013      	beq.n	800bd32 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 800bd0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bd10:	d844      	bhi.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800bd12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd18:	d013      	beq.n	800bd42 <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 800bd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bd20:	d83c      	bhi.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800bd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d014      	beq.n	800bd52 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800bd28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd2e:	d014      	beq.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 800bd30:	e034      	b.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd32:	f107 0318 	add.w	r3, r7, #24
 800bd36:	4618      	mov	r0, r3
 800bd38:	f7fe fc24 	bl	800a584 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800bd3c:	69fb      	ldr	r3, [r7, #28]
 800bd3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bd40:	e0a8      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd46:	4618      	mov	r0, r3
 800bd48:	f7fe fac2 	bl	800a2d0 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bd50:	e0a0      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800bd52:	f7fd fb1f 	bl	8009394 <HAL_RCC_GetSysClockFreq>
 800bd56:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800bd58:	e09c      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800bd5a:	4b1f      	ldr	r3, [pc, #124]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f003 0320 	and.w	r3, r3, #32
 800bd62:	2b20      	cmp	r3, #32
 800bd64:	d117      	bne.n	800bd96 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800bd66:	4b1c      	ldr	r3, [pc, #112]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bd68:	689b      	ldr	r3, [r3, #8]
 800bd6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d005      	beq.n	800bd7e <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 800bd72:	4b19      	ldr	r3, [pc, #100]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bd74:	689b      	ldr	r3, [r3, #8]
 800bd76:	0e1b      	lsrs	r3, r3, #24
 800bd78:	f003 030f 	and.w	r3, r3, #15
 800bd7c:	e006      	b.n	800bd8c <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 800bd7e:	4b16      	ldr	r3, [pc, #88]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bd80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800bd84:	041b      	lsls	r3, r3, #16
 800bd86:	0e1b      	lsrs	r3, r3, #24
 800bd88:	f003 030f 	and.w	r3, r3, #15
 800bd8c:	4a14      	ldr	r2, [pc, #80]	@ (800bde0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800bd8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bd92:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800bd94:	e07e      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800bd96:	2300      	movs	r3, #0
 800bd98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bd9a:	e07b      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bda0:	e078      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800bda2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bda6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800bdaa:	430b      	orrs	r3, r1
 800bdac:	d138      	bne.n	800be20 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800bdae:	4b0a      	ldr	r3, [pc, #40]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bdb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bdb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bdb8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800bdba:	4b07      	ldr	r3, [pc, #28]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800bdbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bdc0:	f003 0302 	and.w	r3, r3, #2
 800bdc4:	2b02      	cmp	r3, #2
 800bdc6:	d10d      	bne.n	800bde4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 800bdc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d10a      	bne.n	800bde4 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 800bdce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdd2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdd4:	e05e      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800bdd6:	bf00      	nop
 800bdd8:	46020c00 	.word	0x46020c00
 800bddc:	00f42400 	.word	0x00f42400
 800bde0:	0800e844 	.word	0x0800e844
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800bde4:	4b2e      	ldr	r3, [pc, #184]	@ (800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800bde6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bdea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bdee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdf2:	d112      	bne.n	800be1a <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 800bdf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdfa:	d10e      	bne.n	800be1a <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800bdfc:	4b28      	ldr	r3, [pc, #160]	@ (800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800bdfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800be02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800be06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be0a:	d102      	bne.n	800be12 <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 800be0c:	23fa      	movs	r3, #250	@ 0xfa
 800be0e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800be10:	e040      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800be12:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800be16:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800be18:	e03c      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800be1a:	2300      	movs	r3, #0
 800be1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800be1e:	e039      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 800be20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be24:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800be28:	430b      	orrs	r3, r1
 800be2a:	d131      	bne.n	800be90 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800be2c:	4b1c      	ldr	r3, [pc, #112]	@ (800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800be2e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800be32:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800be36:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800be38:	4b19      	ldr	r3, [pc, #100]	@ (800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be44:	d105      	bne.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 800be46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d102      	bne.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 800be4c:	4b15      	ldr	r3, [pc, #84]	@ (800bea4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 800be4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800be50:	e020      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 800be52:	4b13      	ldr	r3, [pc, #76]	@ (800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be5e:	d106      	bne.n	800be6e <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 800be60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be66:	d102      	bne.n	800be6e <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 800be68:	4b0f      	ldr	r3, [pc, #60]	@ (800bea8 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 800be6a:	637b      	str	r3, [r7, #52]	@ 0x34
 800be6c:	e012      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 800be6e:	4b0c      	ldr	r3, [pc, #48]	@ (800bea0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800be76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be7a:	d106      	bne.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800be7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be82:	d102      	bne.n	800be8a <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 800be84:	4b09      	ldr	r3, [pc, #36]	@ (800beac <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 800be86:	637b      	str	r3, [r7, #52]	@ 0x34
 800be88:	e004      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800be8a:	2300      	movs	r3, #0
 800be8c:	637b      	str	r3, [r7, #52]	@ 0x34
 800be8e:	e001      	b.n	800be94 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 800be90:	2300      	movs	r3, #0
 800be92:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 800be94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800be96:	4618      	mov	r0, r3
 800be98:	3738      	adds	r7, #56	@ 0x38
 800be9a:	46bd      	mov	sp, r7
 800be9c:	bd80      	pop	{r7, pc}
 800be9e:	bf00      	nop
 800bea0:	46020c00 	.word	0x46020c00
 800bea4:	02dc6c00 	.word	0x02dc6c00
 800bea8:	016e3600 	.word	0x016e3600
 800beac:	00f42400 	.word	0x00f42400

0800beb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b084      	sub	sp, #16
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 800beb8:	4b47      	ldr	r3, [pc, #284]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	4a46      	ldr	r2, [pc, #280]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bebe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bec2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bec4:	f7f9 fab6 	bl	8005434 <HAL_GetTick>
 800bec8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800beca:	e008      	b.n	800bede <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800becc:	f7f9 fab2 	bl	8005434 <HAL_GetTick>
 800bed0:	4602      	mov	r2, r0
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	1ad3      	subs	r3, r2, r3
 800bed6:	2b02      	cmp	r3, #2
 800bed8:	d901      	bls.n	800bede <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800beda:	2303      	movs	r3, #3
 800bedc:	e077      	b.n	800bfce <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bede:	4b3e      	ldr	r3, [pc, #248]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d1f0      	bne.n	800becc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800beea:	4b3b      	ldr	r3, [pc, #236]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800beec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800beee:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bef2:	f023 0303 	bic.w	r3, r3, #3
 800bef6:	687a      	ldr	r2, [r7, #4]
 800bef8:	6811      	ldr	r1, [r2, #0]
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	6852      	ldr	r2, [r2, #4]
 800befe:	3a01      	subs	r2, #1
 800bf00:	0212      	lsls	r2, r2, #8
 800bf02:	430a      	orrs	r2, r1
 800bf04:	4934      	ldr	r1, [pc, #208]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf06:	4313      	orrs	r3, r2
 800bf08:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800bf0a:	4b33      	ldr	r3, [pc, #204]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf0e:	4b33      	ldr	r3, [pc, #204]	@ (800bfdc <RCCEx_PLL2_Config+0x12c>)
 800bf10:	4013      	ands	r3, r2
 800bf12:	687a      	ldr	r2, [r7, #4]
 800bf14:	6892      	ldr	r2, [r2, #8]
 800bf16:	3a01      	subs	r2, #1
 800bf18:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800bf1c:	687a      	ldr	r2, [r7, #4]
 800bf1e:	68d2      	ldr	r2, [r2, #12]
 800bf20:	3a01      	subs	r2, #1
 800bf22:	0252      	lsls	r2, r2, #9
 800bf24:	b292      	uxth	r2, r2
 800bf26:	4311      	orrs	r1, r2
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	6912      	ldr	r2, [r2, #16]
 800bf2c:	3a01      	subs	r2, #1
 800bf2e:	0412      	lsls	r2, r2, #16
 800bf30:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800bf34:	4311      	orrs	r1, r2
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	6952      	ldr	r2, [r2, #20]
 800bf3a:	3a01      	subs	r2, #1
 800bf3c:	0612      	lsls	r2, r2, #24
 800bf3e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800bf42:	430a      	orrs	r2, r1
 800bf44:	4924      	ldr	r1, [pc, #144]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf46:	4313      	orrs	r3, r2
 800bf48:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800bf4a:	4b23      	ldr	r3, [pc, #140]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4e:	f023 020c 	bic.w	r2, r3, #12
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	699b      	ldr	r3, [r3, #24]
 800bf56:	4920      	ldr	r1, [pc, #128]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf58:	4313      	orrs	r3, r2
 800bf5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800bf5c:	4b1e      	ldr	r3, [pc, #120]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6a1b      	ldr	r3, [r3, #32]
 800bf64:	491c      	ldr	r1, [pc, #112]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf66:	4313      	orrs	r3, r2
 800bf68:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800bf6a:	4b1b      	ldr	r3, [pc, #108]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf6e:	4a1a      	ldr	r2, [pc, #104]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf70:	f023 0310 	bic.w	r3, r3, #16
 800bf74:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bf76:	4b18      	ldr	r3, [pc, #96]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bf7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bf7e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	69d2      	ldr	r2, [r2, #28]
 800bf86:	00d2      	lsls	r2, r2, #3
 800bf88:	4913      	ldr	r1, [pc, #76]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf8a:	4313      	orrs	r3, r2
 800bf8c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 800bf8e:	4b12      	ldr	r3, [pc, #72]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf92:	4a11      	ldr	r2, [pc, #68]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf94:	f043 0310 	orr.w	r3, r3, #16
 800bf98:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 800bf9a:	4b0f      	ldr	r3, [pc, #60]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a0e      	ldr	r2, [pc, #56]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bfa0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bfa4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bfa6:	f7f9 fa45 	bl	8005434 <HAL_GetTick>
 800bfaa:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bfac:	e008      	b.n	800bfc0 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bfae:	f7f9 fa41 	bl	8005434 <HAL_GetTick>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	1ad3      	subs	r3, r2, r3
 800bfb8:	2b02      	cmp	r3, #2
 800bfba:	d901      	bls.n	800bfc0 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 800bfbc:	2303      	movs	r3, #3
 800bfbe:	e006      	b.n	800bfce <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bfc0:	4b05      	ldr	r3, [pc, #20]	@ (800bfd8 <RCCEx_PLL2_Config+0x128>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d0f0      	beq.n	800bfae <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 800bfcc:	2300      	movs	r3, #0

}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3710      	adds	r7, #16
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}
 800bfd6:	bf00      	nop
 800bfd8:	46020c00 	.word	0x46020c00
 800bfdc:	80800000 	.word	0x80800000

0800bfe0 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b084      	sub	sp, #16
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 800bfe8:	4b47      	ldr	r3, [pc, #284]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	4a46      	ldr	r2, [pc, #280]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800bfee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bff2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bff4:	f7f9 fa1e 	bl	8005434 <HAL_GetTick>
 800bff8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bffa:	e008      	b.n	800c00e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bffc:	f7f9 fa1a 	bl	8005434 <HAL_GetTick>
 800c000:	4602      	mov	r2, r0
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	1ad3      	subs	r3, r2, r3
 800c006:	2b02      	cmp	r3, #2
 800c008:	d901      	bls.n	800c00e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800c00a:	2303      	movs	r3, #3
 800c00c:	e077      	b.n	800c0fe <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c00e:	4b3e      	ldr	r3, [pc, #248]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c016:	2b00      	cmp	r3, #0
 800c018:	d1f0      	bne.n	800bffc <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800c01a:	4b3b      	ldr	r3, [pc, #236]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c01c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c01e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800c022:	f023 0303 	bic.w	r3, r3, #3
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	6811      	ldr	r1, [r2, #0]
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	6852      	ldr	r2, [r2, #4]
 800c02e:	3a01      	subs	r2, #1
 800c030:	0212      	lsls	r2, r2, #8
 800c032:	430a      	orrs	r2, r1
 800c034:	4934      	ldr	r1, [pc, #208]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c036:	4313      	orrs	r3, r2
 800c038:	630b      	str	r3, [r1, #48]	@ 0x30
 800c03a:	4b33      	ldr	r3, [pc, #204]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c03c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c03e:	4b33      	ldr	r3, [pc, #204]	@ (800c10c <RCCEx_PLL3_Config+0x12c>)
 800c040:	4013      	ands	r3, r2
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	6892      	ldr	r2, [r2, #8]
 800c046:	3a01      	subs	r2, #1
 800c048:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800c04c:	687a      	ldr	r2, [r7, #4]
 800c04e:	68d2      	ldr	r2, [r2, #12]
 800c050:	3a01      	subs	r2, #1
 800c052:	0252      	lsls	r2, r2, #9
 800c054:	b292      	uxth	r2, r2
 800c056:	4311      	orrs	r1, r2
 800c058:	687a      	ldr	r2, [r7, #4]
 800c05a:	6912      	ldr	r2, [r2, #16]
 800c05c:	3a01      	subs	r2, #1
 800c05e:	0412      	lsls	r2, r2, #16
 800c060:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800c064:	4311      	orrs	r1, r2
 800c066:	687a      	ldr	r2, [r7, #4]
 800c068:	6952      	ldr	r2, [r2, #20]
 800c06a:	3a01      	subs	r2, #1
 800c06c:	0612      	lsls	r2, r2, #24
 800c06e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800c072:	430a      	orrs	r2, r1
 800c074:	4924      	ldr	r1, [pc, #144]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c076:	4313      	orrs	r3, r2
 800c078:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800c07a:	4b23      	ldr	r3, [pc, #140]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c07c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c07e:	f023 020c 	bic.w	r2, r3, #12
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	699b      	ldr	r3, [r3, #24]
 800c086:	4920      	ldr	r1, [pc, #128]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c088:	4313      	orrs	r3, r2
 800c08a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800c08c:	4b1e      	ldr	r3, [pc, #120]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c08e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	6a1b      	ldr	r3, [r3, #32]
 800c094:	491c      	ldr	r1, [pc, #112]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c096:	4313      	orrs	r3, r2
 800c098:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 800c09a:	4b1b      	ldr	r3, [pc, #108]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c09c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c09e:	4a1a      	ldr	r2, [pc, #104]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0a0:	f023 0310 	bic.w	r3, r3, #16
 800c0a4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800c0a6:	4b18      	ldr	r3, [pc, #96]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c0ae:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800c0b2:	687a      	ldr	r2, [r7, #4]
 800c0b4:	69d2      	ldr	r2, [r2, #28]
 800c0b6:	00d2      	lsls	r2, r2, #3
 800c0b8:	4913      	ldr	r1, [pc, #76]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 800c0be:	4b12      	ldr	r3, [pc, #72]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0c2:	4a11      	ldr	r2, [pc, #68]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0c4:	f043 0310 	orr.w	r3, r3, #16
 800c0c8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 800c0ca:	4b0f      	ldr	r3, [pc, #60]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	4a0e      	ldr	r2, [pc, #56]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c0d4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c0d6:	f7f9 f9ad 	bl	8005434 <HAL_GetTick>
 800c0da:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c0dc:	e008      	b.n	800c0f0 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c0de:	f7f9 f9a9 	bl	8005434 <HAL_GetTick>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	1ad3      	subs	r3, r2, r3
 800c0e8:	2b02      	cmp	r3, #2
 800c0ea:	d901      	bls.n	800c0f0 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800c0ec:	2303      	movs	r3, #3
 800c0ee:	e006      	b.n	800c0fe <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c0f0:	4b05      	ldr	r3, [pc, #20]	@ (800c108 <RCCEx_PLL3_Config+0x128>)
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d0f0      	beq.n	800c0de <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3710      	adds	r7, #16
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
 800c106:	bf00      	nop
 800c108:	46020c00 	.word	0x46020c00
 800c10c:	80800000 	.word	0x80800000

0800c110 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b084      	sub	sp, #16
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d101      	bne.n	800c122 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c11e:	2301      	movs	r3, #1
 800c120:	e0fb      	b.n	800c31a <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	4a7f      	ldr	r2, [pc, #508]	@ (800c324 <HAL_SPI_Init+0x214>)
 800c128:	4293      	cmp	r3, r2
 800c12a:	d004      	beq.n	800c136 <HAL_SPI_Init+0x26>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	4a7d      	ldr	r2, [pc, #500]	@ (800c328 <HAL_SPI_Init+0x218>)
 800c132:	4293      	cmp	r3, r2
 800c134:	e000      	b.n	800c138 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800c136:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	2200      	movs	r2, #0
 800c13c:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4a78      	ldr	r2, [pc, #480]	@ (800c324 <HAL_SPI_Init+0x214>)
 800c144:	4293      	cmp	r3, r2
 800c146:	d004      	beq.n	800c152 <HAL_SPI_Init+0x42>
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4a76      	ldr	r2, [pc, #472]	@ (800c328 <HAL_SPI_Init+0x218>)
 800c14e:	4293      	cmp	r3, r2
 800c150:	d105      	bne.n	800c15e <HAL_SPI_Init+0x4e>
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	68db      	ldr	r3, [r3, #12]
 800c156:	2b0f      	cmp	r3, #15
 800c158:	d901      	bls.n	800c15e <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 800c15a:	2301      	movs	r3, #1
 800c15c:	e0dd      	b.n	800c31a <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f000 f8ec 	bl	800c33c <SPI_GetPacketSize>
 800c164:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4a6e      	ldr	r2, [pc, #440]	@ (800c324 <HAL_SPI_Init+0x214>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d004      	beq.n	800c17a <HAL_SPI_Init+0x6a>
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	4a6c      	ldr	r2, [pc, #432]	@ (800c328 <HAL_SPI_Init+0x218>)
 800c176:	4293      	cmp	r3, r2
 800c178:	d102      	bne.n	800c180 <HAL_SPI_Init+0x70>
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	2b08      	cmp	r3, #8
 800c17e:	d816      	bhi.n	800c1ae <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800c184:	4a69      	ldr	r2, [pc, #420]	@ (800c32c <HAL_SPI_Init+0x21c>)
 800c186:	4293      	cmp	r3, r2
 800c188:	d00e      	beq.n	800c1a8 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4a68      	ldr	r2, [pc, #416]	@ (800c330 <HAL_SPI_Init+0x220>)
 800c190:	4293      	cmp	r3, r2
 800c192:	d009      	beq.n	800c1a8 <HAL_SPI_Init+0x98>
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	4a66      	ldr	r2, [pc, #408]	@ (800c334 <HAL_SPI_Init+0x224>)
 800c19a:	4293      	cmp	r3, r2
 800c19c:	d004      	beq.n	800c1a8 <HAL_SPI_Init+0x98>
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	4a65      	ldr	r2, [pc, #404]	@ (800c338 <HAL_SPI_Init+0x228>)
 800c1a4:	4293      	cmp	r3, r2
 800c1a6:	d104      	bne.n	800c1b2 <HAL_SPI_Init+0xa2>
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2b10      	cmp	r3, #16
 800c1ac:	d901      	bls.n	800c1b2 <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	e0b3      	b.n	800c31a <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800c1b8:	b2db      	uxtb	r3, r3
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d106      	bne.n	800c1cc <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f7f8 fd72 	bl	8004cb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2202      	movs	r2, #2
 800c1d0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	681a      	ldr	r2, [r3, #0]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f022 0201 	bic.w	r2, r2, #1
 800c1e2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	689b      	ldr	r3, [r3, #8]
 800c1ea:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c1ee:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	699b      	ldr	r3, [r3, #24]
 800c1f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c1f8:	d119      	bne.n	800c22e <HAL_SPI_Init+0x11e>
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	685b      	ldr	r3, [r3, #4]
 800c1fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c202:	d103      	bne.n	800c20c <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d008      	beq.n	800c21e <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800c210:	2b00      	cmp	r3, #0
 800c212:	d10c      	bne.n	800c22e <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800c218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c21c:	d107      	bne.n	800c22e <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	681a      	ldr	r2, [r3, #0]
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c22c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	685b      	ldr	r3, [r3, #4]
 800c232:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c236:	2b00      	cmp	r3, #0
 800c238:	d00f      	beq.n	800c25a <HAL_SPI_Init+0x14a>
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	2b06      	cmp	r3, #6
 800c240:	d90b      	bls.n	800c25a <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	430a      	orrs	r2, r1
 800c256:	601a      	str	r2, [r3, #0]
 800c258:	e007      	b.n	800c26a <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	681a      	ldr	r2, [r3, #0]
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c268:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	69da      	ldr	r2, [r3, #28]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c272:	431a      	orrs	r2, r3
 800c274:	68bb      	ldr	r3, [r7, #8]
 800c276:	431a      	orrs	r2, r3
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c27c:	ea42 0103 	orr.w	r1, r2, r3
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	68da      	ldr	r2, [r3, #12]
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	430a      	orrs	r2, r1
 800c28a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c294:	431a      	orrs	r2, r3
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c29a:	431a      	orrs	r2, r3
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	699b      	ldr	r3, [r3, #24]
 800c2a0:	431a      	orrs	r2, r3
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	691b      	ldr	r3, [r3, #16]
 800c2a6:	431a      	orrs	r2, r3
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	695b      	ldr	r3, [r3, #20]
 800c2ac:	431a      	orrs	r2, r3
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6a1b      	ldr	r3, [r3, #32]
 800c2b2:	431a      	orrs	r2, r3
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	685b      	ldr	r3, [r3, #4]
 800c2b8:	431a      	orrs	r2, r3
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c2be:	431a      	orrs	r2, r3
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	689b      	ldr	r3, [r3, #8]
 800c2c4:	431a      	orrs	r2, r3
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c2ca:	431a      	orrs	r2, r3
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2d0:	431a      	orrs	r2, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c2d6:	ea42 0103 	orr.w	r1, r2, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	430a      	orrs	r2, r1
 800c2e4:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d00a      	beq.n	800c308 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	68db      	ldr	r3, [r3, #12]
 800c2f8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	430a      	orrs	r2, r1
 800c306:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2201      	movs	r2, #1
 800c314:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 800c318:	2300      	movs	r3, #0
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	3710      	adds	r7, #16
 800c31e:	46bd      	mov	sp, r7
 800c320:	bd80      	pop	{r7, pc}
 800c322:	bf00      	nop
 800c324:	46002000 	.word	0x46002000
 800c328:	56002000 	.word	0x56002000
 800c32c:	40013000 	.word	0x40013000
 800c330:	50013000 	.word	0x50013000
 800c334:	40003800 	.word	0x40003800
 800c338:	50003800 	.word	0x50003800

0800c33c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b085      	sub	sp, #20
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c348:	095b      	lsrs	r3, r3, #5
 800c34a:	3301      	adds	r3, #1
 800c34c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	68db      	ldr	r3, [r3, #12]
 800c352:	3301      	adds	r3, #1
 800c354:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	3307      	adds	r3, #7
 800c35a:	08db      	lsrs	r3, r3, #3
 800c35c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	68fa      	ldr	r2, [r7, #12]
 800c362:	fb02 f303 	mul.w	r3, r2, r3
}
 800c366:	4618      	mov	r0, r3
 800c368:	3714      	adds	r7, #20
 800c36a:	46bd      	mov	sp, r7
 800c36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c370:	4770      	bx	lr

0800c372 <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800c372:	b480      	push	{r7}
 800c374:	b083      	sub	sp, #12
 800c376:	af00      	add	r7, sp, #0
 800c378:	6078      	str	r0, [r7, #4]
 800c37a:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800c382:	b2db      	uxtb	r3, r3
 800c384:	2b01      	cmp	r3, #1
 800c386:	d12e      	bne.n	800c3e6 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800c38e:	2b01      	cmp	r3, #1
 800c390:	d101      	bne.n	800c396 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800c392:	2302      	movs	r3, #2
 800c394:	e028      	b.n	800c3e8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2201      	movs	r2, #1
 800c39a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2202      	movs	r2, #2
 800c3a2:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	681a      	ldr	r2, [r3, #0]
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	f022 0201 	bic.w	r2, r2, #1
 800c3b4:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	681a      	ldr	r2, [r3, #0]
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800c3c2:	ea42 0103 	orr.w	r1, r2, r3
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	689a      	ldr	r2, [r3, #8]
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	430a      	orrs	r2, r1
 800c3d0:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	e000      	b.n	800c3e8 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800c3e6:	2301      	movs	r3, #1
  }
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	370c      	adds	r7, #12
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f2:	4770      	bx	lr

0800c3f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b082      	sub	sp, #8
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d101      	bne.n	800c406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c402:	2301      	movs	r3, #1
 800c404:	e042      	b.n	800c48c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d106      	bne.n	800c41e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	2200      	movs	r2, #0
 800c414:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c418:	6878      	ldr	r0, [r7, #4]
 800c41a:	f7f8 fcd9 	bl	8004dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2224      	movs	r2, #36	@ 0x24
 800c422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	681a      	ldr	r2, [r3, #0]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f022 0201 	bic.w	r2, r2, #1
 800c434:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d002      	beq.n	800c444 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 fa68 	bl	800c914 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f000 f8c3 	bl	800c5d0 <UART_SetConfig>
 800c44a:	4603      	mov	r3, r0
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d101      	bne.n	800c454 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c450:	2301      	movs	r3, #1
 800c452:	e01b      	b.n	800c48c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	685a      	ldr	r2, [r3, #4]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c462:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	689a      	ldr	r2, [r3, #8]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c472:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f042 0201 	orr.w	r2, r2, #1
 800c482:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 fae7 	bl	800ca58 <UART_CheckIdleState>
 800c48a:	4603      	mov	r3, r0
}
 800c48c:	4618      	mov	r0, r3
 800c48e:	3708      	adds	r7, #8
 800c490:	46bd      	mov	sp, r7
 800c492:	bd80      	pop	{r7, pc}

0800c494 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b08a      	sub	sp, #40	@ 0x28
 800c498:	af02      	add	r7, sp, #8
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	60b9      	str	r1, [r7, #8]
 800c49e:	603b      	str	r3, [r7, #0]
 800c4a0:	4613      	mov	r3, r2
 800c4a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4aa:	2b20      	cmp	r3, #32
 800c4ac:	f040 808b 	bne.w	800c5c6 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d002      	beq.n	800c4bc <HAL_UART_Transmit+0x28>
 800c4b6:	88fb      	ldrh	r3, [r7, #6]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d101      	bne.n	800c4c0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800c4bc:	2301      	movs	r3, #1
 800c4be:	e083      	b.n	800c5c8 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	689b      	ldr	r3, [r3, #8]
 800c4c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4ca:	2b80      	cmp	r3, #128	@ 0x80
 800c4cc:	d107      	bne.n	800c4de <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	689a      	ldr	r2, [r3, #8]
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c4dc:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	2221      	movs	r2, #33	@ 0x21
 800c4ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c4ee:	f7f8 ffa1 	bl	8005434 <HAL_GetTick>
 800c4f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	88fa      	ldrh	r2, [r7, #6]
 800c4f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	88fa      	ldrh	r2, [r7, #6]
 800c500:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	689b      	ldr	r3, [r3, #8]
 800c508:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c50c:	d108      	bne.n	800c520 <HAL_UART_Transmit+0x8c>
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	691b      	ldr	r3, [r3, #16]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d104      	bne.n	800c520 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800c516:	2300      	movs	r3, #0
 800c518:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	61bb      	str	r3, [r7, #24]
 800c51e:	e003      	b.n	800c528 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c524:	2300      	movs	r3, #0
 800c526:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c528:	e030      	b.n	800c58c <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	9300      	str	r3, [sp, #0]
 800c52e:	697b      	ldr	r3, [r7, #20]
 800c530:	2200      	movs	r2, #0
 800c532:	2180      	movs	r1, #128	@ 0x80
 800c534:	68f8      	ldr	r0, [r7, #12]
 800c536:	f000 fb39 	bl	800cbac <UART_WaitOnFlagUntilTimeout>
 800c53a:	4603      	mov	r3, r0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d005      	beq.n	800c54c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	2220      	movs	r2, #32
 800c544:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800c548:	2303      	movs	r3, #3
 800c54a:	e03d      	b.n	800c5c8 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800c54c:	69fb      	ldr	r3, [r7, #28]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d10b      	bne.n	800c56a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c552:	69bb      	ldr	r3, [r7, #24]
 800c554:	881b      	ldrh	r3, [r3, #0]
 800c556:	461a      	mov	r2, r3
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c560:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	3302      	adds	r3, #2
 800c566:	61bb      	str	r3, [r7, #24]
 800c568:	e007      	b.n	800c57a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c56a:	69fb      	ldr	r3, [r7, #28]
 800c56c:	781a      	ldrb	r2, [r3, #0]
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c574:	69fb      	ldr	r3, [r7, #28]
 800c576:	3301      	adds	r3, #1
 800c578:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c580:	b29b      	uxth	r3, r3
 800c582:	3b01      	subs	r3, #1
 800c584:	b29a      	uxth	r2, r3
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c592:	b29b      	uxth	r3, r3
 800c594:	2b00      	cmp	r3, #0
 800c596:	d1c8      	bne.n	800c52a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	9300      	str	r3, [sp, #0]
 800c59c:	697b      	ldr	r3, [r7, #20]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	2140      	movs	r1, #64	@ 0x40
 800c5a2:	68f8      	ldr	r0, [r7, #12]
 800c5a4:	f000 fb02 	bl	800cbac <UART_WaitOnFlagUntilTimeout>
 800c5a8:	4603      	mov	r3, r0
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d005      	beq.n	800c5ba <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2220      	movs	r2, #32
 800c5b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800c5b6:	2303      	movs	r3, #3
 800c5b8:	e006      	b.n	800c5c8 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	2220      	movs	r2, #32
 800c5be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	e000      	b.n	800c5c8 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800c5c6:	2302      	movs	r3, #2
  }
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	3720      	adds	r7, #32
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}

0800c5d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c5d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c5d4:	b094      	sub	sp, #80	@ 0x50
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800c5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5e2:	681a      	ldr	r2, [r3, #0]
 800c5e4:	4b7e      	ldr	r3, [pc, #504]	@ (800c7e0 <UART_SetConfig+0x210>)
 800c5e6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c5e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ea:	689a      	ldr	r2, [r3, #8]
 800c5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5ee:	691b      	ldr	r3, [r3, #16]
 800c5f0:	431a      	orrs	r2, r3
 800c5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5f4:	695b      	ldr	r3, [r3, #20]
 800c5f6:	431a      	orrs	r2, r3
 800c5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c5fa:	69db      	ldr	r3, [r3, #28]
 800c5fc:	4313      	orrs	r3, r2
 800c5fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4977      	ldr	r1, [pc, #476]	@ (800c7e4 <UART_SetConfig+0x214>)
 800c608:	4019      	ands	r1, r3
 800c60a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c60c:	681a      	ldr	r2, [r3, #0]
 800c60e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c610:	430b      	orrs	r3, r1
 800c612:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	685b      	ldr	r3, [r3, #4]
 800c61a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c61e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c620:	68d9      	ldr	r1, [r3, #12]
 800c622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c624:	681a      	ldr	r2, [r3, #0]
 800c626:	ea40 0301 	orr.w	r3, r0, r1
 800c62a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c62e:	699b      	ldr	r3, [r3, #24]
 800c630:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c634:	681a      	ldr	r2, [r3, #0]
 800c636:	4b6a      	ldr	r3, [pc, #424]	@ (800c7e0 <UART_SetConfig+0x210>)
 800c638:	429a      	cmp	r2, r3
 800c63a:	d009      	beq.n	800c650 <UART_SetConfig+0x80>
 800c63c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c63e:	681a      	ldr	r2, [r3, #0]
 800c640:	4b69      	ldr	r3, [pc, #420]	@ (800c7e8 <UART_SetConfig+0x218>)
 800c642:	429a      	cmp	r2, r3
 800c644:	d004      	beq.n	800c650 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c648:	6a1a      	ldr	r2, [r3, #32]
 800c64a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c64c:	4313      	orrs	r3, r2
 800c64e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	689b      	ldr	r3, [r3, #8]
 800c656:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800c65a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800c65e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c664:	430b      	orrs	r3, r1
 800c666:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c66e:	f023 000f 	bic.w	r0, r3, #15
 800c672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c674:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c678:	681a      	ldr	r2, [r3, #0]
 800c67a:	ea40 0301 	orr.w	r3, r0, r1
 800c67e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c682:	681a      	ldr	r2, [r3, #0]
 800c684:	4b59      	ldr	r3, [pc, #356]	@ (800c7ec <UART_SetConfig+0x21c>)
 800c686:	429a      	cmp	r2, r3
 800c688:	d102      	bne.n	800c690 <UART_SetConfig+0xc0>
 800c68a:	2301      	movs	r3, #1
 800c68c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c68e:	e029      	b.n	800c6e4 <UART_SetConfig+0x114>
 800c690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c692:	681a      	ldr	r2, [r3, #0]
 800c694:	4b56      	ldr	r3, [pc, #344]	@ (800c7f0 <UART_SetConfig+0x220>)
 800c696:	429a      	cmp	r2, r3
 800c698:	d102      	bne.n	800c6a0 <UART_SetConfig+0xd0>
 800c69a:	2302      	movs	r3, #2
 800c69c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c69e:	e021      	b.n	800c6e4 <UART_SetConfig+0x114>
 800c6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6a2:	681a      	ldr	r2, [r3, #0]
 800c6a4:	4b53      	ldr	r3, [pc, #332]	@ (800c7f4 <UART_SetConfig+0x224>)
 800c6a6:	429a      	cmp	r2, r3
 800c6a8:	d102      	bne.n	800c6b0 <UART_SetConfig+0xe0>
 800c6aa:	2304      	movs	r3, #4
 800c6ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6ae:	e019      	b.n	800c6e4 <UART_SetConfig+0x114>
 800c6b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6b2:	681a      	ldr	r2, [r3, #0]
 800c6b4:	4b50      	ldr	r3, [pc, #320]	@ (800c7f8 <UART_SetConfig+0x228>)
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	d102      	bne.n	800c6c0 <UART_SetConfig+0xf0>
 800c6ba:	2308      	movs	r3, #8
 800c6bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6be:	e011      	b.n	800c6e4 <UART_SetConfig+0x114>
 800c6c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6c2:	681a      	ldr	r2, [r3, #0]
 800c6c4:	4b4d      	ldr	r3, [pc, #308]	@ (800c7fc <UART_SetConfig+0x22c>)
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d102      	bne.n	800c6d0 <UART_SetConfig+0x100>
 800c6ca:	2310      	movs	r3, #16
 800c6cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6ce:	e009      	b.n	800c6e4 <UART_SetConfig+0x114>
 800c6d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6d2:	681a      	ldr	r2, [r3, #0]
 800c6d4:	4b42      	ldr	r3, [pc, #264]	@ (800c7e0 <UART_SetConfig+0x210>)
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d102      	bne.n	800c6e0 <UART_SetConfig+0x110>
 800c6da:	2320      	movs	r3, #32
 800c6dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6de:	e001      	b.n	800c6e4 <UART_SetConfig+0x114>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c6e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	4b3d      	ldr	r3, [pc, #244]	@ (800c7e0 <UART_SetConfig+0x210>)
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d005      	beq.n	800c6fa <UART_SetConfig+0x12a>
 800c6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6f0:	681a      	ldr	r2, [r3, #0]
 800c6f2:	4b3d      	ldr	r3, [pc, #244]	@ (800c7e8 <UART_SetConfig+0x218>)
 800c6f4:	429a      	cmp	r2, r3
 800c6f6:	f040 8085 	bne.w	800c804 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c6fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	623b      	str	r3, [r7, #32]
 800c700:	627a      	str	r2, [r7, #36]	@ 0x24
 800c702:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c706:	f7fe f9f1 	bl	800aaec <HAL_RCCEx_GetPeriphCLKFreq>
 800c70a:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800c70c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c70e:	2b00      	cmp	r3, #0
 800c710:	f000 80e8 	beq.w	800c8e4 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c718:	4a39      	ldr	r2, [pc, #228]	@ (800c800 <UART_SetConfig+0x230>)
 800c71a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c71e:	461a      	mov	r2, r3
 800c720:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c722:	fbb3 f3f2 	udiv	r3, r3, r2
 800c726:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c72a:	685a      	ldr	r2, [r3, #4]
 800c72c:	4613      	mov	r3, r2
 800c72e:	005b      	lsls	r3, r3, #1
 800c730:	4413      	add	r3, r2
 800c732:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c734:	429a      	cmp	r2, r3
 800c736:	d305      	bcc.n	800c744 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c73a:	685b      	ldr	r3, [r3, #4]
 800c73c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c73e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c740:	429a      	cmp	r2, r3
 800c742:	d903      	bls.n	800c74c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800c744:	2301      	movs	r3, #1
 800c746:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c74a:	e048      	b.n	800c7de <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c74c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c74e:	2200      	movs	r2, #0
 800c750:	61bb      	str	r3, [r7, #24]
 800c752:	61fa      	str	r2, [r7, #28]
 800c754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c758:	4a29      	ldr	r2, [pc, #164]	@ (800c800 <UART_SetConfig+0x230>)
 800c75a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c75e:	b29b      	uxth	r3, r3
 800c760:	2200      	movs	r2, #0
 800c762:	613b      	str	r3, [r7, #16]
 800c764:	617a      	str	r2, [r7, #20]
 800c766:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c76a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800c76e:	f7f3 fd83 	bl	8000278 <__aeabi_uldivmod>
 800c772:	4602      	mov	r2, r0
 800c774:	460b      	mov	r3, r1
 800c776:	4610      	mov	r0, r2
 800c778:	4619      	mov	r1, r3
 800c77a:	f04f 0200 	mov.w	r2, #0
 800c77e:	f04f 0300 	mov.w	r3, #0
 800c782:	020b      	lsls	r3, r1, #8
 800c784:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c788:	0202      	lsls	r2, r0, #8
 800c78a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c78c:	6849      	ldr	r1, [r1, #4]
 800c78e:	0849      	lsrs	r1, r1, #1
 800c790:	2000      	movs	r0, #0
 800c792:	460c      	mov	r4, r1
 800c794:	4605      	mov	r5, r0
 800c796:	eb12 0804 	adds.w	r8, r2, r4
 800c79a:	eb43 0905 	adc.w	r9, r3, r5
 800c79e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7a0:	685b      	ldr	r3, [r3, #4]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	60bb      	str	r3, [r7, #8]
 800c7a6:	60fa      	str	r2, [r7, #12]
 800c7a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c7ac:	4640      	mov	r0, r8
 800c7ae:	4649      	mov	r1, r9
 800c7b0:	f7f3 fd62 	bl	8000278 <__aeabi_uldivmod>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	4613      	mov	r3, r2
 800c7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c7bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c7c2:	d308      	bcc.n	800c7d6 <UART_SetConfig+0x206>
 800c7c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c7ca:	d204      	bcs.n	800c7d6 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800c7cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c7d2:	60da      	str	r2, [r3, #12]
 800c7d4:	e003      	b.n	800c7de <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800c7dc:	e082      	b.n	800c8e4 <UART_SetConfig+0x314>
 800c7de:	e081      	b.n	800c8e4 <UART_SetConfig+0x314>
 800c7e0:	46002400 	.word	0x46002400
 800c7e4:	cfff69f3 	.word	0xcfff69f3
 800c7e8:	56002400 	.word	0x56002400
 800c7ec:	40013800 	.word	0x40013800
 800c7f0:	40004400 	.word	0x40004400
 800c7f4:	40004800 	.word	0x40004800
 800c7f8:	40004c00 	.word	0x40004c00
 800c7fc:	40005000 	.word	0x40005000
 800c800:	0800e904 	.word	0x0800e904
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c806:	69db      	ldr	r3, [r3, #28]
 800c808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c80c:	d13c      	bne.n	800c888 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c80e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c810:	2200      	movs	r2, #0
 800c812:	603b      	str	r3, [r7, #0]
 800c814:	607a      	str	r2, [r7, #4]
 800c816:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c81a:	f7fe f967 	bl	800aaec <HAL_RCCEx_GetPeriphCLKFreq>
 800c81e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c822:	2b00      	cmp	r3, #0
 800c824:	d05e      	beq.n	800c8e4 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c82a:	4a39      	ldr	r2, [pc, #228]	@ (800c910 <UART_SetConfig+0x340>)
 800c82c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c830:	461a      	mov	r2, r3
 800c832:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c834:	fbb3 f3f2 	udiv	r3, r3, r2
 800c838:	005a      	lsls	r2, r3, #1
 800c83a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	085b      	lsrs	r3, r3, #1
 800c840:	441a      	add	r2, r3
 800c842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	fbb2 f3f3 	udiv	r3, r2, r3
 800c84a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c84c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c84e:	2b0f      	cmp	r3, #15
 800c850:	d916      	bls.n	800c880 <UART_SetConfig+0x2b0>
 800c852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c858:	d212      	bcs.n	800c880 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c85a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	f023 030f 	bic.w	r3, r3, #15
 800c862:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c866:	085b      	lsrs	r3, r3, #1
 800c868:	b29b      	uxth	r3, r3
 800c86a:	f003 0307 	and.w	r3, r3, #7
 800c86e:	b29a      	uxth	r2, r3
 800c870:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c872:	4313      	orrs	r3, r2
 800c874:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800c876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c87c:	60da      	str	r2, [r3, #12]
 800c87e:	e031      	b.n	800c8e4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800c880:	2301      	movs	r3, #1
 800c882:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800c886:	e02d      	b.n	800c8e4 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800c888:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c88a:	2200      	movs	r2, #0
 800c88c:	469a      	mov	sl, r3
 800c88e:	4693      	mov	fp, r2
 800c890:	4650      	mov	r0, sl
 800c892:	4659      	mov	r1, fp
 800c894:	f7fe f92a 	bl	800aaec <HAL_RCCEx_GetPeriphCLKFreq>
 800c898:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800c89a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d021      	beq.n	800c8e4 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8a4:	4a1a      	ldr	r2, [pc, #104]	@ (800c910 <UART_SetConfig+0x340>)
 800c8a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c8aa:	461a      	mov	r2, r3
 800c8ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c8ae:	fbb3 f2f2 	udiv	r2, r3, r2
 800c8b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8b4:	685b      	ldr	r3, [r3, #4]
 800c8b6:	085b      	lsrs	r3, r3, #1
 800c8b8:	441a      	add	r2, r3
 800c8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8bc:	685b      	ldr	r3, [r3, #4]
 800c8be:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c8c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8c6:	2b0f      	cmp	r3, #15
 800c8c8:	d909      	bls.n	800c8de <UART_SetConfig+0x30e>
 800c8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8d0:	d205      	bcs.n	800c8de <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c8d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8d4:	b29a      	uxth	r2, r3
 800c8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	60da      	str	r2, [r3, #12]
 800c8dc:	e002      	b.n	800c8e4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e6:	2201      	movs	r2, #1
 800c8e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8ee:	2201      	movs	r2, #1
 800c8f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c8f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c8fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c900:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c904:	4618      	mov	r0, r3
 800c906:	3750      	adds	r7, #80	@ 0x50
 800c908:	46bd      	mov	sp, r7
 800c90a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c90e:	bf00      	nop
 800c910:	0800e904 	.word	0x0800e904

0800c914 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c914:	b480      	push	{r7}
 800c916:	b083      	sub	sp, #12
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c920:	f003 0308 	and.w	r3, r3, #8
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00a      	beq.n	800c93e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	685b      	ldr	r3, [r3, #4]
 800c92e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	430a      	orrs	r2, r1
 800c93c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c942:	f003 0301 	and.w	r3, r3, #1
 800c946:	2b00      	cmp	r3, #0
 800c948:	d00a      	beq.n	800c960 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	685b      	ldr	r3, [r3, #4]
 800c950:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	430a      	orrs	r2, r1
 800c95e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c964:	f003 0302 	and.w	r3, r3, #2
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d00a      	beq.n	800c982 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	430a      	orrs	r2, r1
 800c980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c986:	f003 0304 	and.w	r3, r3, #4
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d00a      	beq.n	800c9a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	685b      	ldr	r3, [r3, #4]
 800c994:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	430a      	orrs	r2, r1
 800c9a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9a8:	f003 0310 	and.w	r3, r3, #16
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d00a      	beq.n	800c9c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	689b      	ldr	r3, [r3, #8]
 800c9b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	430a      	orrs	r2, r1
 800c9c4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9ca:	f003 0320 	and.w	r3, r3, #32
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d00a      	beq.n	800c9e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	430a      	orrs	r2, r1
 800c9e6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d01a      	beq.n	800ca2a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	685b      	ldr	r3, [r3, #4]
 800c9fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	430a      	orrs	r2, r1
 800ca08:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ca0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ca12:	d10a      	bne.n	800ca2a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	685b      	ldr	r3, [r3, #4]
 800ca1a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	430a      	orrs	r2, r1
 800ca28:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d00a      	beq.n	800ca4c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	430a      	orrs	r2, r1
 800ca4a:	605a      	str	r2, [r3, #4]
  }
}
 800ca4c:	bf00      	nop
 800ca4e:	370c      	adds	r7, #12
 800ca50:	46bd      	mov	sp, r7
 800ca52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca56:	4770      	bx	lr

0800ca58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ca58:	b580      	push	{r7, lr}
 800ca5a:	b098      	sub	sp, #96	@ 0x60
 800ca5c:	af02      	add	r7, sp, #8
 800ca5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ca68:	f7f8 fce4 	bl	8005434 <HAL_GetTick>
 800ca6c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f003 0308 	and.w	r3, r3, #8
 800ca78:	2b08      	cmp	r3, #8
 800ca7a:	d12f      	bne.n	800cadc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ca7c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ca80:	9300      	str	r3, [sp, #0]
 800ca82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca84:	2200      	movs	r2, #0
 800ca86:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f000 f88e 	bl	800cbac <UART_WaitOnFlagUntilTimeout>
 800ca90:	4603      	mov	r3, r0
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d022      	beq.n	800cadc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca9e:	e853 3f00 	ldrex	r3, [r3]
 800caa2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800caa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800caa6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800caaa:	653b      	str	r3, [r7, #80]	@ 0x50
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	461a      	mov	r2, r3
 800cab2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cab4:	647b      	str	r3, [r7, #68]	@ 0x44
 800cab6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cab8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800caba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cabc:	e841 2300 	strex	r3, r2, [r1]
 800cac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d1e6      	bne.n	800ca96 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2220      	movs	r2, #32
 800cacc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	2200      	movs	r2, #0
 800cad4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cad8:	2303      	movs	r3, #3
 800cada:	e063      	b.n	800cba4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	f003 0304 	and.w	r3, r3, #4
 800cae6:	2b04      	cmp	r3, #4
 800cae8:	d149      	bne.n	800cb7e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800caea:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800caee:	9300      	str	r3, [sp, #0]
 800caf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800caf2:	2200      	movs	r2, #0
 800caf4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f000 f857 	bl	800cbac <UART_WaitOnFlagUntilTimeout>
 800cafe:	4603      	mov	r3, r0
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d03c      	beq.n	800cb7e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb0c:	e853 3f00 	ldrex	r3, [r3]
 800cb10:	623b      	str	r3, [r7, #32]
   return(result);
 800cb12:	6a3b      	ldr	r3, [r7, #32]
 800cb14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	461a      	mov	r2, r3
 800cb20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb22:	633b      	str	r3, [r7, #48]	@ 0x30
 800cb24:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb2a:	e841 2300 	strex	r3, r2, [r1]
 800cb2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d1e6      	bne.n	800cb04 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	3308      	adds	r3, #8
 800cb3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	e853 3f00 	ldrex	r3, [r3]
 800cb44:	60fb      	str	r3, [r7, #12]
   return(result);
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	f023 0301 	bic.w	r3, r3, #1
 800cb4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	3308      	adds	r3, #8
 800cb54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cb56:	61fa      	str	r2, [r7, #28]
 800cb58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb5a:	69b9      	ldr	r1, [r7, #24]
 800cb5c:	69fa      	ldr	r2, [r7, #28]
 800cb5e:	e841 2300 	strex	r3, r2, [r1]
 800cb62:	617b      	str	r3, [r7, #20]
   return(result);
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d1e5      	bne.n	800cb36 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	2220      	movs	r2, #32
 800cb6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2200      	movs	r2, #0
 800cb76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb7a:	2303      	movs	r3, #3
 800cb7c:	e012      	b.n	800cba4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2220      	movs	r2, #32
 800cb82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	2220      	movs	r2, #32
 800cb8a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2200      	movs	r2, #0
 800cb92:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2200      	movs	r2, #0
 800cb98:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cba2:	2300      	movs	r3, #0
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3758      	adds	r7, #88	@ 0x58
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}

0800cbac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b084      	sub	sp, #16
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	60f8      	str	r0, [r7, #12]
 800cbb4:	60b9      	str	r1, [r7, #8]
 800cbb6:	603b      	str	r3, [r7, #0]
 800cbb8:	4613      	mov	r3, r2
 800cbba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cbbc:	e04f      	b.n	800cc5e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cbbe:	69bb      	ldr	r3, [r7, #24]
 800cbc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbc4:	d04b      	beq.n	800cc5e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cbc6:	f7f8 fc35 	bl	8005434 <HAL_GetTick>
 800cbca:	4602      	mov	r2, r0
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	1ad3      	subs	r3, r2, r3
 800cbd0:	69ba      	ldr	r2, [r7, #24]
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d302      	bcc.n	800cbdc <UART_WaitOnFlagUntilTimeout+0x30>
 800cbd6:	69bb      	ldr	r3, [r7, #24]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d101      	bne.n	800cbe0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800cbdc:	2303      	movs	r3, #3
 800cbde:	e04e      	b.n	800cc7e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f003 0304 	and.w	r3, r3, #4
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d037      	beq.n	800cc5e <UART_WaitOnFlagUntilTimeout+0xb2>
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	2b80      	cmp	r3, #128	@ 0x80
 800cbf2:	d034      	beq.n	800cc5e <UART_WaitOnFlagUntilTimeout+0xb2>
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	2b40      	cmp	r3, #64	@ 0x40
 800cbf8:	d031      	beq.n	800cc5e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	69db      	ldr	r3, [r3, #28]
 800cc00:	f003 0308 	and.w	r3, r3, #8
 800cc04:	2b08      	cmp	r3, #8
 800cc06:	d110      	bne.n	800cc2a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	2208      	movs	r2, #8
 800cc0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cc10:	68f8      	ldr	r0, [r7, #12]
 800cc12:	f000 f838 	bl	800cc86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	2208      	movs	r2, #8
 800cc1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	2200      	movs	r2, #0
 800cc22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800cc26:	2301      	movs	r3, #1
 800cc28:	e029      	b.n	800cc7e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	69db      	ldr	r3, [r3, #28]
 800cc30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cc34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800cc38:	d111      	bne.n	800cc5e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cc42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cc44:	68f8      	ldr	r0, [r7, #12]
 800cc46:	f000 f81e 	bl	800cc86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	2220      	movs	r2, #32
 800cc4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800cc5a:	2303      	movs	r3, #3
 800cc5c:	e00f      	b.n	800cc7e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	69da      	ldr	r2, [r3, #28]
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	4013      	ands	r3, r2
 800cc68:	68ba      	ldr	r2, [r7, #8]
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	bf0c      	ite	eq
 800cc6e:	2301      	moveq	r3, #1
 800cc70:	2300      	movne	r3, #0
 800cc72:	b2db      	uxtb	r3, r3
 800cc74:	461a      	mov	r2, r3
 800cc76:	79fb      	ldrb	r3, [r7, #7]
 800cc78:	429a      	cmp	r2, r3
 800cc7a:	d0a0      	beq.n	800cbbe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cc7c:	2300      	movs	r3, #0
}
 800cc7e:	4618      	mov	r0, r3
 800cc80:	3710      	adds	r7, #16
 800cc82:	46bd      	mov	sp, r7
 800cc84:	bd80      	pop	{r7, pc}

0800cc86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cc86:	b480      	push	{r7}
 800cc88:	b095      	sub	sp, #84	@ 0x54
 800cc8a:	af00      	add	r7, sp, #0
 800cc8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc96:	e853 3f00 	ldrex	r3, [r3]
 800cc9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cc9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cca2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	461a      	mov	r2, r3
 800ccaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccac:	643b      	str	r3, [r7, #64]	@ 0x40
 800ccae:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ccb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ccb4:	e841 2300 	strex	r3, r2, [r1]
 800ccb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ccba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d1e6      	bne.n	800cc8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	3308      	adds	r3, #8
 800ccc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccc8:	6a3b      	ldr	r3, [r7, #32]
 800ccca:	e853 3f00 	ldrex	r3, [r3]
 800ccce:	61fb      	str	r3, [r7, #28]
   return(result);
 800ccd0:	69fb      	ldr	r3, [r7, #28]
 800ccd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ccd6:	f023 0301 	bic.w	r3, r3, #1
 800ccda:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	3308      	adds	r3, #8
 800cce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cce4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cce8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ccea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ccec:	e841 2300 	strex	r3, r2, [r1]
 800ccf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ccf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d1e3      	bne.n	800ccc0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ccfc:	2b01      	cmp	r3, #1
 800ccfe:	d118      	bne.n	800cd32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	e853 3f00 	ldrex	r3, [r3]
 800cd0c:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	f023 0310 	bic.w	r3, r3, #16
 800cd14:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	461a      	mov	r2, r3
 800cd1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd1e:	61bb      	str	r3, [r7, #24]
 800cd20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd22:	6979      	ldr	r1, [r7, #20]
 800cd24:	69ba      	ldr	r2, [r7, #24]
 800cd26:	e841 2300 	strex	r3, r2, [r1]
 800cd2a:	613b      	str	r3, [r7, #16]
   return(result);
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d1e6      	bne.n	800cd00 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	2220      	movs	r2, #32
 800cd36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	2200      	movs	r2, #0
 800cd44:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cd46:	bf00      	nop
 800cd48:	3754      	adds	r7, #84	@ 0x54
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd50:	4770      	bx	lr

0800cd52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cd52:	b480      	push	{r7}
 800cd54:	b085      	sub	sp, #20
 800cd56:	af00      	add	r7, sp, #0
 800cd58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d101      	bne.n	800cd68 <HAL_UARTEx_DisableFifoMode+0x16>
 800cd64:	2302      	movs	r3, #2
 800cd66:	e027      	b.n	800cdb8 <HAL_UARTEx_DisableFifoMode+0x66>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2201      	movs	r2, #1
 800cd6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	2224      	movs	r2, #36	@ 0x24
 800cd74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	681a      	ldr	r2, [r3, #0]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f022 0201 	bic.w	r2, r2, #1
 800cd8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cd96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2200      	movs	r2, #0
 800cd9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68fa      	ldr	r2, [r7, #12]
 800cda4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2220      	movs	r2, #32
 800cdaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cdb6:	2300      	movs	r3, #0
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3714      	adds	r7, #20
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr

0800cdc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b084      	sub	sp, #16
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
 800cdcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cdd4:	2b01      	cmp	r3, #1
 800cdd6:	d101      	bne.n	800cddc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cdd8:	2302      	movs	r3, #2
 800cdda:	e02d      	b.n	800ce38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	2201      	movs	r2, #1
 800cde0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	2224      	movs	r2, #36	@ 0x24
 800cde8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	681a      	ldr	r2, [r3, #0]
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	f022 0201 	bic.w	r2, r2, #1
 800ce02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	689b      	ldr	r3, [r3, #8]
 800ce0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	683a      	ldr	r2, [r7, #0]
 800ce14:	430a      	orrs	r2, r1
 800ce16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f000 f84f 	bl	800cebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	68fa      	ldr	r2, [r7, #12]
 800ce24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	2220      	movs	r2, #32
 800ce2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2200      	movs	r2, #0
 800ce32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ce36:	2300      	movs	r3, #0
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3710      	adds	r7, #16
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b084      	sub	sp, #16
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
 800ce48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ce50:	2b01      	cmp	r3, #1
 800ce52:	d101      	bne.n	800ce58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ce54:	2302      	movs	r3, #2
 800ce56:	e02d      	b.n	800ceb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	2201      	movs	r2, #1
 800ce5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2224      	movs	r2, #36	@ 0x24
 800ce64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	681a      	ldr	r2, [r3, #0]
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f022 0201 	bic.w	r2, r2, #1
 800ce7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	689b      	ldr	r3, [r3, #8]
 800ce86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	683a      	ldr	r2, [r7, #0]
 800ce90:	430a      	orrs	r2, r1
 800ce92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f000 f811 	bl	800cebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	68fa      	ldr	r2, [r7, #12]
 800cea0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	2220      	movs	r2, #32
 800cea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	2200      	movs	r2, #0
 800ceae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ceb2:	2300      	movs	r3, #0
}
 800ceb4:	4618      	mov	r0, r3
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}

0800cebc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cebc:	b480      	push	{r7}
 800cebe:	b085      	sub	sp, #20
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d108      	bne.n	800cede <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	2201      	movs	r2, #1
 800ced0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2201      	movs	r2, #1
 800ced8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cedc:	e031      	b.n	800cf42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cede:	2308      	movs	r3, #8
 800cee0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cee2:	2308      	movs	r3, #8
 800cee4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	0e5b      	lsrs	r3, r3, #25
 800ceee:	b2db      	uxtb	r3, r3
 800cef0:	f003 0307 	and.w	r3, r3, #7
 800cef4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	689b      	ldr	r3, [r3, #8]
 800cefc:	0f5b      	lsrs	r3, r3, #29
 800cefe:	b2db      	uxtb	r3, r3
 800cf00:	f003 0307 	and.w	r3, r3, #7
 800cf04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cf06:	7bbb      	ldrb	r3, [r7, #14]
 800cf08:	7b3a      	ldrb	r2, [r7, #12]
 800cf0a:	4911      	ldr	r1, [pc, #68]	@ (800cf50 <UARTEx_SetNbDataToProcess+0x94>)
 800cf0c:	5c8a      	ldrb	r2, [r1, r2]
 800cf0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cf12:	7b3a      	ldrb	r2, [r7, #12]
 800cf14:	490f      	ldr	r1, [pc, #60]	@ (800cf54 <UARTEx_SetNbDataToProcess+0x98>)
 800cf16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cf18:	fb93 f3f2 	sdiv	r3, r3, r2
 800cf1c:	b29a      	uxth	r2, r3
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cf24:	7bfb      	ldrb	r3, [r7, #15]
 800cf26:	7b7a      	ldrb	r2, [r7, #13]
 800cf28:	4909      	ldr	r1, [pc, #36]	@ (800cf50 <UARTEx_SetNbDataToProcess+0x94>)
 800cf2a:	5c8a      	ldrb	r2, [r1, r2]
 800cf2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cf30:	7b7a      	ldrb	r2, [r7, #13]
 800cf32:	4908      	ldr	r1, [pc, #32]	@ (800cf54 <UARTEx_SetNbDataToProcess+0x98>)
 800cf34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cf36:	fb93 f3f2 	sdiv	r3, r3, r2
 800cf3a:	b29a      	uxth	r2, r3
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cf42:	bf00      	nop
 800cf44:	3714      	adds	r7, #20
 800cf46:	46bd      	mov	sp, r7
 800cf48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf4c:	4770      	bx	lr
 800cf4e:	bf00      	nop
 800cf50:	0800e91c 	.word	0x0800e91c
 800cf54:	0800e924 	.word	0x0800e924

0800cf58 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b083      	sub	sp, #12
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
 800cf60:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f043 0202 	orr.w	r2, r3, #2
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	685a      	ldr	r2, [r3, #4]
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	021b      	lsls	r3, r3, #8
 800cf78:	431a      	orrs	r2, r3
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	f023 0202 	bic.w	r2, r3, #2
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	601a      	str	r2, [r3, #0]
}
 800cf8a:	bf00      	nop
 800cf8c:	370c      	adds	r7, #12
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr

0800cf96 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800cf96:	b480      	push	{r7}
 800cf98:	b08b      	sub	sp, #44	@ 0x2c
 800cf9a:	af00      	add	r7, sp, #0
 800cf9c:	60f8      	str	r0, [r7, #12]
 800cf9e:	60b9      	str	r1, [r7, #8]
 800cfa0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	681a      	ldr	r2, [r3, #0]
 800cfa6:	68bb      	ldr	r3, [r7, #8]
 800cfa8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfaa:	697b      	ldr	r3, [r7, #20]
 800cfac:	fa93 f3a3 	rbit	r3, r3
 800cfb0:	613b      	str	r3, [r7, #16]
  return result;
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800cfb6:	69bb      	ldr	r3, [r7, #24]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d101      	bne.n	800cfc0 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800cfbc:	2320      	movs	r3, #32
 800cfbe:	e003      	b.n	800cfc8 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800cfc0:	69bb      	ldr	r3, [r7, #24]
 800cfc2:	fab3 f383 	clz	r3, r3
 800cfc6:	b2db      	uxtb	r3, r3
 800cfc8:	005b      	lsls	r3, r3, #1
 800cfca:	2103      	movs	r1, #3
 800cfcc:	fa01 f303 	lsl.w	r3, r1, r3
 800cfd0:	43db      	mvns	r3, r3
 800cfd2:	401a      	ands	r2, r3
 800cfd4:	68bb      	ldr	r3, [r7, #8]
 800cfd6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800cfd8:	6a3b      	ldr	r3, [r7, #32]
 800cfda:	fa93 f3a3 	rbit	r3, r3
 800cfde:	61fb      	str	r3, [r7, #28]
  return result;
 800cfe0:	69fb      	ldr	r3, [r7, #28]
 800cfe2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800cfe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d101      	bne.n	800cfee <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800cfea:	2320      	movs	r3, #32
 800cfec:	e003      	b.n	800cff6 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800cfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cff0:	fab3 f383 	clz	r3, r3
 800cff4:	b2db      	uxtb	r3, r3
 800cff6:	005b      	lsls	r3, r3, #1
 800cff8:	6879      	ldr	r1, [r7, #4]
 800cffa:	fa01 f303 	lsl.w	r3, r1, r3
 800cffe:	431a      	orrs	r2, r3
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 800d004:	bf00      	nop
 800d006:	372c      	adds	r7, #44	@ 0x2c
 800d008:	46bd      	mov	sp, r7
 800d00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00e:	4770      	bx	lr

0800d010 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800d010:	b480      	push	{r7}
 800d012:	b085      	sub	sp, #20
 800d014:	af00      	add	r7, sp, #0
 800d016:	60f8      	str	r0, [r7, #12]
 800d018:	60b9      	str	r1, [r7, #8]
 800d01a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	685a      	ldr	r2, [r3, #4]
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	43db      	mvns	r3, r3
 800d024:	401a      	ands	r2, r3
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	6879      	ldr	r1, [r7, #4]
 800d02a:	fb01 f303 	mul.w	r3, r1, r3
 800d02e:	431a      	orrs	r2, r3
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	605a      	str	r2, [r3, #4]
}
 800d034:	bf00      	nop
 800d036:	3714      	adds	r7, #20
 800d038:	46bd      	mov	sp, r7
 800d03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03e:	4770      	bx	lr

0800d040 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800d040:	b480      	push	{r7}
 800d042:	b08b      	sub	sp, #44	@ 0x2c
 800d044:	af00      	add	r7, sp, #0
 800d046:	60f8      	str	r0, [r7, #12]
 800d048:	60b9      	str	r1, [r7, #8]
 800d04a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	689a      	ldr	r2, [r3, #8]
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d054:	697b      	ldr	r3, [r7, #20]
 800d056:	fa93 f3a3 	rbit	r3, r3
 800d05a:	613b      	str	r3, [r7, #16]
  return result;
 800d05c:	693b      	ldr	r3, [r7, #16]
 800d05e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d060:	69bb      	ldr	r3, [r7, #24]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d101      	bne.n	800d06a <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800d066:	2320      	movs	r3, #32
 800d068:	e003      	b.n	800d072 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800d06a:	69bb      	ldr	r3, [r7, #24]
 800d06c:	fab3 f383 	clz	r3, r3
 800d070:	b2db      	uxtb	r3, r3
 800d072:	005b      	lsls	r3, r3, #1
 800d074:	2103      	movs	r1, #3
 800d076:	fa01 f303 	lsl.w	r3, r1, r3
 800d07a:	43db      	mvns	r3, r3
 800d07c:	401a      	ands	r2, r3
 800d07e:	68bb      	ldr	r3, [r7, #8]
 800d080:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d082:	6a3b      	ldr	r3, [r7, #32]
 800d084:	fa93 f3a3 	rbit	r3, r3
 800d088:	61fb      	str	r3, [r7, #28]
  return result;
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800d08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d090:	2b00      	cmp	r3, #0
 800d092:	d101      	bne.n	800d098 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800d094:	2320      	movs	r3, #32
 800d096:	e003      	b.n	800d0a0 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800d098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09a:	fab3 f383 	clz	r3, r3
 800d09e:	b2db      	uxtb	r3, r3
 800d0a0:	005b      	lsls	r3, r3, #1
 800d0a2:	6879      	ldr	r1, [r7, #4]
 800d0a4:	fa01 f303 	lsl.w	r3, r1, r3
 800d0a8:	431a      	orrs	r2, r3
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)));
}
 800d0ae:	bf00      	nop
 800d0b0:	372c      	adds	r7, #44	@ 0x2c
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b8:	4770      	bx	lr

0800d0ba <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800d0ba:	b480      	push	{r7}
 800d0bc:	b08b      	sub	sp, #44	@ 0x2c
 800d0be:	af00      	add	r7, sp, #0
 800d0c0:	60f8      	str	r0, [r7, #12]
 800d0c2:	60b9      	str	r1, [r7, #8]
 800d0c4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	68da      	ldr	r2, [r3, #12]
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	fa93 f3a3 	rbit	r3, r3
 800d0d4:	613b      	str	r3, [r7, #16]
  return result;
 800d0d6:	693b      	ldr	r3, [r7, #16]
 800d0d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d0da:	69bb      	ldr	r3, [r7, #24]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d101      	bne.n	800d0e4 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800d0e0:	2320      	movs	r3, #32
 800d0e2:	e003      	b.n	800d0ec <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800d0e4:	69bb      	ldr	r3, [r7, #24]
 800d0e6:	fab3 f383 	clz	r3, r3
 800d0ea:	b2db      	uxtb	r3, r3
 800d0ec:	005b      	lsls	r3, r3, #1
 800d0ee:	2103      	movs	r1, #3
 800d0f0:	fa01 f303 	lsl.w	r3, r1, r3
 800d0f4:	43db      	mvns	r3, r3
 800d0f6:	401a      	ands	r2, r3
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d0fc:	6a3b      	ldr	r3, [r7, #32]
 800d0fe:	fa93 f3a3 	rbit	r3, r3
 800d102:	61fb      	str	r3, [r7, #28]
  return result;
 800d104:	69fb      	ldr	r3, [r7, #28]
 800d106:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800d108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d101      	bne.n	800d112 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800d10e:	2320      	movs	r3, #32
 800d110:	e003      	b.n	800d11a <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800d112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d114:	fab3 f383 	clz	r3, r3
 800d118:	b2db      	uxtb	r3, r3
 800d11a:	005b      	lsls	r3, r3, #1
 800d11c:	6879      	ldr	r1, [r7, #4]
 800d11e:	fa01 f303 	lsl.w	r3, r1, r3
 800d122:	431a      	orrs	r2, r3
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 800d128:	bf00      	nop
 800d12a:	372c      	adds	r7, #44	@ 0x2c
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr

0800d134 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d134:	b480      	push	{r7}
 800d136:	b08b      	sub	sp, #44	@ 0x2c
 800d138:	af00      	add	r7, sp, #0
 800d13a:	60f8      	str	r0, [r7, #12]
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	6a1a      	ldr	r2, [r3, #32]
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d148:	697b      	ldr	r3, [r7, #20]
 800d14a:	fa93 f3a3 	rbit	r3, r3
 800d14e:	613b      	str	r3, [r7, #16]
  return result;
 800d150:	693b      	ldr	r3, [r7, #16]
 800d152:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d154:	69bb      	ldr	r3, [r7, #24]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d101      	bne.n	800d15e <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800d15a:	2320      	movs	r3, #32
 800d15c:	e003      	b.n	800d166 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800d15e:	69bb      	ldr	r3, [r7, #24]
 800d160:	fab3 f383 	clz	r3, r3
 800d164:	b2db      	uxtb	r3, r3
 800d166:	009b      	lsls	r3, r3, #2
 800d168:	210f      	movs	r1, #15
 800d16a:	fa01 f303 	lsl.w	r3, r1, r3
 800d16e:	43db      	mvns	r3, r3
 800d170:	401a      	ands	r2, r3
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d176:	6a3b      	ldr	r3, [r7, #32]
 800d178:	fa93 f3a3 	rbit	r3, r3
 800d17c:	61fb      	str	r3, [r7, #28]
  return result;
 800d17e:	69fb      	ldr	r3, [r7, #28]
 800d180:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800d182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d184:	2b00      	cmp	r3, #0
 800d186:	d101      	bne.n	800d18c <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800d188:	2320      	movs	r3, #32
 800d18a:	e003      	b.n	800d194 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800d18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d18e:	fab3 f383 	clz	r3, r3
 800d192:	b2db      	uxtb	r3, r3
 800d194:	009b      	lsls	r3, r3, #2
 800d196:	6879      	ldr	r1, [r7, #4]
 800d198:	fa01 f303 	lsl.w	r3, r1, r3
 800d19c:	431a      	orrs	r2, r3
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)));
}
 800d1a2:	bf00      	nop
 800d1a4:	372c      	adds	r7, #44	@ 0x2c
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr

0800d1ae <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d1ae:	b480      	push	{r7}
 800d1b0:	b08b      	sub	sp, #44	@ 0x2c
 800d1b2:	af00      	add	r7, sp, #0
 800d1b4:	60f8      	str	r0, [r7, #12]
 800d1b6:	60b9      	str	r1, [r7, #8]
 800d1b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d1be:	68bb      	ldr	r3, [r7, #8]
 800d1c0:	0a1b      	lsrs	r3, r3, #8
 800d1c2:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	fa93 f3a3 	rbit	r3, r3
 800d1ca:	613b      	str	r3, [r7, #16]
  return result;
 800d1cc:	693b      	ldr	r3, [r7, #16]
 800d1ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800d1d0:	69bb      	ldr	r3, [r7, #24]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d101      	bne.n	800d1da <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800d1d6:	2320      	movs	r3, #32
 800d1d8:	e003      	b.n	800d1e2 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800d1da:	69bb      	ldr	r3, [r7, #24]
 800d1dc:	fab3 f383 	clz	r3, r3
 800d1e0:	b2db      	uxtb	r3, r3
 800d1e2:	009b      	lsls	r3, r3, #2
 800d1e4:	210f      	movs	r1, #15
 800d1e6:	fa01 f303 	lsl.w	r3, r1, r3
 800d1ea:	43db      	mvns	r3, r3
 800d1ec:	401a      	ands	r2, r3
 800d1ee:	68bb      	ldr	r3, [r7, #8]
 800d1f0:	0a1b      	lsrs	r3, r3, #8
 800d1f2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d1f4:	6a3b      	ldr	r3, [r7, #32]
 800d1f6:	fa93 f3a3 	rbit	r3, r3
 800d1fa:	61fb      	str	r3, [r7, #28]
  return result;
 800d1fc:	69fb      	ldr	r3, [r7, #28]
 800d1fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800d200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d202:	2b00      	cmp	r3, #0
 800d204:	d101      	bne.n	800d20a <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800d206:	2320      	movs	r3, #32
 800d208:	e003      	b.n	800d212 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800d20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d20c:	fab3 f383 	clz	r3, r3
 800d210:	b2db      	uxtb	r3, r3
 800d212:	009b      	lsls	r3, r3, #2
 800d214:	6879      	ldr	r1, [r7, #4]
 800d216:	fa01 f303 	lsl.w	r3, r1, r3
 800d21a:	431a      	orrs	r2, r3
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)));
}
 800d220:	bf00      	nop
 800d222:	372c      	adds	r7, #44	@ 0x2c
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr

0800d22c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b08a      	sub	sp, #40	@ 0x28
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
 800d234:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800d236:	683b      	ldr	r3, [r7, #0]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d23c:	69bb      	ldr	r3, [r7, #24]
 800d23e:	fa93 f3a3 	rbit	r3, r3
 800d242:	617b      	str	r3, [r7, #20]
  return result;
 800d244:	697b      	ldr	r3, [r7, #20]
 800d246:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800d248:	69fb      	ldr	r3, [r7, #28]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d101      	bne.n	800d252 <LL_GPIO_Init+0x26>
    return 32U;
 800d24e:	2320      	movs	r3, #32
 800d250:	e003      	b.n	800d25a <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800d252:	69fb      	ldr	r3, [r7, #28]
 800d254:	fab3 f383 	clz	r3, r3
 800d258:	b2db      	uxtb	r3, r3
 800d25a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800d25c:	e058      	b.n	800d310 <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800d25e:	683b      	ldr	r3, [r7, #0]
 800d260:	681a      	ldr	r2, [r3, #0]
 800d262:	2101      	movs	r1, #1
 800d264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d266:	fa01 f303 	lsl.w	r3, r1, r3
 800d26a:	4013      	ands	r3, r2
 800d26c:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 800d26e:	6a3b      	ldr	r3, [r7, #32]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d04a      	beq.n	800d30a <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	685b      	ldr	r3, [r3, #4]
 800d278:	2b01      	cmp	r3, #1
 800d27a:	d003      	beq.n	800d284 <LL_GPIO_Init+0x58>
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	685b      	ldr	r3, [r3, #4]
 800d280:	2b02      	cmp	r3, #2
 800d282:	d10e      	bne.n	800d2a2 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	689b      	ldr	r3, [r3, #8]
 800d288:	461a      	mov	r2, r3
 800d28a:	6a39      	ldr	r1, [r7, #32]
 800d28c:	6878      	ldr	r0, [r7, #4]
 800d28e:	f7ff fed7 	bl	800d040 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	6819      	ldr	r1, [r3, #0]
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	461a      	mov	r2, r3
 800d29c:	6878      	ldr	r0, [r7, #4]
 800d29e:	f7ff feb7 	bl	800d010 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	691b      	ldr	r3, [r3, #16]
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	6a39      	ldr	r1, [r7, #32]
 800d2aa:	6878      	ldr	r0, [r7, #4]
 800d2ac:	f7ff ff05 	bl	800d0ba <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	685b      	ldr	r3, [r3, #4]
 800d2b4:	2b02      	cmp	r3, #2
 800d2b6:	d121      	bne.n	800d2fc <LL_GPIO_Init+0xd0>
 800d2b8:	6a3b      	ldr	r3, [r7, #32]
 800d2ba:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	fa93 f3a3 	rbit	r3, r3
 800d2c2:	60bb      	str	r3, [r7, #8]
  return result;
 800d2c4:	68bb      	ldr	r3, [r7, #8]
 800d2c6:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d101      	bne.n	800d2d2 <LL_GPIO_Init+0xa6>
    return 32U;
 800d2ce:	2320      	movs	r3, #32
 800d2d0:	e003      	b.n	800d2da <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 800d2d2:	693b      	ldr	r3, [r7, #16]
 800d2d4:	fab3 f383 	clz	r3, r3
 800d2d8:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 800d2da:	2b07      	cmp	r3, #7
 800d2dc:	d807      	bhi.n	800d2ee <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	695b      	ldr	r3, [r3, #20]
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	6a39      	ldr	r1, [r7, #32]
 800d2e6:	6878      	ldr	r0, [r7, #4]
 800d2e8:	f7ff ff24 	bl	800d134 <LL_GPIO_SetAFPin_0_7>
 800d2ec:	e006      	b.n	800d2fc <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d2ee:	683b      	ldr	r3, [r7, #0]
 800d2f0:	695b      	ldr	r3, [r3, #20]
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	6a39      	ldr	r1, [r7, #32]
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f7ff ff59 	bl	800d1ae <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d2fc:	683b      	ldr	r3, [r7, #0]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	461a      	mov	r2, r3
 800d302:	6a39      	ldr	r1, [r7, #32]
 800d304:	6878      	ldr	r0, [r7, #4]
 800d306:	f7ff fe46 	bl	800cf96 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800d30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d30c:	3301      	adds	r3, #1
 800d30e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800d310:	683b      	ldr	r3, [r7, #0]
 800d312:	681a      	ldr	r2, [r3, #0]
 800d314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d316:	fa22 f303 	lsr.w	r3, r2, r3
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d19f      	bne.n	800d25e <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800d31e:	2300      	movs	r3, #0
}
 800d320:	4618      	mov	r0, r3
 800d322:	3728      	adds	r7, #40	@ 0x28
 800d324:	46bd      	mov	sp, r7
 800d326:	bd80      	pop	{r7, pc}

0800d328 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d328:	b084      	sub	sp, #16
 800d32a:	b580      	push	{r7, lr}
 800d32c:	b084      	sub	sp, #16
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
 800d332:	f107 001c 	add.w	r0, r7, #28
 800d336:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	68db      	ldr	r3, [r3, #12]
 800d33e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800d346:	6878      	ldr	r0, [r7, #4]
 800d348:	f000 fa6c 	bl	800d824 <USB_CoreReset>
 800d34c:	4603      	mov	r3, r0
 800d34e:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800d350:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d354:	2b00      	cmp	r3, #0
 800d356:	d106      	bne.n	800d366 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d35c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	639a      	str	r2, [r3, #56]	@ 0x38
 800d364:	e005      	b.n	800d372 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d36a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800d372:	7bfb      	ldrb	r3, [r7, #15]
}
 800d374:	4618      	mov	r0, r3
 800d376:	3710      	adds	r7, #16
 800d378:	46bd      	mov	sp, r7
 800d37a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d37e:	b004      	add	sp, #16
 800d380:	4770      	bx	lr

0800d382 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d382:	b480      	push	{r7}
 800d384:	b083      	sub	sp, #12
 800d386:	af00      	add	r7, sp, #0
 800d388:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	689b      	ldr	r3, [r3, #8]
 800d38e:	f023 0201 	bic.w	r2, r3, #1
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d396:	2300      	movs	r3, #0
}
 800d398:	4618      	mov	r0, r3
 800d39a:	370c      	adds	r7, #12
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b084      	sub	sp, #16
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	68db      	ldr	r3, [r3, #12]
 800d3b8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d3c0:	78fb      	ldrb	r3, [r7, #3]
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	d115      	bne.n	800d3f2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	68db      	ldr	r3, [r3, #12]
 800d3ca:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d3d2:	200a      	movs	r0, #10
 800d3d4:	f7f8 f83a 	bl	800544c <HAL_Delay>
      ms += 10U;
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	330a      	adds	r3, #10
 800d3dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f000 fa12 	bl	800d808 <USB_GetMode>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	2b01      	cmp	r3, #1
 800d3e8:	d01e      	beq.n	800d428 <USB_SetCurrentMode+0x84>
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2bc7      	cmp	r3, #199	@ 0xc7
 800d3ee:	d9f0      	bls.n	800d3d2 <USB_SetCurrentMode+0x2e>
 800d3f0:	e01a      	b.n	800d428 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800d3f2:	78fb      	ldrb	r3, [r7, #3]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d115      	bne.n	800d424 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	68db      	ldr	r3, [r3, #12]
 800d3fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800d404:	200a      	movs	r0, #10
 800d406:	f7f8 f821 	bl	800544c <HAL_Delay>
      ms += 10U;
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	330a      	adds	r3, #10
 800d40e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800d410:	6878      	ldr	r0, [r7, #4]
 800d412:	f000 f9f9 	bl	800d808 <USB_GetMode>
 800d416:	4603      	mov	r3, r0
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d005      	beq.n	800d428 <USB_SetCurrentMode+0x84>
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2bc7      	cmp	r3, #199	@ 0xc7
 800d420:	d9f0      	bls.n	800d404 <USB_SetCurrentMode+0x60>
 800d422:	e001      	b.n	800d428 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d424:	2301      	movs	r3, #1
 800d426:	e005      	b.n	800d434 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	2bc8      	cmp	r3, #200	@ 0xc8
 800d42c:	d101      	bne.n	800d432 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d42e:	2301      	movs	r3, #1
 800d430:	e000      	b.n	800d434 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d432:	2300      	movs	r3, #0
}
 800d434:	4618      	mov	r0, r3
 800d436:	3710      	adds	r7, #16
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}

0800d43c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d43c:	b084      	sub	sp, #16
 800d43e:	b580      	push	{r7, lr}
 800d440:	b086      	sub	sp, #24
 800d442:	af00      	add	r7, sp, #0
 800d444:	6078      	str	r0, [r7, #4]
 800d446:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800d44a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d44e:	2300      	movs	r3, #0
 800d450:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d456:	2300      	movs	r3, #0
 800d458:	613b      	str	r3, [r7, #16]
 800d45a:	e009      	b.n	800d470 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d45c:	687a      	ldr	r2, [r7, #4]
 800d45e:	693b      	ldr	r3, [r7, #16]
 800d460:	3340      	adds	r3, #64	@ 0x40
 800d462:	009b      	lsls	r3, r3, #2
 800d464:	4413      	add	r3, r2
 800d466:	2200      	movs	r2, #0
 800d468:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d46a:	693b      	ldr	r3, [r7, #16]
 800d46c:	3301      	adds	r3, #1
 800d46e:	613b      	str	r3, [r7, #16]
 800d470:	693b      	ldr	r3, [r7, #16]
 800d472:	2b0e      	cmp	r3, #14
 800d474:	d9f2      	bls.n	800d45c <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d476:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d11c      	bne.n	800d4b8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d484:	685b      	ldr	r3, [r3, #4]
 800d486:	68fa      	ldr	r2, [r7, #12]
 800d488:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d48c:	f043 0302 	orr.w	r3, r3, #2
 800d490:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d496:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	601a      	str	r2, [r3, #0]
 800d4b6:	e005      	b.n	800d4c4 <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d4ca:	461a      	mov	r2, r3
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d4d0:	2103      	movs	r1, #3
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f000 f95e 	bl	800d794 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d4d8:	2110      	movs	r1, #16
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f000 f8fa 	bl	800d6d4 <USB_FlushTxFifo>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d001      	beq.n	800d4ea <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f000 f924 	bl	800d738 <USB_FlushRxFifo>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d001      	beq.n	800d4fa <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800d4f6:	2301      	movs	r3, #1
 800d4f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d500:	461a      	mov	r2, r3
 800d502:	2300      	movs	r3, #0
 800d504:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d50c:	461a      	mov	r2, r3
 800d50e:	2300      	movs	r3, #0
 800d510:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d518:	461a      	mov	r2, r3
 800d51a:	2300      	movs	r3, #0
 800d51c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d51e:	2300      	movs	r3, #0
 800d520:	613b      	str	r3, [r7, #16]
 800d522:	e043      	b.n	800d5ac <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	015a      	lsls	r2, r3, #5
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	4413      	add	r3, r2
 800d52c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d536:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d53a:	d118      	bne.n	800d56e <USB_DevInit+0x132>
    {
      if (i == 0U)
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d10a      	bne.n	800d558 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d542:	693b      	ldr	r3, [r7, #16]
 800d544:	015a      	lsls	r2, r3, #5
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	4413      	add	r3, r2
 800d54a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d54e:	461a      	mov	r2, r3
 800d550:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d554:	6013      	str	r3, [r2, #0]
 800d556:	e013      	b.n	800d580 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	015a      	lsls	r2, r3, #5
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	4413      	add	r3, r2
 800d560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d564:	461a      	mov	r2, r3
 800d566:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d56a:	6013      	str	r3, [r2, #0]
 800d56c:	e008      	b.n	800d580 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d56e:	693b      	ldr	r3, [r7, #16]
 800d570:	015a      	lsls	r2, r3, #5
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	4413      	add	r3, r2
 800d576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d57a:	461a      	mov	r2, r3
 800d57c:	2300      	movs	r3, #0
 800d57e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d580:	693b      	ldr	r3, [r7, #16]
 800d582:	015a      	lsls	r2, r3, #5
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	4413      	add	r3, r2
 800d588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d58c:	461a      	mov	r2, r3
 800d58e:	2300      	movs	r3, #0
 800d590:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d592:	693b      	ldr	r3, [r7, #16]
 800d594:	015a      	lsls	r2, r3, #5
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	4413      	add	r3, r2
 800d59a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d59e:	461a      	mov	r2, r3
 800d5a0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d5a4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	3301      	adds	r3, #1
 800d5aa:	613b      	str	r3, [r7, #16]
 800d5ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	693b      	ldr	r3, [r7, #16]
 800d5b4:	4293      	cmp	r3, r2
 800d5b6:	d3b5      	bcc.n	800d524 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d5b8:	2300      	movs	r3, #0
 800d5ba:	613b      	str	r3, [r7, #16]
 800d5bc:	e043      	b.n	800d646 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d5be:	693b      	ldr	r3, [r7, #16]
 800d5c0:	015a      	lsls	r2, r3, #5
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	4413      	add	r3, r2
 800d5c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d5d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d5d4:	d118      	bne.n	800d608 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d10a      	bne.n	800d5f2 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d5dc:	693b      	ldr	r3, [r7, #16]
 800d5de:	015a      	lsls	r2, r3, #5
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	4413      	add	r3, r2
 800d5e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5e8:	461a      	mov	r2, r3
 800d5ea:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d5ee:	6013      	str	r3, [r2, #0]
 800d5f0:	e013      	b.n	800d61a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d5f2:	693b      	ldr	r3, [r7, #16]
 800d5f4:	015a      	lsls	r2, r3, #5
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	4413      	add	r3, r2
 800d5fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5fe:	461a      	mov	r2, r3
 800d600:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800d604:	6013      	str	r3, [r2, #0]
 800d606:	e008      	b.n	800d61a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d608:	693b      	ldr	r3, [r7, #16]
 800d60a:	015a      	lsls	r2, r3, #5
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	4413      	add	r3, r2
 800d610:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d614:	461a      	mov	r2, r3
 800d616:	2300      	movs	r3, #0
 800d618:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	015a      	lsls	r2, r3, #5
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	4413      	add	r3, r2
 800d622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d626:	461a      	mov	r2, r3
 800d628:	2300      	movs	r3, #0
 800d62a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	015a      	lsls	r2, r3, #5
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	4413      	add	r3, r2
 800d634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d638:	461a      	mov	r2, r3
 800d63a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800d63e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d640:	693b      	ldr	r3, [r7, #16]
 800d642:	3301      	adds	r3, #1
 800d644:	613b      	str	r3, [r7, #16]
 800d646:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d64a:	461a      	mov	r2, r3
 800d64c:	693b      	ldr	r3, [r7, #16]
 800d64e:	4293      	cmp	r3, r2
 800d650:	d3b5      	bcc.n	800d5be <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d658:	691b      	ldr	r3, [r3, #16]
 800d65a:	68fa      	ldr	r2, [r7, #12]
 800d65c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d664:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2200      	movs	r2, #0
 800d66a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800d672:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d674:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d105      	bne.n	800d688 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	699b      	ldr	r3, [r3, #24]
 800d680:	f043 0210 	orr.w	r2, r3, #16
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	699a      	ldr	r2, [r3, #24]
 800d68c:	4b10      	ldr	r3, [pc, #64]	@ (800d6d0 <USB_DevInit+0x294>)
 800d68e:	4313      	orrs	r3, r2
 800d690:	687a      	ldr	r2, [r7, #4]
 800d692:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d694:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d005      	beq.n	800d6a8 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	699b      	ldr	r3, [r3, #24]
 800d6a0:	f043 0208 	orr.w	r2, r3, #8
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d6a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800d6ac:	2b01      	cmp	r3, #1
 800d6ae:	d107      	bne.n	800d6c0 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	699b      	ldr	r3, [r3, #24]
 800d6b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d6b8:	f043 0304 	orr.w	r3, r3, #4
 800d6bc:	687a      	ldr	r2, [r7, #4]
 800d6be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d6c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3718      	adds	r7, #24
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d6cc:	b004      	add	sp, #16
 800d6ce:	4770      	bx	lr
 800d6d0:	803c3800 	.word	0x803c3800

0800d6d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d6d4:	b480      	push	{r7}
 800d6d6:	b085      	sub	sp, #20
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	6078      	str	r0, [r7, #4]
 800d6dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d6de:	2300      	movs	r3, #0
 800d6e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	3301      	adds	r3, #1
 800d6e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d6ee:	d901      	bls.n	800d6f4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d6f0:	2303      	movs	r3, #3
 800d6f2:	e01b      	b.n	800d72c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	691b      	ldr	r3, [r3, #16]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	daf2      	bge.n	800d6e2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	019b      	lsls	r3, r3, #6
 800d704:	f043 0220 	orr.w	r2, r3, #32
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	3301      	adds	r3, #1
 800d710:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d718:	d901      	bls.n	800d71e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d71a:	2303      	movs	r3, #3
 800d71c:	e006      	b.n	800d72c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	691b      	ldr	r3, [r3, #16]
 800d722:	f003 0320 	and.w	r3, r3, #32
 800d726:	2b20      	cmp	r3, #32
 800d728:	d0f0      	beq.n	800d70c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d72a:	2300      	movs	r3, #0
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3714      	adds	r7, #20
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr

0800d738 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d738:	b480      	push	{r7}
 800d73a:	b085      	sub	sp, #20
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d740:	2300      	movs	r3, #0
 800d742:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	3301      	adds	r3, #1
 800d748:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d750:	d901      	bls.n	800d756 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d752:	2303      	movs	r3, #3
 800d754:	e018      	b.n	800d788 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	691b      	ldr	r3, [r3, #16]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	daf2      	bge.n	800d744 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d75e:	2300      	movs	r3, #0
 800d760:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	2210      	movs	r2, #16
 800d766:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	3301      	adds	r3, #1
 800d76c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d774:	d901      	bls.n	800d77a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d776:	2303      	movs	r3, #3
 800d778:	e006      	b.n	800d788 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	691b      	ldr	r3, [r3, #16]
 800d77e:	f003 0310 	and.w	r3, r3, #16
 800d782:	2b10      	cmp	r3, #16
 800d784:	d0f0      	beq.n	800d768 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d786:	2300      	movs	r3, #0
}
 800d788:	4618      	mov	r0, r3
 800d78a:	3714      	adds	r7, #20
 800d78c:	46bd      	mov	sp, r7
 800d78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d792:	4770      	bx	lr

0800d794 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d794:	b480      	push	{r7}
 800d796:	b085      	sub	sp, #20
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
 800d79c:	460b      	mov	r3, r1
 800d79e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7aa:	681a      	ldr	r2, [r3, #0]
 800d7ac:	78fb      	ldrb	r3, [r7, #3]
 800d7ae:	68f9      	ldr	r1, [r7, #12]
 800d7b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d7b4:	4313      	orrs	r3, r2
 800d7b6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d7b8:	2300      	movs	r3, #0
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3714      	adds	r7, #20
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c4:	4770      	bx	lr

0800d7c6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d7c6:	b480      	push	{r7}
 800d7c8:	b085      	sub	sp, #20
 800d7ca:	af00      	add	r7, sp, #0
 800d7cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	68fa      	ldr	r2, [r7, #12]
 800d7dc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d7e0:	f023 0303 	bic.w	r3, r3, #3
 800d7e4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7ec:	685b      	ldr	r3, [r3, #4]
 800d7ee:	68fa      	ldr	r2, [r7, #12]
 800d7f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d7f4:	f043 0302 	orr.w	r3, r3, #2
 800d7f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d7fa:	2300      	movs	r3, #0
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3714      	adds	r7, #20
 800d800:	46bd      	mov	sp, r7
 800d802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d806:	4770      	bx	lr

0800d808 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d808:	b480      	push	{r7}
 800d80a:	b083      	sub	sp, #12
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	695b      	ldr	r3, [r3, #20]
 800d814:	f003 0301 	and.w	r3, r3, #1
}
 800d818:	4618      	mov	r0, r3
 800d81a:	370c      	adds	r7, #12
 800d81c:	46bd      	mov	sp, r7
 800d81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d822:	4770      	bx	lr

0800d824 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d824:	b480      	push	{r7}
 800d826:	b085      	sub	sp, #20
 800d828:	af00      	add	r7, sp, #0
 800d82a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d82c:	2300      	movs	r3, #0
 800d82e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	3301      	adds	r3, #1
 800d834:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d83c:	d901      	bls.n	800d842 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d83e:	2303      	movs	r3, #3
 800d840:	e022      	b.n	800d888 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	691b      	ldr	r3, [r3, #16]
 800d846:	2b00      	cmp	r3, #0
 800d848:	daf2      	bge.n	800d830 <USB_CoreReset+0xc>

  count = 10U;
 800d84a:	230a      	movs	r3, #10
 800d84c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800d84e:	e002      	b.n	800d856 <USB_CoreReset+0x32>
  {
    count--;
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	3b01      	subs	r3, #1
 800d854:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d1f9      	bne.n	800d850 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	691b      	ldr	r3, [r3, #16]
 800d860:	f043 0201 	orr.w	r2, r3, #1
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	3301      	adds	r3, #1
 800d86c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d874:	d901      	bls.n	800d87a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800d876:	2303      	movs	r3, #3
 800d878:	e006      	b.n	800d888 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	691b      	ldr	r3, [r3, #16]
 800d87e:	f003 0301 	and.w	r3, r3, #1
 800d882:	2b01      	cmp	r3, #1
 800d884:	d0f0      	beq.n	800d868 <USB_CoreReset+0x44>

  return HAL_OK;
 800d886:	2300      	movs	r3, #0
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3714      	adds	r7, #20
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr

0800d894 <std>:
 800d894:	2300      	movs	r3, #0
 800d896:	b510      	push	{r4, lr}
 800d898:	4604      	mov	r4, r0
 800d89a:	6083      	str	r3, [r0, #8]
 800d89c:	8181      	strh	r1, [r0, #12]
 800d89e:	4619      	mov	r1, r3
 800d8a0:	6643      	str	r3, [r0, #100]	@ 0x64
 800d8a2:	81c2      	strh	r2, [r0, #14]
 800d8a4:	2208      	movs	r2, #8
 800d8a6:	6183      	str	r3, [r0, #24]
 800d8a8:	e9c0 3300 	strd	r3, r3, [r0]
 800d8ac:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d8b0:	305c      	adds	r0, #92	@ 0x5c
 800d8b2:	f000 f906 	bl	800dac2 <memset>
 800d8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ec <std+0x58>)
 800d8b8:	6224      	str	r4, [r4, #32]
 800d8ba:	6263      	str	r3, [r4, #36]	@ 0x24
 800d8bc:	4b0c      	ldr	r3, [pc, #48]	@ (800d8f0 <std+0x5c>)
 800d8be:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d8c0:	4b0c      	ldr	r3, [pc, #48]	@ (800d8f4 <std+0x60>)
 800d8c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d8c4:	4b0c      	ldr	r3, [pc, #48]	@ (800d8f8 <std+0x64>)
 800d8c6:	6323      	str	r3, [r4, #48]	@ 0x30
 800d8c8:	4b0c      	ldr	r3, [pc, #48]	@ (800d8fc <std+0x68>)
 800d8ca:	429c      	cmp	r4, r3
 800d8cc:	d006      	beq.n	800d8dc <std+0x48>
 800d8ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d8d2:	4294      	cmp	r4, r2
 800d8d4:	d002      	beq.n	800d8dc <std+0x48>
 800d8d6:	33d0      	adds	r3, #208	@ 0xd0
 800d8d8:	429c      	cmp	r4, r3
 800d8da:	d105      	bne.n	800d8e8 <std+0x54>
 800d8dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d8e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8e4:	f000 b966 	b.w	800dbb4 <__retarget_lock_init_recursive>
 800d8e8:	bd10      	pop	{r4, pc}
 800d8ea:	bf00      	nop
 800d8ec:	0800da3d 	.word	0x0800da3d
 800d8f0:	0800da5f 	.word	0x0800da5f
 800d8f4:	0800da97 	.word	0x0800da97
 800d8f8:	0800dabb 	.word	0x0800dabb
 800d8fc:	20001500 	.word	0x20001500

0800d900 <stdio_exit_handler>:
 800d900:	4a02      	ldr	r2, [pc, #8]	@ (800d90c <stdio_exit_handler+0xc>)
 800d902:	4903      	ldr	r1, [pc, #12]	@ (800d910 <stdio_exit_handler+0x10>)
 800d904:	4803      	ldr	r0, [pc, #12]	@ (800d914 <stdio_exit_handler+0x14>)
 800d906:	f000 b869 	b.w	800d9dc <_fwalk_sglue>
 800d90a:	bf00      	nop
 800d90c:	20000098 	.word	0x20000098
 800d910:	0800e459 	.word	0x0800e459
 800d914:	200000a8 	.word	0x200000a8

0800d918 <cleanup_stdio>:
 800d918:	6841      	ldr	r1, [r0, #4]
 800d91a:	4b0c      	ldr	r3, [pc, #48]	@ (800d94c <cleanup_stdio+0x34>)
 800d91c:	4299      	cmp	r1, r3
 800d91e:	b510      	push	{r4, lr}
 800d920:	4604      	mov	r4, r0
 800d922:	d001      	beq.n	800d928 <cleanup_stdio+0x10>
 800d924:	f000 fd98 	bl	800e458 <_fflush_r>
 800d928:	68a1      	ldr	r1, [r4, #8]
 800d92a:	4b09      	ldr	r3, [pc, #36]	@ (800d950 <cleanup_stdio+0x38>)
 800d92c:	4299      	cmp	r1, r3
 800d92e:	d002      	beq.n	800d936 <cleanup_stdio+0x1e>
 800d930:	4620      	mov	r0, r4
 800d932:	f000 fd91 	bl	800e458 <_fflush_r>
 800d936:	68e1      	ldr	r1, [r4, #12]
 800d938:	4b06      	ldr	r3, [pc, #24]	@ (800d954 <cleanup_stdio+0x3c>)
 800d93a:	4299      	cmp	r1, r3
 800d93c:	d004      	beq.n	800d948 <cleanup_stdio+0x30>
 800d93e:	4620      	mov	r0, r4
 800d940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d944:	f000 bd88 	b.w	800e458 <_fflush_r>
 800d948:	bd10      	pop	{r4, pc}
 800d94a:	bf00      	nop
 800d94c:	20001500 	.word	0x20001500
 800d950:	20001568 	.word	0x20001568
 800d954:	200015d0 	.word	0x200015d0

0800d958 <global_stdio_init.part.0>:
 800d958:	b510      	push	{r4, lr}
 800d95a:	4b0b      	ldr	r3, [pc, #44]	@ (800d988 <global_stdio_init.part.0+0x30>)
 800d95c:	2104      	movs	r1, #4
 800d95e:	4c0b      	ldr	r4, [pc, #44]	@ (800d98c <global_stdio_init.part.0+0x34>)
 800d960:	4a0b      	ldr	r2, [pc, #44]	@ (800d990 <global_stdio_init.part.0+0x38>)
 800d962:	4620      	mov	r0, r4
 800d964:	601a      	str	r2, [r3, #0]
 800d966:	2200      	movs	r2, #0
 800d968:	f7ff ff94 	bl	800d894 <std>
 800d96c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d970:	2201      	movs	r2, #1
 800d972:	2109      	movs	r1, #9
 800d974:	f7ff ff8e 	bl	800d894 <std>
 800d978:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d97c:	2202      	movs	r2, #2
 800d97e:	2112      	movs	r1, #18
 800d980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d984:	f7ff bf86 	b.w	800d894 <std>
 800d988:	20001638 	.word	0x20001638
 800d98c:	20001500 	.word	0x20001500
 800d990:	0800d901 	.word	0x0800d901

0800d994 <__sfp_lock_acquire>:
 800d994:	4801      	ldr	r0, [pc, #4]	@ (800d99c <__sfp_lock_acquire+0x8>)
 800d996:	f000 b90e 	b.w	800dbb6 <__retarget_lock_acquire_recursive>
 800d99a:	bf00      	nop
 800d99c:	20001641 	.word	0x20001641

0800d9a0 <__sfp_lock_release>:
 800d9a0:	4801      	ldr	r0, [pc, #4]	@ (800d9a8 <__sfp_lock_release+0x8>)
 800d9a2:	f000 b909 	b.w	800dbb8 <__retarget_lock_release_recursive>
 800d9a6:	bf00      	nop
 800d9a8:	20001641 	.word	0x20001641

0800d9ac <__sinit>:
 800d9ac:	b510      	push	{r4, lr}
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	f7ff fff0 	bl	800d994 <__sfp_lock_acquire>
 800d9b4:	6a23      	ldr	r3, [r4, #32]
 800d9b6:	b11b      	cbz	r3, 800d9c0 <__sinit+0x14>
 800d9b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9bc:	f7ff bff0 	b.w	800d9a0 <__sfp_lock_release>
 800d9c0:	4b04      	ldr	r3, [pc, #16]	@ (800d9d4 <__sinit+0x28>)
 800d9c2:	6223      	str	r3, [r4, #32]
 800d9c4:	4b04      	ldr	r3, [pc, #16]	@ (800d9d8 <__sinit+0x2c>)
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d1f5      	bne.n	800d9b8 <__sinit+0xc>
 800d9cc:	f7ff ffc4 	bl	800d958 <global_stdio_init.part.0>
 800d9d0:	e7f2      	b.n	800d9b8 <__sinit+0xc>
 800d9d2:	bf00      	nop
 800d9d4:	0800d919 	.word	0x0800d919
 800d9d8:	20001638 	.word	0x20001638

0800d9dc <_fwalk_sglue>:
 800d9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9e0:	4607      	mov	r7, r0
 800d9e2:	4688      	mov	r8, r1
 800d9e4:	4614      	mov	r4, r2
 800d9e6:	2600      	movs	r6, #0
 800d9e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d9ec:	f1b9 0901 	subs.w	r9, r9, #1
 800d9f0:	d505      	bpl.n	800d9fe <_fwalk_sglue+0x22>
 800d9f2:	6824      	ldr	r4, [r4, #0]
 800d9f4:	2c00      	cmp	r4, #0
 800d9f6:	d1f7      	bne.n	800d9e8 <_fwalk_sglue+0xc>
 800d9f8:	4630      	mov	r0, r6
 800d9fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9fe:	89ab      	ldrh	r3, [r5, #12]
 800da00:	2b01      	cmp	r3, #1
 800da02:	d907      	bls.n	800da14 <_fwalk_sglue+0x38>
 800da04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800da08:	3301      	adds	r3, #1
 800da0a:	d003      	beq.n	800da14 <_fwalk_sglue+0x38>
 800da0c:	4629      	mov	r1, r5
 800da0e:	4638      	mov	r0, r7
 800da10:	47c0      	blx	r8
 800da12:	4306      	orrs	r6, r0
 800da14:	3568      	adds	r5, #104	@ 0x68
 800da16:	e7e9      	b.n	800d9ec <_fwalk_sglue+0x10>

0800da18 <iprintf>:
 800da18:	b40f      	push	{r0, r1, r2, r3}
 800da1a:	b507      	push	{r0, r1, r2, lr}
 800da1c:	4906      	ldr	r1, [pc, #24]	@ (800da38 <iprintf+0x20>)
 800da1e:	ab04      	add	r3, sp, #16
 800da20:	6808      	ldr	r0, [r1, #0]
 800da22:	f853 2b04 	ldr.w	r2, [r3], #4
 800da26:	6881      	ldr	r1, [r0, #8]
 800da28:	9301      	str	r3, [sp, #4]
 800da2a:	f000 f9e9 	bl	800de00 <_vfiprintf_r>
 800da2e:	b003      	add	sp, #12
 800da30:	f85d eb04 	ldr.w	lr, [sp], #4
 800da34:	b004      	add	sp, #16
 800da36:	4770      	bx	lr
 800da38:	200000a4 	.word	0x200000a4

0800da3c <__sread>:
 800da3c:	b510      	push	{r4, lr}
 800da3e:	460c      	mov	r4, r1
 800da40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da44:	f000 f868 	bl	800db18 <_read_r>
 800da48:	2800      	cmp	r0, #0
 800da4a:	bfab      	itete	ge
 800da4c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800da4e:	89a3      	ldrhlt	r3, [r4, #12]
 800da50:	181b      	addge	r3, r3, r0
 800da52:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800da56:	bfac      	ite	ge
 800da58:	6563      	strge	r3, [r4, #84]	@ 0x54
 800da5a:	81a3      	strhlt	r3, [r4, #12]
 800da5c:	bd10      	pop	{r4, pc}

0800da5e <__swrite>:
 800da5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da62:	461f      	mov	r7, r3
 800da64:	898b      	ldrh	r3, [r1, #12]
 800da66:	4605      	mov	r5, r0
 800da68:	460c      	mov	r4, r1
 800da6a:	05db      	lsls	r3, r3, #23
 800da6c:	4616      	mov	r6, r2
 800da6e:	d505      	bpl.n	800da7c <__swrite+0x1e>
 800da70:	2302      	movs	r3, #2
 800da72:	2200      	movs	r2, #0
 800da74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da78:	f000 f83c 	bl	800daf4 <_lseek_r>
 800da7c:	89a3      	ldrh	r3, [r4, #12]
 800da7e:	4632      	mov	r2, r6
 800da80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da84:	4628      	mov	r0, r5
 800da86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800da8a:	81a3      	strh	r3, [r4, #12]
 800da8c:	463b      	mov	r3, r7
 800da8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da92:	f000 b853 	b.w	800db3c <_write_r>

0800da96 <__sseek>:
 800da96:	b510      	push	{r4, lr}
 800da98:	460c      	mov	r4, r1
 800da9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da9e:	f000 f829 	bl	800daf4 <_lseek_r>
 800daa2:	1c43      	adds	r3, r0, #1
 800daa4:	89a3      	ldrh	r3, [r4, #12]
 800daa6:	bf15      	itete	ne
 800daa8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800daaa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800daae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dab2:	81a3      	strheq	r3, [r4, #12]
 800dab4:	bf18      	it	ne
 800dab6:	81a3      	strhne	r3, [r4, #12]
 800dab8:	bd10      	pop	{r4, pc}

0800daba <__sclose>:
 800daba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dabe:	f000 b809 	b.w	800dad4 <_close_r>

0800dac2 <memset>:
 800dac2:	4402      	add	r2, r0
 800dac4:	4603      	mov	r3, r0
 800dac6:	4293      	cmp	r3, r2
 800dac8:	d100      	bne.n	800dacc <memset+0xa>
 800daca:	4770      	bx	lr
 800dacc:	f803 1b01 	strb.w	r1, [r3], #1
 800dad0:	e7f9      	b.n	800dac6 <memset+0x4>
	...

0800dad4 <_close_r>:
 800dad4:	b538      	push	{r3, r4, r5, lr}
 800dad6:	2300      	movs	r3, #0
 800dad8:	4d05      	ldr	r5, [pc, #20]	@ (800daf0 <_close_r+0x1c>)
 800dada:	4604      	mov	r4, r0
 800dadc:	4608      	mov	r0, r1
 800dade:	602b      	str	r3, [r5, #0]
 800dae0:	f7f7 fb22 	bl	8005128 <_close>
 800dae4:	1c43      	adds	r3, r0, #1
 800dae6:	d102      	bne.n	800daee <_close_r+0x1a>
 800dae8:	682b      	ldr	r3, [r5, #0]
 800daea:	b103      	cbz	r3, 800daee <_close_r+0x1a>
 800daec:	6023      	str	r3, [r4, #0]
 800daee:	bd38      	pop	{r3, r4, r5, pc}
 800daf0:	2000163c 	.word	0x2000163c

0800daf4 <_lseek_r>:
 800daf4:	b538      	push	{r3, r4, r5, lr}
 800daf6:	4604      	mov	r4, r0
 800daf8:	4d06      	ldr	r5, [pc, #24]	@ (800db14 <_lseek_r+0x20>)
 800dafa:	4608      	mov	r0, r1
 800dafc:	4611      	mov	r1, r2
 800dafe:	2200      	movs	r2, #0
 800db00:	602a      	str	r2, [r5, #0]
 800db02:	461a      	mov	r2, r3
 800db04:	f7f7 fb37 	bl	8005176 <_lseek>
 800db08:	1c43      	adds	r3, r0, #1
 800db0a:	d102      	bne.n	800db12 <_lseek_r+0x1e>
 800db0c:	682b      	ldr	r3, [r5, #0]
 800db0e:	b103      	cbz	r3, 800db12 <_lseek_r+0x1e>
 800db10:	6023      	str	r3, [r4, #0]
 800db12:	bd38      	pop	{r3, r4, r5, pc}
 800db14:	2000163c 	.word	0x2000163c

0800db18 <_read_r>:
 800db18:	b538      	push	{r3, r4, r5, lr}
 800db1a:	4604      	mov	r4, r0
 800db1c:	4d06      	ldr	r5, [pc, #24]	@ (800db38 <_read_r+0x20>)
 800db1e:	4608      	mov	r0, r1
 800db20:	4611      	mov	r1, r2
 800db22:	2200      	movs	r2, #0
 800db24:	602a      	str	r2, [r5, #0]
 800db26:	461a      	mov	r2, r3
 800db28:	f7f7 fac5 	bl	80050b6 <_read>
 800db2c:	1c43      	adds	r3, r0, #1
 800db2e:	d102      	bne.n	800db36 <_read_r+0x1e>
 800db30:	682b      	ldr	r3, [r5, #0]
 800db32:	b103      	cbz	r3, 800db36 <_read_r+0x1e>
 800db34:	6023      	str	r3, [r4, #0]
 800db36:	bd38      	pop	{r3, r4, r5, pc}
 800db38:	2000163c 	.word	0x2000163c

0800db3c <_write_r>:
 800db3c:	b538      	push	{r3, r4, r5, lr}
 800db3e:	4604      	mov	r4, r0
 800db40:	4d06      	ldr	r5, [pc, #24]	@ (800db5c <_write_r+0x20>)
 800db42:	4608      	mov	r0, r1
 800db44:	4611      	mov	r1, r2
 800db46:	2200      	movs	r2, #0
 800db48:	602a      	str	r2, [r5, #0]
 800db4a:	461a      	mov	r2, r3
 800db4c:	f7f7 fad0 	bl	80050f0 <_write>
 800db50:	1c43      	adds	r3, r0, #1
 800db52:	d102      	bne.n	800db5a <_write_r+0x1e>
 800db54:	682b      	ldr	r3, [r5, #0]
 800db56:	b103      	cbz	r3, 800db5a <_write_r+0x1e>
 800db58:	6023      	str	r3, [r4, #0]
 800db5a:	bd38      	pop	{r3, r4, r5, pc}
 800db5c:	2000163c 	.word	0x2000163c

0800db60 <__errno>:
 800db60:	4b01      	ldr	r3, [pc, #4]	@ (800db68 <__errno+0x8>)
 800db62:	6818      	ldr	r0, [r3, #0]
 800db64:	4770      	bx	lr
 800db66:	bf00      	nop
 800db68:	200000a4 	.word	0x200000a4

0800db6c <__libc_init_array>:
 800db6c:	b570      	push	{r4, r5, r6, lr}
 800db6e:	4d0d      	ldr	r5, [pc, #52]	@ (800dba4 <__libc_init_array+0x38>)
 800db70:	2600      	movs	r6, #0
 800db72:	4c0d      	ldr	r4, [pc, #52]	@ (800dba8 <__libc_init_array+0x3c>)
 800db74:	1b64      	subs	r4, r4, r5
 800db76:	10a4      	asrs	r4, r4, #2
 800db78:	42a6      	cmp	r6, r4
 800db7a:	d109      	bne.n	800db90 <__libc_init_array+0x24>
 800db7c:	4d0b      	ldr	r5, [pc, #44]	@ (800dbac <__libc_init_array+0x40>)
 800db7e:	2600      	movs	r6, #0
 800db80:	4c0b      	ldr	r4, [pc, #44]	@ (800dbb0 <__libc_init_array+0x44>)
 800db82:	f000 fdc7 	bl	800e714 <_init>
 800db86:	1b64      	subs	r4, r4, r5
 800db88:	10a4      	asrs	r4, r4, #2
 800db8a:	42a6      	cmp	r6, r4
 800db8c:	d105      	bne.n	800db9a <__libc_init_array+0x2e>
 800db8e:	bd70      	pop	{r4, r5, r6, pc}
 800db90:	f855 3b04 	ldr.w	r3, [r5], #4
 800db94:	3601      	adds	r6, #1
 800db96:	4798      	blx	r3
 800db98:	e7ee      	b.n	800db78 <__libc_init_array+0xc>
 800db9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800db9e:	3601      	adds	r6, #1
 800dba0:	4798      	blx	r3
 800dba2:	e7f2      	b.n	800db8a <__libc_init_array+0x1e>
 800dba4:	0800e968 	.word	0x0800e968
 800dba8:	0800e968 	.word	0x0800e968
 800dbac:	0800e968 	.word	0x0800e968
 800dbb0:	0800e96c 	.word	0x0800e96c

0800dbb4 <__retarget_lock_init_recursive>:
 800dbb4:	4770      	bx	lr

0800dbb6 <__retarget_lock_acquire_recursive>:
 800dbb6:	4770      	bx	lr

0800dbb8 <__retarget_lock_release_recursive>:
 800dbb8:	4770      	bx	lr
	...

0800dbbc <_free_r>:
 800dbbc:	b538      	push	{r3, r4, r5, lr}
 800dbbe:	4605      	mov	r5, r0
 800dbc0:	2900      	cmp	r1, #0
 800dbc2:	d041      	beq.n	800dc48 <_free_r+0x8c>
 800dbc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbc8:	1f0c      	subs	r4, r1, #4
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	bfb8      	it	lt
 800dbce:	18e4      	addlt	r4, r4, r3
 800dbd0:	f000 f8e0 	bl	800dd94 <__malloc_lock>
 800dbd4:	4a1d      	ldr	r2, [pc, #116]	@ (800dc4c <_free_r+0x90>)
 800dbd6:	6813      	ldr	r3, [r2, #0]
 800dbd8:	b933      	cbnz	r3, 800dbe8 <_free_r+0x2c>
 800dbda:	6063      	str	r3, [r4, #4]
 800dbdc:	6014      	str	r4, [r2, #0]
 800dbde:	4628      	mov	r0, r5
 800dbe0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbe4:	f000 b8dc 	b.w	800dda0 <__malloc_unlock>
 800dbe8:	42a3      	cmp	r3, r4
 800dbea:	d908      	bls.n	800dbfe <_free_r+0x42>
 800dbec:	6820      	ldr	r0, [r4, #0]
 800dbee:	1821      	adds	r1, r4, r0
 800dbf0:	428b      	cmp	r3, r1
 800dbf2:	bf01      	itttt	eq
 800dbf4:	6819      	ldreq	r1, [r3, #0]
 800dbf6:	685b      	ldreq	r3, [r3, #4]
 800dbf8:	1809      	addeq	r1, r1, r0
 800dbfa:	6021      	streq	r1, [r4, #0]
 800dbfc:	e7ed      	b.n	800dbda <_free_r+0x1e>
 800dbfe:	461a      	mov	r2, r3
 800dc00:	685b      	ldr	r3, [r3, #4]
 800dc02:	b10b      	cbz	r3, 800dc08 <_free_r+0x4c>
 800dc04:	42a3      	cmp	r3, r4
 800dc06:	d9fa      	bls.n	800dbfe <_free_r+0x42>
 800dc08:	6811      	ldr	r1, [r2, #0]
 800dc0a:	1850      	adds	r0, r2, r1
 800dc0c:	42a0      	cmp	r0, r4
 800dc0e:	d10b      	bne.n	800dc28 <_free_r+0x6c>
 800dc10:	6820      	ldr	r0, [r4, #0]
 800dc12:	4401      	add	r1, r0
 800dc14:	1850      	adds	r0, r2, r1
 800dc16:	6011      	str	r1, [r2, #0]
 800dc18:	4283      	cmp	r3, r0
 800dc1a:	d1e0      	bne.n	800dbde <_free_r+0x22>
 800dc1c:	6818      	ldr	r0, [r3, #0]
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	4408      	add	r0, r1
 800dc22:	6053      	str	r3, [r2, #4]
 800dc24:	6010      	str	r0, [r2, #0]
 800dc26:	e7da      	b.n	800dbde <_free_r+0x22>
 800dc28:	d902      	bls.n	800dc30 <_free_r+0x74>
 800dc2a:	230c      	movs	r3, #12
 800dc2c:	602b      	str	r3, [r5, #0]
 800dc2e:	e7d6      	b.n	800dbde <_free_r+0x22>
 800dc30:	6820      	ldr	r0, [r4, #0]
 800dc32:	1821      	adds	r1, r4, r0
 800dc34:	428b      	cmp	r3, r1
 800dc36:	bf02      	ittt	eq
 800dc38:	6819      	ldreq	r1, [r3, #0]
 800dc3a:	685b      	ldreq	r3, [r3, #4]
 800dc3c:	1809      	addeq	r1, r1, r0
 800dc3e:	6063      	str	r3, [r4, #4]
 800dc40:	bf08      	it	eq
 800dc42:	6021      	streq	r1, [r4, #0]
 800dc44:	6054      	str	r4, [r2, #4]
 800dc46:	e7ca      	b.n	800dbde <_free_r+0x22>
 800dc48:	bd38      	pop	{r3, r4, r5, pc}
 800dc4a:	bf00      	nop
 800dc4c:	20001648 	.word	0x20001648

0800dc50 <sbrk_aligned>:
 800dc50:	b570      	push	{r4, r5, r6, lr}
 800dc52:	4e0f      	ldr	r6, [pc, #60]	@ (800dc90 <sbrk_aligned+0x40>)
 800dc54:	460c      	mov	r4, r1
 800dc56:	4605      	mov	r5, r0
 800dc58:	6831      	ldr	r1, [r6, #0]
 800dc5a:	b911      	cbnz	r1, 800dc62 <sbrk_aligned+0x12>
 800dc5c:	f000 fcb8 	bl	800e5d0 <_sbrk_r>
 800dc60:	6030      	str	r0, [r6, #0]
 800dc62:	4621      	mov	r1, r4
 800dc64:	4628      	mov	r0, r5
 800dc66:	f000 fcb3 	bl	800e5d0 <_sbrk_r>
 800dc6a:	1c43      	adds	r3, r0, #1
 800dc6c:	d103      	bne.n	800dc76 <sbrk_aligned+0x26>
 800dc6e:	f04f 34ff 	mov.w	r4, #4294967295
 800dc72:	4620      	mov	r0, r4
 800dc74:	bd70      	pop	{r4, r5, r6, pc}
 800dc76:	1cc4      	adds	r4, r0, #3
 800dc78:	f024 0403 	bic.w	r4, r4, #3
 800dc7c:	42a0      	cmp	r0, r4
 800dc7e:	d0f8      	beq.n	800dc72 <sbrk_aligned+0x22>
 800dc80:	1a21      	subs	r1, r4, r0
 800dc82:	4628      	mov	r0, r5
 800dc84:	f000 fca4 	bl	800e5d0 <_sbrk_r>
 800dc88:	3001      	adds	r0, #1
 800dc8a:	d1f2      	bne.n	800dc72 <sbrk_aligned+0x22>
 800dc8c:	e7ef      	b.n	800dc6e <sbrk_aligned+0x1e>
 800dc8e:	bf00      	nop
 800dc90:	20001644 	.word	0x20001644

0800dc94 <_malloc_r>:
 800dc94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc98:	1ccd      	adds	r5, r1, #3
 800dc9a:	4606      	mov	r6, r0
 800dc9c:	f025 0503 	bic.w	r5, r5, #3
 800dca0:	3508      	adds	r5, #8
 800dca2:	2d0c      	cmp	r5, #12
 800dca4:	bf38      	it	cc
 800dca6:	250c      	movcc	r5, #12
 800dca8:	2d00      	cmp	r5, #0
 800dcaa:	db01      	blt.n	800dcb0 <_malloc_r+0x1c>
 800dcac:	42a9      	cmp	r1, r5
 800dcae:	d904      	bls.n	800dcba <_malloc_r+0x26>
 800dcb0:	230c      	movs	r3, #12
 800dcb2:	6033      	str	r3, [r6, #0]
 800dcb4:	2000      	movs	r0, #0
 800dcb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dd90 <_malloc_r+0xfc>
 800dcbe:	f000 f869 	bl	800dd94 <__malloc_lock>
 800dcc2:	f8d8 3000 	ldr.w	r3, [r8]
 800dcc6:	461c      	mov	r4, r3
 800dcc8:	bb44      	cbnz	r4, 800dd1c <_malloc_r+0x88>
 800dcca:	4629      	mov	r1, r5
 800dccc:	4630      	mov	r0, r6
 800dcce:	f7ff ffbf 	bl	800dc50 <sbrk_aligned>
 800dcd2:	1c43      	adds	r3, r0, #1
 800dcd4:	4604      	mov	r4, r0
 800dcd6:	d158      	bne.n	800dd8a <_malloc_r+0xf6>
 800dcd8:	f8d8 4000 	ldr.w	r4, [r8]
 800dcdc:	4627      	mov	r7, r4
 800dcde:	2f00      	cmp	r7, #0
 800dce0:	d143      	bne.n	800dd6a <_malloc_r+0xd6>
 800dce2:	2c00      	cmp	r4, #0
 800dce4:	d04b      	beq.n	800dd7e <_malloc_r+0xea>
 800dce6:	6823      	ldr	r3, [r4, #0]
 800dce8:	4639      	mov	r1, r7
 800dcea:	4630      	mov	r0, r6
 800dcec:	eb04 0903 	add.w	r9, r4, r3
 800dcf0:	f000 fc6e 	bl	800e5d0 <_sbrk_r>
 800dcf4:	4581      	cmp	r9, r0
 800dcf6:	d142      	bne.n	800dd7e <_malloc_r+0xea>
 800dcf8:	6821      	ldr	r1, [r4, #0]
 800dcfa:	4630      	mov	r0, r6
 800dcfc:	1a6d      	subs	r5, r5, r1
 800dcfe:	4629      	mov	r1, r5
 800dd00:	f7ff ffa6 	bl	800dc50 <sbrk_aligned>
 800dd04:	3001      	adds	r0, #1
 800dd06:	d03a      	beq.n	800dd7e <_malloc_r+0xea>
 800dd08:	6823      	ldr	r3, [r4, #0]
 800dd0a:	442b      	add	r3, r5
 800dd0c:	6023      	str	r3, [r4, #0]
 800dd0e:	f8d8 3000 	ldr.w	r3, [r8]
 800dd12:	685a      	ldr	r2, [r3, #4]
 800dd14:	bb62      	cbnz	r2, 800dd70 <_malloc_r+0xdc>
 800dd16:	f8c8 7000 	str.w	r7, [r8]
 800dd1a:	e00f      	b.n	800dd3c <_malloc_r+0xa8>
 800dd1c:	6822      	ldr	r2, [r4, #0]
 800dd1e:	1b52      	subs	r2, r2, r5
 800dd20:	d420      	bmi.n	800dd64 <_malloc_r+0xd0>
 800dd22:	2a0b      	cmp	r2, #11
 800dd24:	d917      	bls.n	800dd56 <_malloc_r+0xc2>
 800dd26:	1961      	adds	r1, r4, r5
 800dd28:	42a3      	cmp	r3, r4
 800dd2a:	6025      	str	r5, [r4, #0]
 800dd2c:	bf18      	it	ne
 800dd2e:	6059      	strne	r1, [r3, #4]
 800dd30:	6863      	ldr	r3, [r4, #4]
 800dd32:	bf08      	it	eq
 800dd34:	f8c8 1000 	streq.w	r1, [r8]
 800dd38:	5162      	str	r2, [r4, r5]
 800dd3a:	604b      	str	r3, [r1, #4]
 800dd3c:	4630      	mov	r0, r6
 800dd3e:	f000 f82f 	bl	800dda0 <__malloc_unlock>
 800dd42:	f104 000b 	add.w	r0, r4, #11
 800dd46:	1d23      	adds	r3, r4, #4
 800dd48:	f020 0007 	bic.w	r0, r0, #7
 800dd4c:	1ac2      	subs	r2, r0, r3
 800dd4e:	bf1c      	itt	ne
 800dd50:	1a1b      	subne	r3, r3, r0
 800dd52:	50a3      	strne	r3, [r4, r2]
 800dd54:	e7af      	b.n	800dcb6 <_malloc_r+0x22>
 800dd56:	6862      	ldr	r2, [r4, #4]
 800dd58:	42a3      	cmp	r3, r4
 800dd5a:	bf0c      	ite	eq
 800dd5c:	f8c8 2000 	streq.w	r2, [r8]
 800dd60:	605a      	strne	r2, [r3, #4]
 800dd62:	e7eb      	b.n	800dd3c <_malloc_r+0xa8>
 800dd64:	4623      	mov	r3, r4
 800dd66:	6864      	ldr	r4, [r4, #4]
 800dd68:	e7ae      	b.n	800dcc8 <_malloc_r+0x34>
 800dd6a:	463c      	mov	r4, r7
 800dd6c:	687f      	ldr	r7, [r7, #4]
 800dd6e:	e7b6      	b.n	800dcde <_malloc_r+0x4a>
 800dd70:	461a      	mov	r2, r3
 800dd72:	685b      	ldr	r3, [r3, #4]
 800dd74:	42a3      	cmp	r3, r4
 800dd76:	d1fb      	bne.n	800dd70 <_malloc_r+0xdc>
 800dd78:	2300      	movs	r3, #0
 800dd7a:	6053      	str	r3, [r2, #4]
 800dd7c:	e7de      	b.n	800dd3c <_malloc_r+0xa8>
 800dd7e:	230c      	movs	r3, #12
 800dd80:	4630      	mov	r0, r6
 800dd82:	6033      	str	r3, [r6, #0]
 800dd84:	f000 f80c 	bl	800dda0 <__malloc_unlock>
 800dd88:	e794      	b.n	800dcb4 <_malloc_r+0x20>
 800dd8a:	6005      	str	r5, [r0, #0]
 800dd8c:	e7d6      	b.n	800dd3c <_malloc_r+0xa8>
 800dd8e:	bf00      	nop
 800dd90:	20001648 	.word	0x20001648

0800dd94 <__malloc_lock>:
 800dd94:	4801      	ldr	r0, [pc, #4]	@ (800dd9c <__malloc_lock+0x8>)
 800dd96:	f7ff bf0e 	b.w	800dbb6 <__retarget_lock_acquire_recursive>
 800dd9a:	bf00      	nop
 800dd9c:	20001640 	.word	0x20001640

0800dda0 <__malloc_unlock>:
 800dda0:	4801      	ldr	r0, [pc, #4]	@ (800dda8 <__malloc_unlock+0x8>)
 800dda2:	f7ff bf09 	b.w	800dbb8 <__retarget_lock_release_recursive>
 800dda6:	bf00      	nop
 800dda8:	20001640 	.word	0x20001640

0800ddac <__sfputc_r>:
 800ddac:	6893      	ldr	r3, [r2, #8]
 800ddae:	3b01      	subs	r3, #1
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	b410      	push	{r4}
 800ddb4:	6093      	str	r3, [r2, #8]
 800ddb6:	da08      	bge.n	800ddca <__sfputc_r+0x1e>
 800ddb8:	6994      	ldr	r4, [r2, #24]
 800ddba:	42a3      	cmp	r3, r4
 800ddbc:	db01      	blt.n	800ddc2 <__sfputc_r+0x16>
 800ddbe:	290a      	cmp	r1, #10
 800ddc0:	d103      	bne.n	800ddca <__sfputc_r+0x1e>
 800ddc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ddc6:	f000 bb6f 	b.w	800e4a8 <__swbuf_r>
 800ddca:	6813      	ldr	r3, [r2, #0]
 800ddcc:	1c58      	adds	r0, r3, #1
 800ddce:	6010      	str	r0, [r2, #0]
 800ddd0:	4608      	mov	r0, r1
 800ddd2:	7019      	strb	r1, [r3, #0]
 800ddd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ddd8:	4770      	bx	lr

0800ddda <__sfputs_r>:
 800ddda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dddc:	4606      	mov	r6, r0
 800ddde:	460f      	mov	r7, r1
 800dde0:	4614      	mov	r4, r2
 800dde2:	18d5      	adds	r5, r2, r3
 800dde4:	42ac      	cmp	r4, r5
 800dde6:	d101      	bne.n	800ddec <__sfputs_r+0x12>
 800dde8:	2000      	movs	r0, #0
 800ddea:	e007      	b.n	800ddfc <__sfputs_r+0x22>
 800ddec:	463a      	mov	r2, r7
 800ddee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddf2:	4630      	mov	r0, r6
 800ddf4:	f7ff ffda 	bl	800ddac <__sfputc_r>
 800ddf8:	1c43      	adds	r3, r0, #1
 800ddfa:	d1f3      	bne.n	800dde4 <__sfputs_r+0xa>
 800ddfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800de00 <_vfiprintf_r>:
 800de00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de04:	460d      	mov	r5, r1
 800de06:	b09d      	sub	sp, #116	@ 0x74
 800de08:	4614      	mov	r4, r2
 800de0a:	4698      	mov	r8, r3
 800de0c:	4606      	mov	r6, r0
 800de0e:	b118      	cbz	r0, 800de18 <_vfiprintf_r+0x18>
 800de10:	6a03      	ldr	r3, [r0, #32]
 800de12:	b90b      	cbnz	r3, 800de18 <_vfiprintf_r+0x18>
 800de14:	f7ff fdca 	bl	800d9ac <__sinit>
 800de18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de1a:	07d9      	lsls	r1, r3, #31
 800de1c:	d405      	bmi.n	800de2a <_vfiprintf_r+0x2a>
 800de1e:	89ab      	ldrh	r3, [r5, #12]
 800de20:	059a      	lsls	r2, r3, #22
 800de22:	d402      	bmi.n	800de2a <_vfiprintf_r+0x2a>
 800de24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de26:	f7ff fec6 	bl	800dbb6 <__retarget_lock_acquire_recursive>
 800de2a:	89ab      	ldrh	r3, [r5, #12]
 800de2c:	071b      	lsls	r3, r3, #28
 800de2e:	d501      	bpl.n	800de34 <_vfiprintf_r+0x34>
 800de30:	692b      	ldr	r3, [r5, #16]
 800de32:	b99b      	cbnz	r3, 800de5c <_vfiprintf_r+0x5c>
 800de34:	4629      	mov	r1, r5
 800de36:	4630      	mov	r0, r6
 800de38:	f000 fb74 	bl	800e524 <__swsetup_r>
 800de3c:	b170      	cbz	r0, 800de5c <_vfiprintf_r+0x5c>
 800de3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800de40:	07dc      	lsls	r4, r3, #31
 800de42:	d504      	bpl.n	800de4e <_vfiprintf_r+0x4e>
 800de44:	f04f 30ff 	mov.w	r0, #4294967295
 800de48:	b01d      	add	sp, #116	@ 0x74
 800de4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de4e:	89ab      	ldrh	r3, [r5, #12]
 800de50:	0598      	lsls	r0, r3, #22
 800de52:	d4f7      	bmi.n	800de44 <_vfiprintf_r+0x44>
 800de54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800de56:	f7ff feaf 	bl	800dbb8 <__retarget_lock_release_recursive>
 800de5a:	e7f3      	b.n	800de44 <_vfiprintf_r+0x44>
 800de5c:	2300      	movs	r3, #0
 800de5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800de62:	f04f 0901 	mov.w	r9, #1
 800de66:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800e01c <_vfiprintf_r+0x21c>
 800de6a:	9309      	str	r3, [sp, #36]	@ 0x24
 800de6c:	2320      	movs	r3, #32
 800de6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800de72:	2330      	movs	r3, #48	@ 0x30
 800de74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800de78:	4623      	mov	r3, r4
 800de7a:	469a      	mov	sl, r3
 800de7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de80:	b10a      	cbz	r2, 800de86 <_vfiprintf_r+0x86>
 800de82:	2a25      	cmp	r2, #37	@ 0x25
 800de84:	d1f9      	bne.n	800de7a <_vfiprintf_r+0x7a>
 800de86:	ebba 0b04 	subs.w	fp, sl, r4
 800de8a:	d00b      	beq.n	800dea4 <_vfiprintf_r+0xa4>
 800de8c:	465b      	mov	r3, fp
 800de8e:	4622      	mov	r2, r4
 800de90:	4629      	mov	r1, r5
 800de92:	4630      	mov	r0, r6
 800de94:	f7ff ffa1 	bl	800ddda <__sfputs_r>
 800de98:	3001      	adds	r0, #1
 800de9a:	f000 80a7 	beq.w	800dfec <_vfiprintf_r+0x1ec>
 800de9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dea0:	445a      	add	r2, fp
 800dea2:	9209      	str	r2, [sp, #36]	@ 0x24
 800dea4:	f89a 3000 	ldrb.w	r3, [sl]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	f000 809f 	beq.w	800dfec <_vfiprintf_r+0x1ec>
 800deae:	2300      	movs	r3, #0
 800deb0:	f04f 32ff 	mov.w	r2, #4294967295
 800deb4:	f10a 0a01 	add.w	sl, sl, #1
 800deb8:	9304      	str	r3, [sp, #16]
 800deba:	9307      	str	r3, [sp, #28]
 800debc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dec0:	931a      	str	r3, [sp, #104]	@ 0x68
 800dec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dec6:	4654      	mov	r4, sl
 800dec8:	2205      	movs	r2, #5
 800deca:	4854      	ldr	r0, [pc, #336]	@ (800e01c <_vfiprintf_r+0x21c>)
 800decc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ded0:	f000 fb8e 	bl	800e5f0 <memchr>
 800ded4:	9a04      	ldr	r2, [sp, #16]
 800ded6:	b9d8      	cbnz	r0, 800df10 <_vfiprintf_r+0x110>
 800ded8:	06d1      	lsls	r1, r2, #27
 800deda:	bf44      	itt	mi
 800dedc:	2320      	movmi	r3, #32
 800dede:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dee2:	0713      	lsls	r3, r2, #28
 800dee4:	bf44      	itt	mi
 800dee6:	232b      	movmi	r3, #43	@ 0x2b
 800dee8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800deec:	f89a 3000 	ldrb.w	r3, [sl]
 800def0:	2b2a      	cmp	r3, #42	@ 0x2a
 800def2:	d015      	beq.n	800df20 <_vfiprintf_r+0x120>
 800def4:	9a07      	ldr	r2, [sp, #28]
 800def6:	4654      	mov	r4, sl
 800def8:	2000      	movs	r0, #0
 800defa:	f04f 0c0a 	mov.w	ip, #10
 800defe:	4621      	mov	r1, r4
 800df00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df04:	3b30      	subs	r3, #48	@ 0x30
 800df06:	2b09      	cmp	r3, #9
 800df08:	d94b      	bls.n	800dfa2 <_vfiprintf_r+0x1a2>
 800df0a:	b1b0      	cbz	r0, 800df3a <_vfiprintf_r+0x13a>
 800df0c:	9207      	str	r2, [sp, #28]
 800df0e:	e014      	b.n	800df3a <_vfiprintf_r+0x13a>
 800df10:	eba0 0308 	sub.w	r3, r0, r8
 800df14:	46a2      	mov	sl, r4
 800df16:	fa09 f303 	lsl.w	r3, r9, r3
 800df1a:	4313      	orrs	r3, r2
 800df1c:	9304      	str	r3, [sp, #16]
 800df1e:	e7d2      	b.n	800dec6 <_vfiprintf_r+0xc6>
 800df20:	9b03      	ldr	r3, [sp, #12]
 800df22:	1d19      	adds	r1, r3, #4
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	2b00      	cmp	r3, #0
 800df28:	9103      	str	r1, [sp, #12]
 800df2a:	bfbb      	ittet	lt
 800df2c:	425b      	neglt	r3, r3
 800df2e:	f042 0202 	orrlt.w	r2, r2, #2
 800df32:	9307      	strge	r3, [sp, #28]
 800df34:	9307      	strlt	r3, [sp, #28]
 800df36:	bfb8      	it	lt
 800df38:	9204      	strlt	r2, [sp, #16]
 800df3a:	7823      	ldrb	r3, [r4, #0]
 800df3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800df3e:	d10a      	bne.n	800df56 <_vfiprintf_r+0x156>
 800df40:	7863      	ldrb	r3, [r4, #1]
 800df42:	2b2a      	cmp	r3, #42	@ 0x2a
 800df44:	d132      	bne.n	800dfac <_vfiprintf_r+0x1ac>
 800df46:	9b03      	ldr	r3, [sp, #12]
 800df48:	3402      	adds	r4, #2
 800df4a:	1d1a      	adds	r2, r3, #4
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800df52:	9203      	str	r2, [sp, #12]
 800df54:	9305      	str	r3, [sp, #20]
 800df56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e02c <_vfiprintf_r+0x22c>
 800df5a:	2203      	movs	r2, #3
 800df5c:	7821      	ldrb	r1, [r4, #0]
 800df5e:	4650      	mov	r0, sl
 800df60:	f000 fb46 	bl	800e5f0 <memchr>
 800df64:	b138      	cbz	r0, 800df76 <_vfiprintf_r+0x176>
 800df66:	eba0 000a 	sub.w	r0, r0, sl
 800df6a:	2240      	movs	r2, #64	@ 0x40
 800df6c:	9b04      	ldr	r3, [sp, #16]
 800df6e:	3401      	adds	r4, #1
 800df70:	4082      	lsls	r2, r0
 800df72:	4313      	orrs	r3, r2
 800df74:	9304      	str	r3, [sp, #16]
 800df76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df7a:	2206      	movs	r2, #6
 800df7c:	4828      	ldr	r0, [pc, #160]	@ (800e020 <_vfiprintf_r+0x220>)
 800df7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800df82:	f000 fb35 	bl	800e5f0 <memchr>
 800df86:	2800      	cmp	r0, #0
 800df88:	d03f      	beq.n	800e00a <_vfiprintf_r+0x20a>
 800df8a:	4b26      	ldr	r3, [pc, #152]	@ (800e024 <_vfiprintf_r+0x224>)
 800df8c:	bb1b      	cbnz	r3, 800dfd6 <_vfiprintf_r+0x1d6>
 800df8e:	9b03      	ldr	r3, [sp, #12]
 800df90:	3307      	adds	r3, #7
 800df92:	f023 0307 	bic.w	r3, r3, #7
 800df96:	3308      	adds	r3, #8
 800df98:	9303      	str	r3, [sp, #12]
 800df9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df9c:	443b      	add	r3, r7
 800df9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dfa0:	e76a      	b.n	800de78 <_vfiprintf_r+0x78>
 800dfa2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dfa6:	460c      	mov	r4, r1
 800dfa8:	2001      	movs	r0, #1
 800dfaa:	e7a8      	b.n	800defe <_vfiprintf_r+0xfe>
 800dfac:	2300      	movs	r3, #0
 800dfae:	3401      	adds	r4, #1
 800dfb0:	f04f 0c0a 	mov.w	ip, #10
 800dfb4:	4619      	mov	r1, r3
 800dfb6:	9305      	str	r3, [sp, #20]
 800dfb8:	4620      	mov	r0, r4
 800dfba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dfbe:	3a30      	subs	r2, #48	@ 0x30
 800dfc0:	2a09      	cmp	r2, #9
 800dfc2:	d903      	bls.n	800dfcc <_vfiprintf_r+0x1cc>
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d0c6      	beq.n	800df56 <_vfiprintf_r+0x156>
 800dfc8:	9105      	str	r1, [sp, #20]
 800dfca:	e7c4      	b.n	800df56 <_vfiprintf_r+0x156>
 800dfcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800dfd0:	4604      	mov	r4, r0
 800dfd2:	2301      	movs	r3, #1
 800dfd4:	e7f0      	b.n	800dfb8 <_vfiprintf_r+0x1b8>
 800dfd6:	ab03      	add	r3, sp, #12
 800dfd8:	462a      	mov	r2, r5
 800dfda:	a904      	add	r1, sp, #16
 800dfdc:	4630      	mov	r0, r6
 800dfde:	9300      	str	r3, [sp, #0]
 800dfe0:	4b11      	ldr	r3, [pc, #68]	@ (800e028 <_vfiprintf_r+0x228>)
 800dfe2:	f3af 8000 	nop.w
 800dfe6:	4607      	mov	r7, r0
 800dfe8:	1c78      	adds	r0, r7, #1
 800dfea:	d1d6      	bne.n	800df9a <_vfiprintf_r+0x19a>
 800dfec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfee:	07d9      	lsls	r1, r3, #31
 800dff0:	d405      	bmi.n	800dffe <_vfiprintf_r+0x1fe>
 800dff2:	89ab      	ldrh	r3, [r5, #12]
 800dff4:	059a      	lsls	r2, r3, #22
 800dff6:	d402      	bmi.n	800dffe <_vfiprintf_r+0x1fe>
 800dff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dffa:	f7ff fddd 	bl	800dbb8 <__retarget_lock_release_recursive>
 800dffe:	89ab      	ldrh	r3, [r5, #12]
 800e000:	065b      	lsls	r3, r3, #25
 800e002:	f53f af1f 	bmi.w	800de44 <_vfiprintf_r+0x44>
 800e006:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e008:	e71e      	b.n	800de48 <_vfiprintf_r+0x48>
 800e00a:	ab03      	add	r3, sp, #12
 800e00c:	462a      	mov	r2, r5
 800e00e:	a904      	add	r1, sp, #16
 800e010:	4630      	mov	r0, r6
 800e012:	9300      	str	r3, [sp, #0]
 800e014:	4b04      	ldr	r3, [pc, #16]	@ (800e028 <_vfiprintf_r+0x228>)
 800e016:	f000 f87d 	bl	800e114 <_printf_i>
 800e01a:	e7e4      	b.n	800dfe6 <_vfiprintf_r+0x1e6>
 800e01c:	0800e92c 	.word	0x0800e92c
 800e020:	0800e936 	.word	0x0800e936
 800e024:	00000000 	.word	0x00000000
 800e028:	0800dddb 	.word	0x0800dddb
 800e02c:	0800e932 	.word	0x0800e932

0800e030 <_printf_common>:
 800e030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e034:	4616      	mov	r6, r2
 800e036:	4698      	mov	r8, r3
 800e038:	688a      	ldr	r2, [r1, #8]
 800e03a:	4607      	mov	r7, r0
 800e03c:	690b      	ldr	r3, [r1, #16]
 800e03e:	460c      	mov	r4, r1
 800e040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e044:	4293      	cmp	r3, r2
 800e046:	bfb8      	it	lt
 800e048:	4613      	movlt	r3, r2
 800e04a:	6033      	str	r3, [r6, #0]
 800e04c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e050:	b10a      	cbz	r2, 800e056 <_printf_common+0x26>
 800e052:	3301      	adds	r3, #1
 800e054:	6033      	str	r3, [r6, #0]
 800e056:	6823      	ldr	r3, [r4, #0]
 800e058:	0699      	lsls	r1, r3, #26
 800e05a:	bf42      	ittt	mi
 800e05c:	6833      	ldrmi	r3, [r6, #0]
 800e05e:	3302      	addmi	r3, #2
 800e060:	6033      	strmi	r3, [r6, #0]
 800e062:	6825      	ldr	r5, [r4, #0]
 800e064:	f015 0506 	ands.w	r5, r5, #6
 800e068:	d106      	bne.n	800e078 <_printf_common+0x48>
 800e06a:	f104 0a19 	add.w	sl, r4, #25
 800e06e:	68e3      	ldr	r3, [r4, #12]
 800e070:	6832      	ldr	r2, [r6, #0]
 800e072:	1a9b      	subs	r3, r3, r2
 800e074:	42ab      	cmp	r3, r5
 800e076:	dc2b      	bgt.n	800e0d0 <_printf_common+0xa0>
 800e078:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e07c:	6822      	ldr	r2, [r4, #0]
 800e07e:	3b00      	subs	r3, #0
 800e080:	bf18      	it	ne
 800e082:	2301      	movne	r3, #1
 800e084:	0692      	lsls	r2, r2, #26
 800e086:	d430      	bmi.n	800e0ea <_printf_common+0xba>
 800e088:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e08c:	4641      	mov	r1, r8
 800e08e:	4638      	mov	r0, r7
 800e090:	47c8      	blx	r9
 800e092:	3001      	adds	r0, #1
 800e094:	d023      	beq.n	800e0de <_printf_common+0xae>
 800e096:	6823      	ldr	r3, [r4, #0]
 800e098:	341a      	adds	r4, #26
 800e09a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800e09e:	f003 0306 	and.w	r3, r3, #6
 800e0a2:	2b04      	cmp	r3, #4
 800e0a4:	bf0a      	itet	eq
 800e0a6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800e0aa:	2500      	movne	r5, #0
 800e0ac:	6833      	ldreq	r3, [r6, #0]
 800e0ae:	f04f 0600 	mov.w	r6, #0
 800e0b2:	bf08      	it	eq
 800e0b4:	1aed      	subeq	r5, r5, r3
 800e0b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800e0ba:	bf08      	it	eq
 800e0bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e0c0:	4293      	cmp	r3, r2
 800e0c2:	bfc4      	itt	gt
 800e0c4:	1a9b      	subgt	r3, r3, r2
 800e0c6:	18ed      	addgt	r5, r5, r3
 800e0c8:	42b5      	cmp	r5, r6
 800e0ca:	d11a      	bne.n	800e102 <_printf_common+0xd2>
 800e0cc:	2000      	movs	r0, #0
 800e0ce:	e008      	b.n	800e0e2 <_printf_common+0xb2>
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	4652      	mov	r2, sl
 800e0d4:	4641      	mov	r1, r8
 800e0d6:	4638      	mov	r0, r7
 800e0d8:	47c8      	blx	r9
 800e0da:	3001      	adds	r0, #1
 800e0dc:	d103      	bne.n	800e0e6 <_printf_common+0xb6>
 800e0de:	f04f 30ff 	mov.w	r0, #4294967295
 800e0e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0e6:	3501      	adds	r5, #1
 800e0e8:	e7c1      	b.n	800e06e <_printf_common+0x3e>
 800e0ea:	18e1      	adds	r1, r4, r3
 800e0ec:	1c5a      	adds	r2, r3, #1
 800e0ee:	2030      	movs	r0, #48	@ 0x30
 800e0f0:	3302      	adds	r3, #2
 800e0f2:	4422      	add	r2, r4
 800e0f4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e0f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e0fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e100:	e7c2      	b.n	800e088 <_printf_common+0x58>
 800e102:	2301      	movs	r3, #1
 800e104:	4622      	mov	r2, r4
 800e106:	4641      	mov	r1, r8
 800e108:	4638      	mov	r0, r7
 800e10a:	47c8      	blx	r9
 800e10c:	3001      	adds	r0, #1
 800e10e:	d0e6      	beq.n	800e0de <_printf_common+0xae>
 800e110:	3601      	adds	r6, #1
 800e112:	e7d9      	b.n	800e0c8 <_printf_common+0x98>

0800e114 <_printf_i>:
 800e114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e118:	7e0f      	ldrb	r7, [r1, #24]
 800e11a:	4691      	mov	r9, r2
 800e11c:	4680      	mov	r8, r0
 800e11e:	460c      	mov	r4, r1
 800e120:	2f78      	cmp	r7, #120	@ 0x78
 800e122:	469a      	mov	sl, r3
 800e124:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e126:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e12a:	d807      	bhi.n	800e13c <_printf_i+0x28>
 800e12c:	2f62      	cmp	r7, #98	@ 0x62
 800e12e:	d80a      	bhi.n	800e146 <_printf_i+0x32>
 800e130:	2f00      	cmp	r7, #0
 800e132:	f000 80d1 	beq.w	800e2d8 <_printf_i+0x1c4>
 800e136:	2f58      	cmp	r7, #88	@ 0x58
 800e138:	f000 80b8 	beq.w	800e2ac <_printf_i+0x198>
 800e13c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e140:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e144:	e03a      	b.n	800e1bc <_printf_i+0xa8>
 800e146:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e14a:	2b15      	cmp	r3, #21
 800e14c:	d8f6      	bhi.n	800e13c <_printf_i+0x28>
 800e14e:	a101      	add	r1, pc, #4	@ (adr r1, 800e154 <_printf_i+0x40>)
 800e150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e154:	0800e1ad 	.word	0x0800e1ad
 800e158:	0800e1c1 	.word	0x0800e1c1
 800e15c:	0800e13d 	.word	0x0800e13d
 800e160:	0800e13d 	.word	0x0800e13d
 800e164:	0800e13d 	.word	0x0800e13d
 800e168:	0800e13d 	.word	0x0800e13d
 800e16c:	0800e1c1 	.word	0x0800e1c1
 800e170:	0800e13d 	.word	0x0800e13d
 800e174:	0800e13d 	.word	0x0800e13d
 800e178:	0800e13d 	.word	0x0800e13d
 800e17c:	0800e13d 	.word	0x0800e13d
 800e180:	0800e2bf 	.word	0x0800e2bf
 800e184:	0800e1eb 	.word	0x0800e1eb
 800e188:	0800e279 	.word	0x0800e279
 800e18c:	0800e13d 	.word	0x0800e13d
 800e190:	0800e13d 	.word	0x0800e13d
 800e194:	0800e2e1 	.word	0x0800e2e1
 800e198:	0800e13d 	.word	0x0800e13d
 800e19c:	0800e1eb 	.word	0x0800e1eb
 800e1a0:	0800e13d 	.word	0x0800e13d
 800e1a4:	0800e13d 	.word	0x0800e13d
 800e1a8:	0800e281 	.word	0x0800e281
 800e1ac:	6833      	ldr	r3, [r6, #0]
 800e1ae:	1d1a      	adds	r2, r3, #4
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	6032      	str	r2, [r6, #0]
 800e1b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e1b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e1bc:	2301      	movs	r3, #1
 800e1be:	e09c      	b.n	800e2fa <_printf_i+0x1e6>
 800e1c0:	6833      	ldr	r3, [r6, #0]
 800e1c2:	6820      	ldr	r0, [r4, #0]
 800e1c4:	1d19      	adds	r1, r3, #4
 800e1c6:	6031      	str	r1, [r6, #0]
 800e1c8:	0606      	lsls	r6, r0, #24
 800e1ca:	d501      	bpl.n	800e1d0 <_printf_i+0xbc>
 800e1cc:	681d      	ldr	r5, [r3, #0]
 800e1ce:	e003      	b.n	800e1d8 <_printf_i+0xc4>
 800e1d0:	0645      	lsls	r5, r0, #25
 800e1d2:	d5fb      	bpl.n	800e1cc <_printf_i+0xb8>
 800e1d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e1d8:	2d00      	cmp	r5, #0
 800e1da:	da03      	bge.n	800e1e4 <_printf_i+0xd0>
 800e1dc:	232d      	movs	r3, #45	@ 0x2d
 800e1de:	426d      	negs	r5, r5
 800e1e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e1e4:	4858      	ldr	r0, [pc, #352]	@ (800e348 <_printf_i+0x234>)
 800e1e6:	230a      	movs	r3, #10
 800e1e8:	e011      	b.n	800e20e <_printf_i+0xfa>
 800e1ea:	6821      	ldr	r1, [r4, #0]
 800e1ec:	6833      	ldr	r3, [r6, #0]
 800e1ee:	0608      	lsls	r0, r1, #24
 800e1f0:	f853 5b04 	ldr.w	r5, [r3], #4
 800e1f4:	d402      	bmi.n	800e1fc <_printf_i+0xe8>
 800e1f6:	0649      	lsls	r1, r1, #25
 800e1f8:	bf48      	it	mi
 800e1fa:	b2ad      	uxthmi	r5, r5
 800e1fc:	2f6f      	cmp	r7, #111	@ 0x6f
 800e1fe:	6033      	str	r3, [r6, #0]
 800e200:	4851      	ldr	r0, [pc, #324]	@ (800e348 <_printf_i+0x234>)
 800e202:	bf14      	ite	ne
 800e204:	230a      	movne	r3, #10
 800e206:	2308      	moveq	r3, #8
 800e208:	2100      	movs	r1, #0
 800e20a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e20e:	6866      	ldr	r6, [r4, #4]
 800e210:	2e00      	cmp	r6, #0
 800e212:	60a6      	str	r6, [r4, #8]
 800e214:	db05      	blt.n	800e222 <_printf_i+0x10e>
 800e216:	6821      	ldr	r1, [r4, #0]
 800e218:	432e      	orrs	r6, r5
 800e21a:	f021 0104 	bic.w	r1, r1, #4
 800e21e:	6021      	str	r1, [r4, #0]
 800e220:	d04b      	beq.n	800e2ba <_printf_i+0x1a6>
 800e222:	4616      	mov	r6, r2
 800e224:	fbb5 f1f3 	udiv	r1, r5, r3
 800e228:	fb03 5711 	mls	r7, r3, r1, r5
 800e22c:	5dc7      	ldrb	r7, [r0, r7]
 800e22e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e232:	462f      	mov	r7, r5
 800e234:	460d      	mov	r5, r1
 800e236:	42bb      	cmp	r3, r7
 800e238:	d9f4      	bls.n	800e224 <_printf_i+0x110>
 800e23a:	2b08      	cmp	r3, #8
 800e23c:	d10b      	bne.n	800e256 <_printf_i+0x142>
 800e23e:	6823      	ldr	r3, [r4, #0]
 800e240:	07df      	lsls	r7, r3, #31
 800e242:	d508      	bpl.n	800e256 <_printf_i+0x142>
 800e244:	6923      	ldr	r3, [r4, #16]
 800e246:	6861      	ldr	r1, [r4, #4]
 800e248:	4299      	cmp	r1, r3
 800e24a:	bfde      	ittt	le
 800e24c:	2330      	movle	r3, #48	@ 0x30
 800e24e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e252:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e256:	1b92      	subs	r2, r2, r6
 800e258:	6122      	str	r2, [r4, #16]
 800e25a:	464b      	mov	r3, r9
 800e25c:	aa03      	add	r2, sp, #12
 800e25e:	4621      	mov	r1, r4
 800e260:	4640      	mov	r0, r8
 800e262:	f8cd a000 	str.w	sl, [sp]
 800e266:	f7ff fee3 	bl	800e030 <_printf_common>
 800e26a:	3001      	adds	r0, #1
 800e26c:	d14a      	bne.n	800e304 <_printf_i+0x1f0>
 800e26e:	f04f 30ff 	mov.w	r0, #4294967295
 800e272:	b004      	add	sp, #16
 800e274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e278:	6823      	ldr	r3, [r4, #0]
 800e27a:	f043 0320 	orr.w	r3, r3, #32
 800e27e:	6023      	str	r3, [r4, #0]
 800e280:	2778      	movs	r7, #120	@ 0x78
 800e282:	4832      	ldr	r0, [pc, #200]	@ (800e34c <_printf_i+0x238>)
 800e284:	6823      	ldr	r3, [r4, #0]
 800e286:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e28a:	061f      	lsls	r7, r3, #24
 800e28c:	6831      	ldr	r1, [r6, #0]
 800e28e:	f851 5b04 	ldr.w	r5, [r1], #4
 800e292:	d402      	bmi.n	800e29a <_printf_i+0x186>
 800e294:	065f      	lsls	r7, r3, #25
 800e296:	bf48      	it	mi
 800e298:	b2ad      	uxthmi	r5, r5
 800e29a:	6031      	str	r1, [r6, #0]
 800e29c:	07d9      	lsls	r1, r3, #31
 800e29e:	bf44      	itt	mi
 800e2a0:	f043 0320 	orrmi.w	r3, r3, #32
 800e2a4:	6023      	strmi	r3, [r4, #0]
 800e2a6:	b11d      	cbz	r5, 800e2b0 <_printf_i+0x19c>
 800e2a8:	2310      	movs	r3, #16
 800e2aa:	e7ad      	b.n	800e208 <_printf_i+0xf4>
 800e2ac:	4826      	ldr	r0, [pc, #152]	@ (800e348 <_printf_i+0x234>)
 800e2ae:	e7e9      	b.n	800e284 <_printf_i+0x170>
 800e2b0:	6823      	ldr	r3, [r4, #0]
 800e2b2:	f023 0320 	bic.w	r3, r3, #32
 800e2b6:	6023      	str	r3, [r4, #0]
 800e2b8:	e7f6      	b.n	800e2a8 <_printf_i+0x194>
 800e2ba:	4616      	mov	r6, r2
 800e2bc:	e7bd      	b.n	800e23a <_printf_i+0x126>
 800e2be:	6833      	ldr	r3, [r6, #0]
 800e2c0:	6825      	ldr	r5, [r4, #0]
 800e2c2:	1d18      	adds	r0, r3, #4
 800e2c4:	6961      	ldr	r1, [r4, #20]
 800e2c6:	6030      	str	r0, [r6, #0]
 800e2c8:	062e      	lsls	r6, r5, #24
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	d501      	bpl.n	800e2d2 <_printf_i+0x1be>
 800e2ce:	6019      	str	r1, [r3, #0]
 800e2d0:	e002      	b.n	800e2d8 <_printf_i+0x1c4>
 800e2d2:	0668      	lsls	r0, r5, #25
 800e2d4:	d5fb      	bpl.n	800e2ce <_printf_i+0x1ba>
 800e2d6:	8019      	strh	r1, [r3, #0]
 800e2d8:	2300      	movs	r3, #0
 800e2da:	4616      	mov	r6, r2
 800e2dc:	6123      	str	r3, [r4, #16]
 800e2de:	e7bc      	b.n	800e25a <_printf_i+0x146>
 800e2e0:	6833      	ldr	r3, [r6, #0]
 800e2e2:	2100      	movs	r1, #0
 800e2e4:	1d1a      	adds	r2, r3, #4
 800e2e6:	6032      	str	r2, [r6, #0]
 800e2e8:	681e      	ldr	r6, [r3, #0]
 800e2ea:	6862      	ldr	r2, [r4, #4]
 800e2ec:	4630      	mov	r0, r6
 800e2ee:	f000 f97f 	bl	800e5f0 <memchr>
 800e2f2:	b108      	cbz	r0, 800e2f8 <_printf_i+0x1e4>
 800e2f4:	1b80      	subs	r0, r0, r6
 800e2f6:	6060      	str	r0, [r4, #4]
 800e2f8:	6863      	ldr	r3, [r4, #4]
 800e2fa:	6123      	str	r3, [r4, #16]
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e302:	e7aa      	b.n	800e25a <_printf_i+0x146>
 800e304:	6923      	ldr	r3, [r4, #16]
 800e306:	4632      	mov	r2, r6
 800e308:	4649      	mov	r1, r9
 800e30a:	4640      	mov	r0, r8
 800e30c:	47d0      	blx	sl
 800e30e:	3001      	adds	r0, #1
 800e310:	d0ad      	beq.n	800e26e <_printf_i+0x15a>
 800e312:	6823      	ldr	r3, [r4, #0]
 800e314:	079b      	lsls	r3, r3, #30
 800e316:	d413      	bmi.n	800e340 <_printf_i+0x22c>
 800e318:	68e0      	ldr	r0, [r4, #12]
 800e31a:	9b03      	ldr	r3, [sp, #12]
 800e31c:	4298      	cmp	r0, r3
 800e31e:	bfb8      	it	lt
 800e320:	4618      	movlt	r0, r3
 800e322:	e7a6      	b.n	800e272 <_printf_i+0x15e>
 800e324:	2301      	movs	r3, #1
 800e326:	4632      	mov	r2, r6
 800e328:	4649      	mov	r1, r9
 800e32a:	4640      	mov	r0, r8
 800e32c:	47d0      	blx	sl
 800e32e:	3001      	adds	r0, #1
 800e330:	d09d      	beq.n	800e26e <_printf_i+0x15a>
 800e332:	3501      	adds	r5, #1
 800e334:	68e3      	ldr	r3, [r4, #12]
 800e336:	9903      	ldr	r1, [sp, #12]
 800e338:	1a5b      	subs	r3, r3, r1
 800e33a:	42ab      	cmp	r3, r5
 800e33c:	dcf2      	bgt.n	800e324 <_printf_i+0x210>
 800e33e:	e7eb      	b.n	800e318 <_printf_i+0x204>
 800e340:	2500      	movs	r5, #0
 800e342:	f104 0619 	add.w	r6, r4, #25
 800e346:	e7f5      	b.n	800e334 <_printf_i+0x220>
 800e348:	0800e93d 	.word	0x0800e93d
 800e34c:	0800e94e 	.word	0x0800e94e

0800e350 <__sflush_r>:
 800e350:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e358:	0716      	lsls	r6, r2, #28
 800e35a:	4605      	mov	r5, r0
 800e35c:	460c      	mov	r4, r1
 800e35e:	d454      	bmi.n	800e40a <__sflush_r+0xba>
 800e360:	684b      	ldr	r3, [r1, #4]
 800e362:	2b00      	cmp	r3, #0
 800e364:	dc02      	bgt.n	800e36c <__sflush_r+0x1c>
 800e366:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e368:	2b00      	cmp	r3, #0
 800e36a:	dd48      	ble.n	800e3fe <__sflush_r+0xae>
 800e36c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e36e:	2e00      	cmp	r6, #0
 800e370:	d045      	beq.n	800e3fe <__sflush_r+0xae>
 800e372:	2300      	movs	r3, #0
 800e374:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e378:	682f      	ldr	r7, [r5, #0]
 800e37a:	6a21      	ldr	r1, [r4, #32]
 800e37c:	602b      	str	r3, [r5, #0]
 800e37e:	d030      	beq.n	800e3e2 <__sflush_r+0x92>
 800e380:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e382:	89a3      	ldrh	r3, [r4, #12]
 800e384:	0759      	lsls	r1, r3, #29
 800e386:	d505      	bpl.n	800e394 <__sflush_r+0x44>
 800e388:	6863      	ldr	r3, [r4, #4]
 800e38a:	1ad2      	subs	r2, r2, r3
 800e38c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e38e:	b10b      	cbz	r3, 800e394 <__sflush_r+0x44>
 800e390:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e392:	1ad2      	subs	r2, r2, r3
 800e394:	2300      	movs	r3, #0
 800e396:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e398:	6a21      	ldr	r1, [r4, #32]
 800e39a:	4628      	mov	r0, r5
 800e39c:	47b0      	blx	r6
 800e39e:	1c43      	adds	r3, r0, #1
 800e3a0:	89a3      	ldrh	r3, [r4, #12]
 800e3a2:	d106      	bne.n	800e3b2 <__sflush_r+0x62>
 800e3a4:	6829      	ldr	r1, [r5, #0]
 800e3a6:	291d      	cmp	r1, #29
 800e3a8:	d82b      	bhi.n	800e402 <__sflush_r+0xb2>
 800e3aa:	4a2a      	ldr	r2, [pc, #168]	@ (800e454 <__sflush_r+0x104>)
 800e3ac:	40ca      	lsrs	r2, r1
 800e3ae:	07d6      	lsls	r6, r2, #31
 800e3b0:	d527      	bpl.n	800e402 <__sflush_r+0xb2>
 800e3b2:	2200      	movs	r2, #0
 800e3b4:	04d9      	lsls	r1, r3, #19
 800e3b6:	6062      	str	r2, [r4, #4]
 800e3b8:	6922      	ldr	r2, [r4, #16]
 800e3ba:	6022      	str	r2, [r4, #0]
 800e3bc:	d504      	bpl.n	800e3c8 <__sflush_r+0x78>
 800e3be:	1c42      	adds	r2, r0, #1
 800e3c0:	d101      	bne.n	800e3c6 <__sflush_r+0x76>
 800e3c2:	682b      	ldr	r3, [r5, #0]
 800e3c4:	b903      	cbnz	r3, 800e3c8 <__sflush_r+0x78>
 800e3c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800e3c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e3ca:	602f      	str	r7, [r5, #0]
 800e3cc:	b1b9      	cbz	r1, 800e3fe <__sflush_r+0xae>
 800e3ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3d2:	4299      	cmp	r1, r3
 800e3d4:	d002      	beq.n	800e3dc <__sflush_r+0x8c>
 800e3d6:	4628      	mov	r0, r5
 800e3d8:	f7ff fbf0 	bl	800dbbc <_free_r>
 800e3dc:	2300      	movs	r3, #0
 800e3de:	6363      	str	r3, [r4, #52]	@ 0x34
 800e3e0:	e00d      	b.n	800e3fe <__sflush_r+0xae>
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	4628      	mov	r0, r5
 800e3e6:	47b0      	blx	r6
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	1c50      	adds	r0, r2, #1
 800e3ec:	d1c9      	bne.n	800e382 <__sflush_r+0x32>
 800e3ee:	682b      	ldr	r3, [r5, #0]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d0c6      	beq.n	800e382 <__sflush_r+0x32>
 800e3f4:	2b1d      	cmp	r3, #29
 800e3f6:	d001      	beq.n	800e3fc <__sflush_r+0xac>
 800e3f8:	2b16      	cmp	r3, #22
 800e3fa:	d11d      	bne.n	800e438 <__sflush_r+0xe8>
 800e3fc:	602f      	str	r7, [r5, #0]
 800e3fe:	2000      	movs	r0, #0
 800e400:	e021      	b.n	800e446 <__sflush_r+0xf6>
 800e402:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e406:	b21b      	sxth	r3, r3
 800e408:	e01a      	b.n	800e440 <__sflush_r+0xf0>
 800e40a:	690f      	ldr	r7, [r1, #16]
 800e40c:	2f00      	cmp	r7, #0
 800e40e:	d0f6      	beq.n	800e3fe <__sflush_r+0xae>
 800e410:	0793      	lsls	r3, r2, #30
 800e412:	680e      	ldr	r6, [r1, #0]
 800e414:	600f      	str	r7, [r1, #0]
 800e416:	bf0c      	ite	eq
 800e418:	694b      	ldreq	r3, [r1, #20]
 800e41a:	2300      	movne	r3, #0
 800e41c:	eba6 0807 	sub.w	r8, r6, r7
 800e420:	608b      	str	r3, [r1, #8]
 800e422:	f1b8 0f00 	cmp.w	r8, #0
 800e426:	ddea      	ble.n	800e3fe <__sflush_r+0xae>
 800e428:	4643      	mov	r3, r8
 800e42a:	463a      	mov	r2, r7
 800e42c:	6a21      	ldr	r1, [r4, #32]
 800e42e:	4628      	mov	r0, r5
 800e430:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e432:	47b0      	blx	r6
 800e434:	2800      	cmp	r0, #0
 800e436:	dc08      	bgt.n	800e44a <__sflush_r+0xfa>
 800e438:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e43c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e440:	f04f 30ff 	mov.w	r0, #4294967295
 800e444:	81a3      	strh	r3, [r4, #12]
 800e446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e44a:	4407      	add	r7, r0
 800e44c:	eba8 0800 	sub.w	r8, r8, r0
 800e450:	e7e7      	b.n	800e422 <__sflush_r+0xd2>
 800e452:	bf00      	nop
 800e454:	20400001 	.word	0x20400001

0800e458 <_fflush_r>:
 800e458:	b538      	push	{r3, r4, r5, lr}
 800e45a:	690b      	ldr	r3, [r1, #16]
 800e45c:	4605      	mov	r5, r0
 800e45e:	460c      	mov	r4, r1
 800e460:	b913      	cbnz	r3, 800e468 <_fflush_r+0x10>
 800e462:	2500      	movs	r5, #0
 800e464:	4628      	mov	r0, r5
 800e466:	bd38      	pop	{r3, r4, r5, pc}
 800e468:	b118      	cbz	r0, 800e472 <_fflush_r+0x1a>
 800e46a:	6a03      	ldr	r3, [r0, #32]
 800e46c:	b90b      	cbnz	r3, 800e472 <_fflush_r+0x1a>
 800e46e:	f7ff fa9d 	bl	800d9ac <__sinit>
 800e472:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d0f3      	beq.n	800e462 <_fflush_r+0xa>
 800e47a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e47c:	07d0      	lsls	r0, r2, #31
 800e47e:	d404      	bmi.n	800e48a <_fflush_r+0x32>
 800e480:	0599      	lsls	r1, r3, #22
 800e482:	d402      	bmi.n	800e48a <_fflush_r+0x32>
 800e484:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e486:	f7ff fb96 	bl	800dbb6 <__retarget_lock_acquire_recursive>
 800e48a:	4628      	mov	r0, r5
 800e48c:	4621      	mov	r1, r4
 800e48e:	f7ff ff5f 	bl	800e350 <__sflush_r>
 800e492:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e494:	4605      	mov	r5, r0
 800e496:	07da      	lsls	r2, r3, #31
 800e498:	d4e4      	bmi.n	800e464 <_fflush_r+0xc>
 800e49a:	89a3      	ldrh	r3, [r4, #12]
 800e49c:	059b      	lsls	r3, r3, #22
 800e49e:	d4e1      	bmi.n	800e464 <_fflush_r+0xc>
 800e4a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e4a2:	f7ff fb89 	bl	800dbb8 <__retarget_lock_release_recursive>
 800e4a6:	e7dd      	b.n	800e464 <_fflush_r+0xc>

0800e4a8 <__swbuf_r>:
 800e4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4aa:	460e      	mov	r6, r1
 800e4ac:	4614      	mov	r4, r2
 800e4ae:	4605      	mov	r5, r0
 800e4b0:	b118      	cbz	r0, 800e4ba <__swbuf_r+0x12>
 800e4b2:	6a03      	ldr	r3, [r0, #32]
 800e4b4:	b90b      	cbnz	r3, 800e4ba <__swbuf_r+0x12>
 800e4b6:	f7ff fa79 	bl	800d9ac <__sinit>
 800e4ba:	69a3      	ldr	r3, [r4, #24]
 800e4bc:	60a3      	str	r3, [r4, #8]
 800e4be:	89a3      	ldrh	r3, [r4, #12]
 800e4c0:	071a      	lsls	r2, r3, #28
 800e4c2:	d501      	bpl.n	800e4c8 <__swbuf_r+0x20>
 800e4c4:	6923      	ldr	r3, [r4, #16]
 800e4c6:	b943      	cbnz	r3, 800e4da <__swbuf_r+0x32>
 800e4c8:	4621      	mov	r1, r4
 800e4ca:	4628      	mov	r0, r5
 800e4cc:	f000 f82a 	bl	800e524 <__swsetup_r>
 800e4d0:	b118      	cbz	r0, 800e4da <__swbuf_r+0x32>
 800e4d2:	f04f 37ff 	mov.w	r7, #4294967295
 800e4d6:	4638      	mov	r0, r7
 800e4d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4da:	6823      	ldr	r3, [r4, #0]
 800e4dc:	b2f6      	uxtb	r6, r6
 800e4de:	6922      	ldr	r2, [r4, #16]
 800e4e0:	4637      	mov	r7, r6
 800e4e2:	1a98      	subs	r0, r3, r2
 800e4e4:	6963      	ldr	r3, [r4, #20]
 800e4e6:	4283      	cmp	r3, r0
 800e4e8:	dc05      	bgt.n	800e4f6 <__swbuf_r+0x4e>
 800e4ea:	4621      	mov	r1, r4
 800e4ec:	4628      	mov	r0, r5
 800e4ee:	f7ff ffb3 	bl	800e458 <_fflush_r>
 800e4f2:	2800      	cmp	r0, #0
 800e4f4:	d1ed      	bne.n	800e4d2 <__swbuf_r+0x2a>
 800e4f6:	68a3      	ldr	r3, [r4, #8]
 800e4f8:	3b01      	subs	r3, #1
 800e4fa:	60a3      	str	r3, [r4, #8]
 800e4fc:	6823      	ldr	r3, [r4, #0]
 800e4fe:	1c5a      	adds	r2, r3, #1
 800e500:	6022      	str	r2, [r4, #0]
 800e502:	701e      	strb	r6, [r3, #0]
 800e504:	1c43      	adds	r3, r0, #1
 800e506:	6962      	ldr	r2, [r4, #20]
 800e508:	429a      	cmp	r2, r3
 800e50a:	d004      	beq.n	800e516 <__swbuf_r+0x6e>
 800e50c:	89a3      	ldrh	r3, [r4, #12]
 800e50e:	07db      	lsls	r3, r3, #31
 800e510:	d5e1      	bpl.n	800e4d6 <__swbuf_r+0x2e>
 800e512:	2e0a      	cmp	r6, #10
 800e514:	d1df      	bne.n	800e4d6 <__swbuf_r+0x2e>
 800e516:	4621      	mov	r1, r4
 800e518:	4628      	mov	r0, r5
 800e51a:	f7ff ff9d 	bl	800e458 <_fflush_r>
 800e51e:	2800      	cmp	r0, #0
 800e520:	d0d9      	beq.n	800e4d6 <__swbuf_r+0x2e>
 800e522:	e7d6      	b.n	800e4d2 <__swbuf_r+0x2a>

0800e524 <__swsetup_r>:
 800e524:	b538      	push	{r3, r4, r5, lr}
 800e526:	4b29      	ldr	r3, [pc, #164]	@ (800e5cc <__swsetup_r+0xa8>)
 800e528:	4605      	mov	r5, r0
 800e52a:	460c      	mov	r4, r1
 800e52c:	6818      	ldr	r0, [r3, #0]
 800e52e:	b118      	cbz	r0, 800e538 <__swsetup_r+0x14>
 800e530:	6a03      	ldr	r3, [r0, #32]
 800e532:	b90b      	cbnz	r3, 800e538 <__swsetup_r+0x14>
 800e534:	f7ff fa3a 	bl	800d9ac <__sinit>
 800e538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e53c:	0719      	lsls	r1, r3, #28
 800e53e:	d422      	bmi.n	800e586 <__swsetup_r+0x62>
 800e540:	06da      	lsls	r2, r3, #27
 800e542:	d407      	bmi.n	800e554 <__swsetup_r+0x30>
 800e544:	2209      	movs	r2, #9
 800e546:	602a      	str	r2, [r5, #0]
 800e548:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e54c:	f04f 30ff 	mov.w	r0, #4294967295
 800e550:	81a3      	strh	r3, [r4, #12]
 800e552:	e033      	b.n	800e5bc <__swsetup_r+0x98>
 800e554:	0758      	lsls	r0, r3, #29
 800e556:	d512      	bpl.n	800e57e <__swsetup_r+0x5a>
 800e558:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e55a:	b141      	cbz	r1, 800e56e <__swsetup_r+0x4a>
 800e55c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e560:	4299      	cmp	r1, r3
 800e562:	d002      	beq.n	800e56a <__swsetup_r+0x46>
 800e564:	4628      	mov	r0, r5
 800e566:	f7ff fb29 	bl	800dbbc <_free_r>
 800e56a:	2300      	movs	r3, #0
 800e56c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e56e:	89a3      	ldrh	r3, [r4, #12]
 800e570:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e574:	81a3      	strh	r3, [r4, #12]
 800e576:	2300      	movs	r3, #0
 800e578:	6063      	str	r3, [r4, #4]
 800e57a:	6923      	ldr	r3, [r4, #16]
 800e57c:	6023      	str	r3, [r4, #0]
 800e57e:	89a3      	ldrh	r3, [r4, #12]
 800e580:	f043 0308 	orr.w	r3, r3, #8
 800e584:	81a3      	strh	r3, [r4, #12]
 800e586:	6923      	ldr	r3, [r4, #16]
 800e588:	b94b      	cbnz	r3, 800e59e <__swsetup_r+0x7a>
 800e58a:	89a3      	ldrh	r3, [r4, #12]
 800e58c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e594:	d003      	beq.n	800e59e <__swsetup_r+0x7a>
 800e596:	4621      	mov	r1, r4
 800e598:	4628      	mov	r0, r5
 800e59a:	f000 f85c 	bl	800e656 <__smakebuf_r>
 800e59e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5a2:	f013 0201 	ands.w	r2, r3, #1
 800e5a6:	d00a      	beq.n	800e5be <__swsetup_r+0x9a>
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	60a2      	str	r2, [r4, #8]
 800e5ac:	6962      	ldr	r2, [r4, #20]
 800e5ae:	4252      	negs	r2, r2
 800e5b0:	61a2      	str	r2, [r4, #24]
 800e5b2:	6922      	ldr	r2, [r4, #16]
 800e5b4:	b942      	cbnz	r2, 800e5c8 <__swsetup_r+0xa4>
 800e5b6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e5ba:	d1c5      	bne.n	800e548 <__swsetup_r+0x24>
 800e5bc:	bd38      	pop	{r3, r4, r5, pc}
 800e5be:	0799      	lsls	r1, r3, #30
 800e5c0:	bf58      	it	pl
 800e5c2:	6962      	ldrpl	r2, [r4, #20]
 800e5c4:	60a2      	str	r2, [r4, #8]
 800e5c6:	e7f4      	b.n	800e5b2 <__swsetup_r+0x8e>
 800e5c8:	2000      	movs	r0, #0
 800e5ca:	e7f7      	b.n	800e5bc <__swsetup_r+0x98>
 800e5cc:	200000a4 	.word	0x200000a4

0800e5d0 <_sbrk_r>:
 800e5d0:	b538      	push	{r3, r4, r5, lr}
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	4d05      	ldr	r5, [pc, #20]	@ (800e5ec <_sbrk_r+0x1c>)
 800e5d6:	4604      	mov	r4, r0
 800e5d8:	4608      	mov	r0, r1
 800e5da:	602b      	str	r3, [r5, #0]
 800e5dc:	f7f6 fdd8 	bl	8005190 <_sbrk>
 800e5e0:	1c43      	adds	r3, r0, #1
 800e5e2:	d102      	bne.n	800e5ea <_sbrk_r+0x1a>
 800e5e4:	682b      	ldr	r3, [r5, #0]
 800e5e6:	b103      	cbz	r3, 800e5ea <_sbrk_r+0x1a>
 800e5e8:	6023      	str	r3, [r4, #0]
 800e5ea:	bd38      	pop	{r3, r4, r5, pc}
 800e5ec:	2000163c 	.word	0x2000163c

0800e5f0 <memchr>:
 800e5f0:	b2c9      	uxtb	r1, r1
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	4402      	add	r2, r0
 800e5f6:	b510      	push	{r4, lr}
 800e5f8:	4293      	cmp	r3, r2
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	d101      	bne.n	800e602 <memchr+0x12>
 800e5fe:	2000      	movs	r0, #0
 800e600:	e003      	b.n	800e60a <memchr+0x1a>
 800e602:	7804      	ldrb	r4, [r0, #0]
 800e604:	3301      	adds	r3, #1
 800e606:	428c      	cmp	r4, r1
 800e608:	d1f6      	bne.n	800e5f8 <memchr+0x8>
 800e60a:	bd10      	pop	{r4, pc}

0800e60c <__swhatbuf_r>:
 800e60c:	b570      	push	{r4, r5, r6, lr}
 800e60e:	460c      	mov	r4, r1
 800e610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e614:	b096      	sub	sp, #88	@ 0x58
 800e616:	4615      	mov	r5, r2
 800e618:	2900      	cmp	r1, #0
 800e61a:	461e      	mov	r6, r3
 800e61c:	da0c      	bge.n	800e638 <__swhatbuf_r+0x2c>
 800e61e:	89a3      	ldrh	r3, [r4, #12]
 800e620:	2100      	movs	r1, #0
 800e622:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e626:	bf14      	ite	ne
 800e628:	2340      	movne	r3, #64	@ 0x40
 800e62a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e62e:	2000      	movs	r0, #0
 800e630:	6031      	str	r1, [r6, #0]
 800e632:	602b      	str	r3, [r5, #0]
 800e634:	b016      	add	sp, #88	@ 0x58
 800e636:	bd70      	pop	{r4, r5, r6, pc}
 800e638:	466a      	mov	r2, sp
 800e63a:	f000 f849 	bl	800e6d0 <_fstat_r>
 800e63e:	2800      	cmp	r0, #0
 800e640:	dbed      	blt.n	800e61e <__swhatbuf_r+0x12>
 800e642:	9901      	ldr	r1, [sp, #4]
 800e644:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e648:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e64c:	4259      	negs	r1, r3
 800e64e:	4159      	adcs	r1, r3
 800e650:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e654:	e7eb      	b.n	800e62e <__swhatbuf_r+0x22>

0800e656 <__smakebuf_r>:
 800e656:	898b      	ldrh	r3, [r1, #12]
 800e658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e65a:	079d      	lsls	r5, r3, #30
 800e65c:	4606      	mov	r6, r0
 800e65e:	460c      	mov	r4, r1
 800e660:	d507      	bpl.n	800e672 <__smakebuf_r+0x1c>
 800e662:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e666:	6023      	str	r3, [r4, #0]
 800e668:	6123      	str	r3, [r4, #16]
 800e66a:	2301      	movs	r3, #1
 800e66c:	6163      	str	r3, [r4, #20]
 800e66e:	b003      	add	sp, #12
 800e670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e672:	ab01      	add	r3, sp, #4
 800e674:	466a      	mov	r2, sp
 800e676:	f7ff ffc9 	bl	800e60c <__swhatbuf_r>
 800e67a:	9f00      	ldr	r7, [sp, #0]
 800e67c:	4605      	mov	r5, r0
 800e67e:	4630      	mov	r0, r6
 800e680:	4639      	mov	r1, r7
 800e682:	f7ff fb07 	bl	800dc94 <_malloc_r>
 800e686:	b948      	cbnz	r0, 800e69c <__smakebuf_r+0x46>
 800e688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e68c:	059a      	lsls	r2, r3, #22
 800e68e:	d4ee      	bmi.n	800e66e <__smakebuf_r+0x18>
 800e690:	f023 0303 	bic.w	r3, r3, #3
 800e694:	f043 0302 	orr.w	r3, r3, #2
 800e698:	81a3      	strh	r3, [r4, #12]
 800e69a:	e7e2      	b.n	800e662 <__smakebuf_r+0xc>
 800e69c:	89a3      	ldrh	r3, [r4, #12]
 800e69e:	6020      	str	r0, [r4, #0]
 800e6a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6a4:	81a3      	strh	r3, [r4, #12]
 800e6a6:	9b01      	ldr	r3, [sp, #4]
 800e6a8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e6ac:	b15b      	cbz	r3, 800e6c6 <__smakebuf_r+0x70>
 800e6ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6b2:	4630      	mov	r0, r6
 800e6b4:	f000 f81e 	bl	800e6f4 <_isatty_r>
 800e6b8:	b128      	cbz	r0, 800e6c6 <__smakebuf_r+0x70>
 800e6ba:	89a3      	ldrh	r3, [r4, #12]
 800e6bc:	f023 0303 	bic.w	r3, r3, #3
 800e6c0:	f043 0301 	orr.w	r3, r3, #1
 800e6c4:	81a3      	strh	r3, [r4, #12]
 800e6c6:	89a3      	ldrh	r3, [r4, #12]
 800e6c8:	431d      	orrs	r5, r3
 800e6ca:	81a5      	strh	r5, [r4, #12]
 800e6cc:	e7cf      	b.n	800e66e <__smakebuf_r+0x18>
	...

0800e6d0 <_fstat_r>:
 800e6d0:	b538      	push	{r3, r4, r5, lr}
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	4d06      	ldr	r5, [pc, #24]	@ (800e6f0 <_fstat_r+0x20>)
 800e6d6:	4604      	mov	r4, r0
 800e6d8:	4608      	mov	r0, r1
 800e6da:	4611      	mov	r1, r2
 800e6dc:	602b      	str	r3, [r5, #0]
 800e6de:	f7f6 fd2f 	bl	8005140 <_fstat>
 800e6e2:	1c43      	adds	r3, r0, #1
 800e6e4:	d102      	bne.n	800e6ec <_fstat_r+0x1c>
 800e6e6:	682b      	ldr	r3, [r5, #0]
 800e6e8:	b103      	cbz	r3, 800e6ec <_fstat_r+0x1c>
 800e6ea:	6023      	str	r3, [r4, #0]
 800e6ec:	bd38      	pop	{r3, r4, r5, pc}
 800e6ee:	bf00      	nop
 800e6f0:	2000163c 	.word	0x2000163c

0800e6f4 <_isatty_r>:
 800e6f4:	b538      	push	{r3, r4, r5, lr}
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	4d05      	ldr	r5, [pc, #20]	@ (800e710 <_isatty_r+0x1c>)
 800e6fa:	4604      	mov	r4, r0
 800e6fc:	4608      	mov	r0, r1
 800e6fe:	602b      	str	r3, [r5, #0]
 800e700:	f7f6 fd2e 	bl	8005160 <_isatty>
 800e704:	1c43      	adds	r3, r0, #1
 800e706:	d102      	bne.n	800e70e <_isatty_r+0x1a>
 800e708:	682b      	ldr	r3, [r5, #0]
 800e70a:	b103      	cbz	r3, 800e70e <_isatty_r+0x1a>
 800e70c:	6023      	str	r3, [r4, #0]
 800e70e:	bd38      	pop	{r3, r4, r5, pc}
 800e710:	2000163c 	.word	0x2000163c

0800e714 <_init>:
 800e714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e716:	bf00      	nop
 800e718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e71a:	bc08      	pop	{r3}
 800e71c:	469e      	mov	lr, r3
 800e71e:	4770      	bx	lr

0800e720 <_fini>:
 800e720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e722:	bf00      	nop
 800e724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e726:	bc08      	pop	{r3}
 800e728:	469e      	mov	lr, r3
 800e72a:	4770      	bx	lr
