+incdir+${DESIGN_RTL_DIR}/../../../../../piton/design/include
+incdir+${DESIGN_RTL_DIR}/modules/drac-inorder/includes
+incdir+${DESIGN_RTL_DIR}/modules/meep-vpu/src/include
+incdir+${DESIGN_RTL_DIR}/modules/meep_vnoc/modules/pronoc/mpsoc/rtl/

//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/include/common_cells/registers.svh
${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/EPI_pkg.sv
${DESIGN_RTL_DIR}/modules/meep_vnoc/src_rtl/vnoc_pkg.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/includes/riscv_pkg.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_pkg.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/zagreb_fpuv_pkg.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/includes/drac_pkg.sv
${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/MSG_pkg.sv
${DESIGN_RTL_DIR}/src/package/riscv_pkg.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dm_pkg.sv
${DESIGN_RTL_DIR}/src/package/ariane_pkg.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_cache_pkg.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/includes/drac_icache_pkg.sv

${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dm_pkg.sv
${DESIGN_RTL_DIR}/src/package/axi_pkg.sv


//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/include/axi/assign.svh
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/include/axi/typedef.svh
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/package/me_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/vpu_riscv_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/apb_me_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/apb_scb_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/include/config_control.svh
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/include/bsc_custom_defines.svh

// axi_pkg
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/vpu_axi_pkg.sv

//// lvrf module and submodule
//// crossbar files:
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/cf_math_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_verification/src/clk_rst_gen.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_verification/src/rand_id_queue.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_intf.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/addr_decode.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_xbar.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_atop_filter.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_demux.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_err_slv.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_id_prepend.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/src/axi_mux.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/counter.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/delta_counter.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/deprecated/fifo_v2.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/fifo_v3.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/lzc.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/rr_arb_tree.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/spill_register.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/spill_register_flushable.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/common_cells/src/stream_register.sv
//
//// For lvrf
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/meep-l2_sp/src/rtl/ram_tdp.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/meep-l2_sp/src/rtl/mock_sp.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/axi_mem_if/src/lvrf_axi2mem.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/modules/axi_crossbar_lvrf/modules/axi_mem_if/src/meep_lvrf_top.sv

//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/me/apb_me_drv.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/me/me_fetch_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/me/me_push_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/me/vrf_scb.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/me/me_unit.sv

// For ME
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/dma_core.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/dma_rdma.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/dma_reg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/dma_wdma.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/common/me_async_fifo.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/common/ff_1bit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/common/sync_pulse.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/dma_top.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/meep-uengines/src/rtl/rme_top.sv

//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/multi_lane_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/meep_vpu_top.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/fpuv_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/package/fpuv_wrapper_pkg.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_rr_arb_tree.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_lzc.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_divsqrt_multi.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_cast_multi.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_classifier.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_fma.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_fma_multi.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_noncomp.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_opgroup_block.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_opgroup_fmt_slice.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_opgroup_multifmt_slice.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/divsqrt/divsqrt_iter.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/divsqrt/divsqrt_nrst.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/divsqrt/divsqrt_top.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_rounding.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_top.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fpu/fpuv_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/common_cells/me_sync_fifo.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/common_cells/ram_sp.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/common_cells/ram_dp.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/common_cells/mux_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/common_cells/carrylookahead.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/fsm_lane.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/functional_unit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/item_management_unit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/load_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_rat.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/rat.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vector_lane.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vrf_bank.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vrf_mapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vrf_slice.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vrf_slice_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_regs_tail_logic.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_regs_tail_logic_bank.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/wb_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/adder.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/arith_queue.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/bitwise_logical.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/comp_min_max.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/comparator_dec.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/index_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/load_management_unit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_formating.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_registers_bank.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_regs.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_regs_address.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_regs_tail_logic.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_regs_buffer_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mask_regs_source_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/masked_operation.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/mem_queue.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/merger.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/multi_lane_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/multiplier.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/pre_issue_queue.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/queue_demux.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/reduction_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/renaming_logic.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/reorder_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_unit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_lane_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_data_packer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_data_unpacker.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_fifo.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_if.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_logic.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/ring/ring_node.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/shifters.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/source_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/source_wrapper.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/store_buffer.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/store_management_unit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/unpacker.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/valid_bit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/valid_mask_bit.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_ctrl.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_ctrl_lane.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_enable.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_enable_block.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_mem.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_mem_lane.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/vec_element_ctrl_source.sv
//${DESIGN_RTL_DIR}/modules/meep-vpu/src/rtl/popcount.sv

// Zagreb FPU
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/divsqrt_iter.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/divsqrt_nrst.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/divsqrt_top.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_cast_multi.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_classifier.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_divsqrt_multi.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_fma_multi.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_fma.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_lzc.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_noncomp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_opgroup_block.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_opgroup_fmt_slice.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_opgroup_multifmt_slice.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_rounding.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_rr_arb_tree.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fpu/fpuv_top.sv


${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/alu.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/if_stage/rtl/bimodal_predictor.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/if_stage/rtl/branch_predictor.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/if_stage/rtl/instr_realign.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/branch_unit.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/control_unit/rtl/control_unit.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/interface_csr/rtl/csr_interface.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/datapath.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/id_stage/rtl/decoder.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/id_stage/rtl/compressed_decoder.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/div_4bits.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/div_unit.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/exe_stage.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/if_stage/rtl/if_stage.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/id_stage/rtl/immediate.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/mul_unit.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/rr_stage/rtl/regfile.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/rr_stage/rtl/regfile_fp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/register.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/datapath/rtl/exe_stage/rtl/fp_unit.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_cast_multi.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_classifier.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_divsqrt_multi.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_fma_multi.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_fma.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_noncomp.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_opgroup_block.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_opgroup_fmt_slice.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_opgroup_multifmt_slice.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_rounding.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/modules/fpnew/src/fpnew_top.sv
${DESIGN_RTL_DIR}/modules/drac-inorder/rtl/top_drac.sv

${DESIGN_RTL_DIR}/modules/tech_cells_generic/src/pulp_clock_gating.sv
${DESIGN_RTL_DIR}/modules/tech_cells_generic/src/cluster_clock_inverter.sv
${DESIGN_RTL_DIR}/modules/tech_cells_generic/src/pulp_clock_mux2.sv

${DESIGN_RTL_DIR}/src/package/ariane_soc_pkg.sv
${DESIGN_RTL_DIR}/src/package/ariane_axi_pkg.sv

${DESIGN_RTL_DIR}/modules/register_interface/src/reg_intf_pkg.sv
${DESIGN_RTL_DIR}/modules/register_interface/src/reg_intf.sv

${DESIGN_RTL_DIR}/src/package/axi_intf.sv

${DESIGN_RTL_DIR}/src/rtl/clint/clint.sv
${DESIGN_RTL_DIR}/src/rtl/clint/axi_lite_interface.sv

${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dm_csrs.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dm_mem.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dm_top.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dmi_cdc.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dmi_jtag.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dm_sba.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/src/dmi_jtag_tap.sv
${DESIGN_RTL_DIR}/modules/riscv-dbg/debug_rom/debug_rom.sv

${DESIGN_RTL_DIR}/openpiton/riscv_peripherals.sv
${DESIGN_RTL_DIR}/openpiton/bootrom/baremetal/bootrom.sv
${DESIGN_RTL_DIR}/openpiton/bootrom/linux/bootrom_linux.sv

${DESIGN_RTL_DIR}/modules/axi_mem_if/src/axi2mem.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/cdc_2phase.sv

${DESIGN_RTL_DIR}/src/rv_plic/rtl/rv_plic_target.sv
${DESIGN_RTL_DIR}/src/rv_plic/rtl/rv_plic_gateway.sv
${DESIGN_RTL_DIR}/src/rv_plic/rtl/plic_regmap.sv
${DESIGN_RTL_DIR}/src/rv_plic/rtl/plic_top.sv

${DESIGN_RTL_DIR}/modules/common_cells/src/fifo_v3.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/lfsr_8bit.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/lzc.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/rr_arb_tree.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/exp_backoff.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/deprecated/rrarbiter.sv
${DESIGN_RTL_DIR}/modules/common_cells/src/deprecated/fifo_v2.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/mmu.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/ptw.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/tlb.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/fpga-support/rtl/SyncSpRamBeNx64.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/util/sram.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_dcache_ctrl.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_dcache_mem.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_dcache_missunit.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_dcache_wbuffer.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_dcache.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_icache.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_l15_adapter.sv
${DESIGN_RTL_DIR}/modules/ariane_cache_subsystem/src/rtl/cache_subsystem/wt_cache_subsystem.sv

${DESIGN_RTL_DIR}/modules/meep-sc_csr/src/rtl/csr_regfile.sv

${DESIGN_RTL_DIR}/src/rtl/vas_tile_core.sv
${DESIGN_RTL_DIR}/src/rtl/icache_itf/icache_interface.sv
${DESIGN_RTL_DIR}/src/rtl/dcache_itf/lagarto_dcache_interface.sv
${DESIGN_RTL_DIR}/src/rtl/dcache_itf/ld_st_FSM.v
${DESIGN_RTL_DIR}/src/rtl/dcache_itf/l1_dcache_adapter.sv

${DESIGN_RTL_DIR}/torture/src/models/hdl/torture_dump_behav.sv


${DESIGN_RTL_DIR}/modules/meep-pmu/src/rtl/noc_pmu.sv
${DESIGN_RTL_DIR}/modules/meep-pmu/src/rtl/axi_pmu_bridge.sv
${DESIGN_RTL_DIR}/../../../../../piton/design/common/rtl/synchronizer.v
${DESIGN_RTL_DIR}/modules/meep-pmu/src/rtl/synchronizer.sv
