Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 13:09:55 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 wav_sum_out/sine_outputs_rawdog_lut_reg[7][4][7]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 4.950ns (58.793%)  route 3.469ns (41.207%))
  Logic Levels:           4  (DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clock/O
                         net (fo=2682, unplaced)      0.584     2.920    wav_sum_out/clk_100mhz
                         FDRE                                         r  wav_sum_out/sine_outputs_rawdog_lut_reg[7][4][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  wav_sum_out/sine_outputs_rawdog_lut_reg[7][4][7]/Q
                         net (fo=1, unplaced)         0.965     4.341    wav_sum_out/sine_outputs_rawdog_lut_reg_n_0_[7][4][7]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.636 r  wav_sum_out/p_0_out__0_i_52/O
                         net (fo=1, unplaced)         0.000     4.636    wav_sum_out/p_0_out__0_i_52_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.881 r  wav_sum_out/p_0_out__0_i_18/O
                         net (fo=1, unplaced)         0.905     5.786    wav_sum_out/sine_outputs_rawdog_lut[7]
                         LUT5 (Prop_lut5_I0_O)        0.298     6.084 r  wav_sum_out/p_0_out__0_i_1/O
                         net (fo=11, unplaced)        0.800     6.884    wav_sum_out/p_0_out__0_i_1_n_0
                         DSP48E1 (Prop_dsp48e1_B[17]_P[0])
                                                      3.656    10.540 r  wav_sum_out/p_0_out__0/P[0]
                         net (fo=40, unplaced)        0.800    11.339    wav_sum_out/p_0_out__0__0[0]
                         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_raw_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clock/O
                         net (fo=2682, unplaced)      0.439    12.660    wav_sum_out/clk_100mhz
                         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)       -0.048    12.692    wav_sum_out/sine_outputs_weighted_lut_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.352    




