INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Matrix_Multiply_top -prj Matrix_Multiply.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Matrix_Multiply -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/AESL_autobram_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/AESL_autobram_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Matrix_Multiply_top
INFO: [VRFC 10-2458] undeclared symbol bramA_Rst_A, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:233]
INFO: [VRFC 10-2458] undeclared symbol bramA_Rst_B, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:240]
INFO: [VRFC 10-2458] undeclared symbol bramC_Rst_A, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:278]
INFO: [VRFC 10-2458] undeclared symbol bramC_Rst_B, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiply_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiply_mbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module Matrix_Multiply_mbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Matrix_Multiply_CRTL_BUS_s_axi(C...
Compiling module xil_defaultlib.Matrix_Multiply_mbkb_MulnS_0
Compiling module xil_defaultlib.Matrix_Multiply_mbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.Matrix_Multiply_default
Compiling module xil_defaultlib.AESL_autobram_A
Compiling module xil_defaultlib.AESL_autobram_C
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_Matrix_Multiply_top
Built simulation snapshot Matrix_Multiply
